
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000004                       # Number of seconds simulated (Second)
simTicks                                      3596000                       # Number of ticks simulated (Tick)
finalTick                                  6371186000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.17                       # Real time elapsed on the host (Second)
hostTickRate                                 20595472                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     760100                       # Number of bytes of host memory used (Byte)
simInsts                                         1018                       # Number of instructions simulated (Count)
simOps                                           1018                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                     5827                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                       5827                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                              20                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.111111                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.900000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts                  18                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                    18                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.111111                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.900000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts               17                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               4                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              1                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu           13     72.22%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            4     22.22%     94.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      5.56%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total           18                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl            5                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl            4                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl            2                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles           20                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             5                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses           17                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads           18                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites           13                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs                5                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                   18                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                     18                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.900000                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches                 5                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.250000                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu10.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu10.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu10.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu10.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu10.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu10.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu10.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu10.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu10.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu10.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu10.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu10.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu10.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu10.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu10.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu10.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu10.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu10.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu10.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu10.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu10.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu11.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu11.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu11.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu11.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu11.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu11.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu11.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu11.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu11.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu11.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu11.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu11.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu11.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu11.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu11.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu11.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu11.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu11.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu11.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu11.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu11.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu12.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu12.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu12.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu12.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu12.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu12.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu12.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu12.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu12.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu12.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu12.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu12.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu12.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu12.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu12.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu12.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu12.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu12.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu12.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu12.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu12.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu13.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu13.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu13.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu13.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu13.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu13.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu13.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu13.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu13.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu13.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu13.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu13.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu13.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu13.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu13.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu13.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu13.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu13.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu13.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu13.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu13.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu14.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu14.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu14.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu14.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu14.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu14.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu14.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu14.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu14.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu14.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu14.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu14.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu14.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu14.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu14.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu14.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu14.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu14.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu14.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu14.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu14.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu15.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu15.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu15.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu15.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu15.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu15.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu15.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu15.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu15.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu15.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu15.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu15.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu15.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu15.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu15.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu15.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu15.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu15.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu15.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu15.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu15.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu4.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu4.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu4.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu4.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu4.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu4.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu4.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu4.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu4.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu4.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu4.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu4.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu4.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu4.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu4.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu4.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu5.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu5.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu5.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu5.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu5.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu5.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu5.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu5.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu5.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu5.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu5.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu5.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu5.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu5.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu5.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu5.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu6.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu6.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu6.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu6.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu6.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu6.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu6.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu6.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu6.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu6.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu6.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu6.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu6.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu6.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu6.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu6.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu7.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu7.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu7.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu7.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu7.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu7.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu7.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu7.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu7.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu7.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu7.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu7.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu7.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu7.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu7.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu7.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu8.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu8.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu8.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu8.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu8.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu8.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu8.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu8.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu8.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu8.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu8.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu8.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu8.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu8.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu8.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu8.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu9.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu9.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu9.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu9.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu9.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu9.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu9.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu9.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu9.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu9.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu9.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu9.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu9.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu9.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu9.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu9.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu9.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu9.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu9.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu9.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu9.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.pwrStateResidencyTicks::ON   6367600000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF      3586000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState                  2                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      0.62                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             17797552.83648498                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                            0                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                         0.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 17797552.836484983563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total            64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total              1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0     17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total         17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0     17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total        17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW              17.797553                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy      1023720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy      1038000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   288.654060                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE      1341000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT      2245000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState                  2                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      0.87                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             17797552.83648498                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                            0                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                         0.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 17797552.836484983563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst           20                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total            84                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total              6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst      5561735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1     17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total         23359288                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst      5561735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1     17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total        23359288                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW              17.797553                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy      1432980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy      1447260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   402.463849                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE       443500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT      3142500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState                 6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                         3                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                       3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     0.60                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                   3                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                   192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            53392658.50945495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                      162000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    54000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 53392658.509454950690                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10        83750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     27916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10     53392659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total        53392659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10     53392659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total       53392659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts                  3                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat                 27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat               15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat            83750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat               9166.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         27916.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits                 1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          33.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesRead                 192                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW             53.392659                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             33.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy        21420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy       990660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy      1026360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   285.417130                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE      1413500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT      2172500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState                 6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                         3                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                       3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     0.97                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                   3                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                   192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            53392658.50945495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                     1177000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   392333.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 53392658.509454950690                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11        83750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     27916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::cpu00.data            4                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total          196                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::cpu00.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total             4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::cpu00.data      1112347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11     53392659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total        54505006                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu00.data      1112347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11     53392659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total       54505006                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts                  3                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat                 27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat               15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat            83750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat               9166.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         27916.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits                 1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          33.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesRead                 192                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW             53.392659                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             33.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy      1058490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy      1072770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   298.323137                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE      1264500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT      2321500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy        14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy      1595430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy      1616850                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   449.624583                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE        87500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT      3498500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState                 2                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                         1                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                       1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     0.69                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                   1                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                    64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            17797552.83648498                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                           0                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                        0.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 17797552.836484983563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total             1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12     17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total        17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12     17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total       17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts                  1                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat                 13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat                5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat            32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate           0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesRead                  64                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW             17.797553                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate              0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy      1124040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy      1138320                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   316.551724                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE      1120500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT      2465500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState                 4                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                         2                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                       2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     0.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                   2                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                   128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            35595105.67296997                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                     1018000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   509000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 35595105.672969967127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total             2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13     35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total        35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13     35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total       35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts                  2                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat                 27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat               10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat            65000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate           0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesRead                 128                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW             35.595106                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate              0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy        14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy      1219230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy      1247790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   346.993882                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE       912500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT      2673500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.priorityMinLatency    0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState                 0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                         0                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                       0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                     0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys              0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                           0                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                         nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.dram.readBursts                  0                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat                     0                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat                   0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat                   nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat                 nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat              nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate            nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesRead                   0                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW                     0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate               nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.priorityMinLatency    0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState                 0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                         0                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                       0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                     0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys              0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                           0                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                         nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.dram.readBursts                  0                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat                     0                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat                   0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat                   nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat                 nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat              nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate            nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesRead                   0                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW                     0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate               nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState                  4                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      0.83                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             35595105.67296997                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                        89500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     44750.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 35595105.672969967127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2        51250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total           128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total              2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2     35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total         35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2     35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total        35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat             51250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits                  1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW              35.595106                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy         14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy      1366290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy      1387710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   385.903782                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE       590000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT      2996000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState                  4                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      0.79                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             35595105.67296997                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                       316000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    158000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 35595105.672969967127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3        51250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu00.inst           20                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total           148                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu00.inst           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu00.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total              7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu00.inst      5561735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3     35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total         41156841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu00.inst      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.inst      5561735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3     35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total        41156841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat             51250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits                  1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW              35.595106                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy         14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy      1293900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy      1315320                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   365.773081                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE       748500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT      2837500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState                  4                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      0.76                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             35595105.67296997                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                      1933000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    966500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 35595105.672969967127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total           128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total              2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4     35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total         35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4     35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total        35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat             65000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW              35.595106                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy      1254000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy      1268280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   352.691880                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE       836000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT      2750000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy       372210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy       386490                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   107.477753                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE      2769000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT       817000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState                  2                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      0.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             17797552.83648498                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                            0                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                         0.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 17797552.836484983563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total            64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total              1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5     17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total         17797553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5     17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total        17797553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW              17.797553                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy       577410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy       591690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   164.541157                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE      2319000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT      1267000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState                 10                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                          5                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                        5                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      0.95                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    5                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                    320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             88987764.18242492                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                      3049500                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    609900.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 88987764.182424917817                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6       107500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     21500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu00.data           16                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total           336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::cpu00.data            2                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total            2                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu00.data            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total              7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::cpu00.data            1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total             1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu00.data      4449388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6     88987764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total         93437152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::cpu00.data       556174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total          556174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu00.data      5005562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6     88987764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total        93993326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                   5                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15            5                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat                25000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat            107500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat                2750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          21500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits                  4                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           80.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesRead                  320                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW              88.987764                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              80.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE      3586000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy         35700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy      1561800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy      1604640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   446.229143                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE       161000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT      3425000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000037250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState                  6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                          3                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                        3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      0.99                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    3                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                    192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             53392658.50945495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                      2983500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    994500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 53392658.509454950690                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7        88500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     29500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu00.inst           20                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu00.data            4                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total           216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu00.inst           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu00.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu00.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total              9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu00.inst      5561735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu00.data      1112347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7     53392659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total         60066741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu00.inst      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu00.inst      5561735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu00.data      1112347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7     53392659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total        60066741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                   3                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat                  32250                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat                15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat             88500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               10750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          29500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits                  1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           33.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesRead                  192                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW              53.392659                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              33.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy      1630770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy      1645050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   457.466630                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE         9000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT      3577000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy         14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy      1466610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy      1488030                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   413.801446                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE       369000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT      3217000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState                  4                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      0.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             35595105.67296997                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                      2370000                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                   1185000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 35595105.672969967127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::cpu00.inst           20                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total           148                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu00.inst           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::total           20                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::cpu00.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total              7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::cpu00.inst      5561735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8     35595106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total         41156841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu00.inst      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::total      5561735                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu00.inst      5561735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8     35595106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total        41156841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat             65000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW              35.595106                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy      1498530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy      1512810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   420.692436                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE       299500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT      3286500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy       417810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy       432090                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   120.158509                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE      2669500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT       916500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState                  8                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                          4                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                        4                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      0.72                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                    4                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                    256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             71190211.34593993                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                      1133000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    283250.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 71190211.345939934254                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9       102500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total           256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total              4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9     71190211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total         71190211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9     71190211                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total        71190211                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                   4                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat                20000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat            102500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits                  2                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesRead                  256                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW              71.190211                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy      1092120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy      1106400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   307.675195                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE      1191000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT      2395000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy         21420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy      1184460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy      1213020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   337.324805                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE       988000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT      2598000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size             2                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket             19                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples                32                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean                   15                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           14.792238                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            2.436285                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.12%      3.12% |           3      9.38%     12.50% |           5     15.62%     28.12% |          12     37.50%     65.62% |           8     25.00%     90.62% |           3      9.38%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total                  32                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples         1538                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean             1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |        1538    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total         1538                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size           16                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket          159                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples           1537                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          3.665582                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.106355                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        18.387753                       (Unspecified)
system.ruby.m_latencyHistSeqr            |        1505     97.92%     97.92% |           0      0.00%     97.92% |           0      0.00%     97.92% |           0      0.00%     97.92% |           0      0.00%     97.92% |           0      0.00%     97.92% |           8      0.52%     98.44% |           4      0.26%     98.70% |          17      1.11%     99.80% |           3      0.20%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total             1537                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples         1505                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |        1505    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total          1505                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples           32                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    129.031250                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   128.321609                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    13.575320                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     25.00%     25.00% |           4     12.50%     37.50% |          17     53.12%     90.62% |           3      9.38%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total           32                       (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples            32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean               15                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       14.792238                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.436285                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.12%      3.12% |           3      9.38%     12.50% |           5     15.62%     28.12% |          12     37.50%     65.62% |           8     25.00%     90.62% |           3      9.38%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total              32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.GETX    |           1      3.12%      3.12% |           1      3.12%      6.25% |           2      6.25%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           1      3.12%     28.12% |           5     15.62%     43.75% |           3      9.38%     53.12% |           2      6.25%     59.38% |           4     12.50%     71.88% |           3      9.38%     81.25% |           3      9.38%     90.62% |           1      3.12%     93.75% |           2      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.GETX::total           32                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |           1      3.12%      3.12% |           1      3.12%      6.25% |           2      6.25%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           1      3.12%     28.12% |           5     15.62%     43.75% |           3      9.38%     53.12% |           2      6.25%     59.38% |           4     12.50%     71.88% |           3      9.38%     81.25% |           3      9.38%     90.62% |           1      3.12%     93.75% |           2      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total           32                       (Unspecified)
system.ruby.Directory_Controller.I.GETX  |           1      3.12%      3.12% |           1      3.12%      6.25% |           2      6.25%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           1      3.12%     28.12% |           5     15.62%     43.75% |           3      9.38%     53.12% |           2      6.25%     59.38% |           4     12.50%     71.88% |           3      9.38%     81.25% |           3      9.38%     90.62% |           1      3.12%     93.75% |           2      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.GETX::total           32                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |           1      3.12%      3.12% |           1      3.12%      6.25% |           2      6.25%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           1      3.12%     28.12% |           5     15.62%     43.75% |           3      9.38%     53.12% |           2      6.25%     59.38% |           4     12.50%     71.88% |           3      9.38%     81.25% |           3      9.38%     90.62% |           1      3.12%     93.75% |           2      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total           32                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total          228                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |        1169    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total         1169                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |         140    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total          140                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total           32                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total           11                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |         210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total          210                       (Unspecified)
system.ruby.L1Cache_Controller.M.Ifetch  |        1158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Ifetch::total         1158                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |         137    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total          137                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data::total           29                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            3                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::samples           32                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::mean   129.031250                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::gmean   128.321609                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    13.575320                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     25.00%     25.00% |           4     12.50%     37.50% |          17     53.12%     90.62% |           3      9.38%    100.00% (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::total           32                       (Unspecified)
system.ruby.MachineType.Directory.incomplete_times_seqr           32                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    10.956140                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.465239                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    34.309396                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |         210     92.11%     92.11% |           0      0.00%     92.11% |           0      0.00%     92.11% |           0      0.00%     92.11% |           0      0.00%     92.11% |           0      0.00%     92.11% |           6      2.63%     94.74% |           2      0.88%     95.61% |           9      3.95%     99.56% |           1      0.44%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total          228                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples          210                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |         210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total          210                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples           18                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   127.111111                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   126.330699                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    14.425830                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     33.33%     33.33% |           2     11.11%     44.44% |           9     50.00%     94.44% |           1      5.56%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total           18                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples          140                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     3.800000                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.110184                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    19.035068                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |         137     97.86%     97.86% |           0      0.00%     97.86% |           0      0.00%     97.86% |           0      0.00%     97.86% |           0      0.00%     97.86% |           0      0.00%     97.86% |           0      0.00%     97.86% |           1      0.71%     98.57% |           2      1.43%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total          140                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples          137                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |         137    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total          137                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples            3                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   131.666667                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   131.351502                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    10.969655                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total            3                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples         1169                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     2.227545                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.046929                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    12.660729                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |        1158     99.06%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           2      0.17%     99.23% |           1      0.09%     99.32% |           6      0.51%     99.83% |           2      0.17%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total         1169                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples         1158                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |        1158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total         1158                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples           11                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   131.454545                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   130.812131                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    13.351881                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           6     54.55%     81.82% |           2     18.18%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total           11                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples           18                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean   127.111111                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   126.330699                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    14.425830                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     33.33%     33.33% |           2     11.11%     44.44% |           9     50.00%     94.44% |           1      5.56%    100.00% (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total           18                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean   131.666667                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   131.351502                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    10.969655                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           11                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   131.454545                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   130.812131                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    13.351881                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           6     54.55%     81.82% |           2     18.18%    100.00% (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           11                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.delayHistogram::samples           32                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean           15                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    14.792238                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.436285                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-9            1      3.12%      3.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::10-11            3      9.38%     12.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::12-13            5     15.62%     28.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::14-15           12     37.50%     65.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-17            8     25.00%     90.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::18-19            3      9.38%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total           32                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cacheMemory.m_demand_hits         1505                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cacheMemory.m_demand_misses           32                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cacheMemory.m_demand_accesses         1537                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count         1537                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromCache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromCache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToCache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToCache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                    7172                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                      7.172000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.139431                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts         1000                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps          1000                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi         7.172000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.139431                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts           10                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts          996                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts          228                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts          140                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu          627     62.70%     62.70% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            5      0.50%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     63.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead          223     22.30%     85.50% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite          135     13.50%     99.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            5      0.50%     99.50% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            5      0.50%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total         1000                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl          161                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl          127                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl           34                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl           90                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl           71                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall           33                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns           67                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles    19.944377                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles  7152.055623                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.997219                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.002781                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts          368                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses           10                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads            5                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites            5                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses          996                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads         1180                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites          727                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs          368                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads            5                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts         1000                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps           1000                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.139431                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches          161                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.022448                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus0.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus0.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus0.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus0.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus0.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus0.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus0.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus0.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus1.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus1.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus1.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus1.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus1.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus1.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus1.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus1.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus10.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus10.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus10.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus10.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus10.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus10.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus10.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus10.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus10.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus10.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus10.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus10.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus10.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus10.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus10.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus10.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus11.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus11.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus11.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus11.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus11.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus11.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus11.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus11.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus11.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus11.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus11.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus11.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus11.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus11.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus11.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus11.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus12.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus12.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus12.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus12.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus12.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus12.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus12.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus12.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus12.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus12.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus12.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus12.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus12.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus12.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus12.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus12.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus13.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus13.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus13.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus13.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus13.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus13.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus13.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus13.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus13.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus13.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus13.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus13.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus13.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus13.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus13.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus13.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus14.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus14.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus14.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus14.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus14.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus14.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus14.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus14.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus14.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus14.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus14.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus14.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus14.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus14.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus14.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus14.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus15.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus15.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus15.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus15.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus15.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus15.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus15.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus15.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus15.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus15.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus15.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus15.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus15.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus15.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus15.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus15.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus2.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus2.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus2.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus2.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus2.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus2.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus2.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus2.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus3.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus3.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus3.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus3.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus3.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus3.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus3.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus3.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus4.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus4.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus4.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus4.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus4.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus4.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus4.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus4.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus4.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus4.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus4.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus4.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus4.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus4.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus4.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus4.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus5.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus5.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus5.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus5.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus5.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus5.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus5.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus5.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus5.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus5.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus5.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus5.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus5.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus5.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus5.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus5.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus6.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus6.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus6.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus6.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus6.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus6.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus6.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus6.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus6.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus6.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus6.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus6.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus6.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus6.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus6.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus6.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus7.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus7.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus7.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus7.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus7.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus7.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus7.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus7.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus7.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus7.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus7.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus7.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus7.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus7.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus7.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus7.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus8.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus8.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus8.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus8.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus8.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus8.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus8.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus8.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus8.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus8.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus8.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus8.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus8.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus8.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus8.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus8.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus9.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus9.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus9.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus9.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus9.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus9.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus9.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus9.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus9.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus9.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus9.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus9.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus9.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus9.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus9.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus9.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF      3596000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   6371186000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency         6000                       (Unspecified)
system.ruby.network.average_flit_network_latency  5416.666667                       (Unspecified)
system.ruby.network.average_flit_queueing_latency   583.333333                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |        4500                       |         nan                       |        5600                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |        1000                       |         nan                       |         500                       (Unspecified)
system.ruby.network.average_hops                    3                       (Unspecified)
system.ruby.network.average_packet_latency         6500                       (Unspecified)
system.ruby.network.average_packet_network_latency         5750                       (Unspecified)
system.ruby.network.average_packet_queueing_latency          750                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |        4500                       |         nan                       |        7000                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |        1000                       |         nan                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     0.133482                       (Unspecified)
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.018910     14.17%     14.17% |    0.001112      0.83%     15.00% |    0.001112      0.83%     15.83% |    0.001112      0.83%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |    0.099416     74.48%     91.15% |    0.006952      5.21%     96.35% |    0.003476      2.60%     98.96% |    0.001390      1.04%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       0.133482                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6            5                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9            4                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0            5                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0            4                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization          192                       (Unspecified)
system.ruby.network.ext_out_link_utilization          192                       (Unspecified)
system.ruby.network.flit_network_latency |           0                       |           0                       |      144000                       |           0                       |      896000                       (Unspecified)
system.ruby.network.flit_queueing_latency |           0                       |           0                       |       32000                       |           0                       |       80000                       (Unspecified)
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |          32     16.67%     16.67% |           0      0.00%     16.67% |         160     83.33%    100.00% (Unspecified)
system.ruby.network.flits_injected::total          192                       (Unspecified)
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |          32     16.67%     16.67% |           0      0.00%     16.67% |         160     83.33%    100.00% (Unspecified)
system.ruby.network.flits_received::total          192                       (Unspecified)
system.ruby.network.int_link_utilization          576                       (Unspecified)
system.ruby.network.packet_network_latency |           0                       |           0                       |      144000                       |           0                       |      224000                       (Unspecified)
system.ruby.network.packet_queueing_latency |           0                       |           0                       |       32000                       |           0                       |       16000                       (Unspecified)
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |          32     50.00%     50.00% |           0      0.00%     50.00% |          32     50.00%    100.00% (Unspecified)
system.ruby.network.packets_injected::total           64                       (Unspecified)
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |          32     50.00%     50.00% |           0      0.00%     50.00% |          32     50.00%    100.00% (Unspecified)
system.ruby.network.packets_received::total           64                       (Unspecified)
system.ruby.network.routers00.buffer_reads          192                       (Unspecified)
system.ruby.network.routers00.buffer_writes          192                       (Unspecified)
system.ruby.network.routers00.crossbar_activity          192                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity          192                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity          192                       (Unspecified)
system.ruby.network.routers01.buffer_reads           51                       (Unspecified)
system.ruby.network.routers01.buffer_writes           51                       (Unspecified)
system.ruby.network.routers01.crossbar_activity           51                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity           51                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity           51                       (Unspecified)
system.ruby.network.routers02.buffer_reads           38                       (Unspecified)
system.ruby.network.routers02.buffer_writes           38                       (Unspecified)
system.ruby.network.routers02.crossbar_activity           38                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity           38                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity           38                       (Unspecified)
system.ruby.network.routers03.buffer_reads           18                       (Unspecified)
system.ruby.network.routers03.buffer_writes           18                       (Unspecified)
system.ruby.network.routers03.crossbar_activity           18                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity           18                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity           18                       (Unspecified)
system.ruby.network.routers04.buffer_reads          135                       (Unspecified)
system.ruby.network.routers04.buffer_writes          135                       (Unspecified)
system.ruby.network.routers04.crossbar_activity          135                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity          135                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity          135                       (Unspecified)
system.ruby.network.routers05.buffer_reads           52                       (Unspecified)
system.ruby.network.routers05.buffer_writes           52                       (Unspecified)
system.ruby.network.routers05.crossbar_activity           52                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity           52                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity           52                       (Unspecified)
system.ruby.network.routers06.buffer_reads           48                       (Unspecified)
system.ruby.network.routers06.buffer_writes           48                       (Unspecified)
system.ruby.network.routers06.crossbar_activity           48                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity           48                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity           48                       (Unspecified)
system.ruby.network.routers07.buffer_reads           21                       (Unspecified)
system.ruby.network.routers07.buffer_writes           21                       (Unspecified)
system.ruby.network.routers07.crossbar_activity           21                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity           21                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity           21                       (Unspecified)
system.ruby.network.routers08.buffer_reads           78                       (Unspecified)
system.ruby.network.routers08.buffer_writes           78                       (Unspecified)
system.ruby.network.routers08.crossbar_activity           78                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity           78                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity           78                       (Unspecified)
system.ruby.network.routers09.buffer_reads           56                       (Unspecified)
system.ruby.network.routers09.buffer_writes           56                       (Unspecified)
system.ruby.network.routers09.crossbar_activity           56                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity           56                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity           56                       (Unspecified)
system.ruby.network.routers10.buffer_reads           33                       (Unspecified)
system.ruby.network.routers10.buffer_writes           33                       (Unspecified)
system.ruby.network.routers10.crossbar_activity           33                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity           33                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity           33                       (Unspecified)
system.ruby.network.routers11.buffer_reads           18                       (Unspecified)
system.ruby.network.routers11.buffer_writes           18                       (Unspecified)
system.ruby.network.routers11.crossbar_activity           18                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity           18                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity           18                       (Unspecified)
system.ruby.network.routers12.buffer_reads           16                       (Unspecified)
system.ruby.network.routers12.buffer_writes           16                       (Unspecified)
system.ruby.network.routers12.crossbar_activity           16                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity           16                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity           16                       (Unspecified)
system.ruby.network.routers13.buffer_reads           12                       (Unspecified)
system.ruby.network.routers13.buffer_writes           12                       (Unspecified)
system.ruby.network.routers13.crossbar_activity           12                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity           12                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity           12                       (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000018                       # Number of seconds simulated (Second)
simTicks                                     17940000                       # Number of ticks simulated (Tick)
finalTick                                  6389126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.17                       # Real time elapsed on the host (Second)
hostTickRate                                108500665                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     761124                       # Number of bytes of host memory used (Byte)
simInsts                                        11018                       # Number of instructions simulated (Count)
simOps                                          11018                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    66606                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      66603                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu10.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu10.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu10.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu10.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu10.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu10.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu10.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu10.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu10.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu10.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu10.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu10.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu10.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu10.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu10.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu10.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu10.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu10.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu10.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu10.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu10.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu11.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu11.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu11.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu11.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu11.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu11.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu11.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu11.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu11.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu11.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu11.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu11.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu11.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu11.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu11.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu11.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu11.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu11.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu11.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu11.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu11.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu12.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu12.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu12.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu12.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu12.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu12.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu12.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu12.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu12.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu12.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu12.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu12.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu12.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu12.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu12.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu12.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu12.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu12.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu12.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu12.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu12.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu13.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu13.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu13.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu13.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu13.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu13.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu13.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu13.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu13.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu13.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu13.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu13.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu13.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu13.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu13.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu13.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu13.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu13.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu13.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu13.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu13.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu14.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu14.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu14.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu14.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu14.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu14.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu14.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu14.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu14.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu14.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu14.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu14.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu14.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu14.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu14.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu14.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu14.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu14.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu14.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu14.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu14.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu15.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu15.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu15.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu15.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu15.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.mmu.dtb.readHits                       0                       # read hits (Count)
system.cpu15.mmu.dtb.readMisses                     0                       # read misses (Count)
system.cpu15.mmu.dtb.readAccesses                   0                       # read accesses (Count)
system.cpu15.mmu.dtb.writeHits                      0                       # write hits (Count)
system.cpu15.mmu.dtb.writeMisses                    0                       # write misses (Count)
system.cpu15.mmu.dtb.writeAccesses                  0                       # write accesses (Count)
system.cpu15.mmu.dtb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu15.mmu.dtb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu15.mmu.dtb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.readHits                       0                       # read hits (Count)
system.cpu15.mmu.itb.readMisses                     0                       # read misses (Count)
system.cpu15.mmu.itb.readAccesses                   0                       # read accesses (Count)
system.cpu15.mmu.itb.writeHits                      0                       # write hits (Count)
system.cpu15.mmu.itb.writeMisses                    0                       # write misses (Count)
system.cpu15.mmu.itb.writeAccesses                  0                       # write accesses (Count)
system.cpu15.mmu.itb.hits                           0                       # Total TLB (read and write) hits (Count)
system.cpu15.mmu.itb.misses                         0                       # Total TLB (read and write) misses (Count)
system.cpu15.mmu.itb.accesses                       0                       # Total TLB (read and write) accesses (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu4.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu4.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu4.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu4.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu4.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu4.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu4.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu4.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu4.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu4.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu4.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu4.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu4.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu4.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu4.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu4.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu5.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu5.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu5.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu5.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu5.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu5.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu5.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu5.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu5.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu5.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu5.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu5.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu5.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu5.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu5.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu5.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu6.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu6.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu6.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu6.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu6.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu6.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu6.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu6.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu6.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu6.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu6.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu6.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu6.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu6.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu6.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu6.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu7.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu7.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu7.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu7.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu7.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu7.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu7.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu7.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu7.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu7.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu7.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu7.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu7.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu7.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu7.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu7.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu8.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu8.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu8.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu8.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu8.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu8.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu8.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu8.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu8.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu8.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu8.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu8.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu8.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu8.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu8.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu8.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu9.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu9.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu9.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu9.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu9.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu9.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu9.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu9.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu9.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu9.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu9.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu9.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu9.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu9.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu9.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu9.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu9.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu9.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu9.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu9.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu9.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState                  6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             3567447.04570791                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                     17256000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                  17256000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 3567447.045707914978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total            64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total              1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0      3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total          3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0      3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total         3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW               3.567447                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy      1560090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy      3962400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy      6766050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   377.148829                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     14491000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT      2929000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState                  6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             3567447.04570791                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                     17617000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                  17617000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 3567447.045707914978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total            64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total              1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1      3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total          3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1      3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total         3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW               3.567447                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy      1804620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy      3756480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy      6804660                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   379.301003                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     13954500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT      3465500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState                10                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                         3                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                       3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                   3                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                   192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            10702341.13712374                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                    19194000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                  6398000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 10702341.137123744935                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10        83750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     27916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10     10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total        10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10     10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total       10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts                  3                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat                 27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat               15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat            83750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat               9166.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         27916.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits                 1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          33.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean    85.333333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean    80.634947                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev    36.950417                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::64-79            2     66.67%     66.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-143            1     33.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead                 192                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW             10.702341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             33.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy       224580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy      6540900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   364.598662                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE     17420000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy         11385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy        21420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy      4606170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy      3010080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy      8892615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   495.686455                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE      7782750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT      9637250                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000208000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState                14                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                         5                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                       5                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                   5                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                   320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            17837235.22853957                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                    18651000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                  3730200.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 17837235.228539574891                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11       222750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     44550.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total             5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11     17837235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total        17837235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11     17837235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total       17837235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts                  5                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat                129000                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat               25000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat           222750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              25800.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         44550.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits                 2                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          40.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean    85.333333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean    80.634947                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev    36.950417                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::64-79            2     66.67%     66.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-143            1     33.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead                 320                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW             17.837235                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             40.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy          3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy      4430610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy      3157920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy      8835885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   492.524247                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE      8181500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT      9238500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy          7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy        28560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy      7006440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy       988800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy      9274950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   516.998328                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE      2519000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT     14901000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState                10                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                         3                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                       3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                   3                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                   192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            10702341.13712374                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                    16355500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                  5451833.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 10702341.137123744935                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12        97500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12     10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total        10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12     10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total       10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts                  3                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat                 41250                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat               15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat            97500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate           0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::64-71            2    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead                 192                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW             10.702341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate              0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy          7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy        14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy      6786420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy      1174080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy      9225930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   514.265886                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE      3001250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT     14418750                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy      2071380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy      3531840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy      6846780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   381.648829                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE     13370000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT      4050000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState                10                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                         3                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                       3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                   3                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                   192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            10702341.13712374                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                    15701000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                  5233666.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 10702341.137123744935                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13        97500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13     10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total        10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13     10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total       10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts                  3                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat                 41250                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat               15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat            97500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate           0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::64-71            3    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead                 192                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW             10.702341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate              0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy          3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy        14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy      3545400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy      2290560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy      7097595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   395.629599                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE     10122750                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT      7297250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy          7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy      3915330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy      3591840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy      8758320                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   488.200669                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE      9311500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT      8108500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState                10                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                         3                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                       3                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     0.93                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                   3                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                   192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            10702341.13712374                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                    11980000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                  3993333.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 10702341.137123744935                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14        97500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14     10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total        10702341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14     10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total       10702341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts                  3                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat                 41250                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat               15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat            97500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate           0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead                 192                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW             10.702341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate              0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy         14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy          3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy        14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy      3746610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy      3249120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy      8257365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   460.276756                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE      9682500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT      7737500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy      2366640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy      3283200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy      6893400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   384.247492                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE     12722500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT      4697500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState                 8                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                         2                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                       2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     0.78                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                   2                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                   128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            7134894.09141583                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                    10244500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                  5122250.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 7134894.091415829957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total             2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15      7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total         7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15      7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total        7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts                  2                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat                 27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat               10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat            65000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate           0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead                 128                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW              7.134894                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate              0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy          3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy       322050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy      6656445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   371.039298                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE     17192000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT       228000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy          7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy      1915770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy      3662880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy      6822210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   380.279264                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE     13710500                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT      3709500                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState                  8                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             7134894.09141583                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                     16529000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                   8264500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 7134894.091415829957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total           128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total              2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2      7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total          7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2      7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total         7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat             65000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-143            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW               7.134894                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy      4634670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy      2986080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy      8868105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   494.320234                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE      7735000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT      9685000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy      2193360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy      3429120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy      6866040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   382.722408                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE     13102500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT      4317500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState                  6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             3567447.04570791                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                     16326000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                  16326000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 3567447.045707914978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total            64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total              1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3      3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total          3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3      3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total         3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-143            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW               3.567447                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy      2110140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy      3499200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy      6852900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   381.989967                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE     13284500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT      4135500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState                  8                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             7134894.09141583                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                     14522000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                   7261000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 7134894.091415829957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4        51250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total           128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total              2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4      7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total          7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4      7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total         7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat             51250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits                  1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean           96                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    90.509668                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    45.254834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-79            1     50.00%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-143            1     50.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW               7.134894                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy         14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy      4070940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy      3460800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy      8786235                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   489.756689                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE      8971000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT      8449000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState                  6                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                          1                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                        1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    1                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                     64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             3567447.04570791                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                     15398000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                  15398000.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 3567447.045707914978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total            64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total              1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5      3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total          3567447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5      3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total         3567447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                   1                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat                 5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat             32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead                   64                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW               3.567447                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy       224580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy      6540900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   364.598662                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE     17420000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy          7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy      3876570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy      3624480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy      8748405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   487.647993                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE      9397000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT      8023000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState                  8                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             7134894.09141583                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                     10394500                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                   5197250.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 7134894.091415829957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6        51250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total           128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total              2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6      7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total          7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6      7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total         7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat                  13750                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat             51250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits                  1                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean          224                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   202.385770                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   135.764502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-159            1     50.00%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-351            1     50.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW               7.134894                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy       224580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy      6540900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   364.598662                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE     17420000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy           7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy           7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy         14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy      5405880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy      2336640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy      9000810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   501.717391                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE      6029750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT     11390250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState                  8                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                          2                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                        2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    2                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                    128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             7134894.09141583                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                     14118500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                   7059250.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 7134894.091415829957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total           128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total              2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7      7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total          7134894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7      7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total         7134894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                   2                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat                10000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat             65000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate            0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    85.333333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    80.634947                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    36.950417                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-79            2     66.67%     66.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-143            1     33.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead                  128                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW               7.134894                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate               0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy          14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy           7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy         14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy      7524570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy       552480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy      9342480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   520.762542                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE      1383250                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT     16036750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState                 12                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                          4                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                        4                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                    4                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                    256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             14269788.18283166                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                     16394000                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                   4098500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 14269788.182831659913                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8       102500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total           256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total              4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8     14269788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total         14269788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8     14269788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total        14269788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                   4                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat                20000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat            102500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits                  2                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean    85.333333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean    80.634947                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev    36.950417                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::64-79            2     66.67%     66.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-143            1     33.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead                  256                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW              14.269788                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy          14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy           7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy         28560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy      6016920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy      1822080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy      9118710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   508.289298                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE      4688750                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT     12731250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState                 12                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                          4                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                        4                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                    4                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                    256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             14269788.18283166                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                     16030000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                   4007500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 14269788.182831659913                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9       102500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total           256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total              4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9     14269788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total         14269788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9     14269788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total        14269788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                   4                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat                  27500                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat                20000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat            102500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat                6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits                  2                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   101.593667                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   110.851252                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::64-95            2     66.67%     66.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-287            1     33.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total            3                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead                  256                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW              14.269788                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy           3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy      2139780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy      5087040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy      8459895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   471.566054                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE     13206000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT      4214000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy          14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy           7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy         28560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy      5138550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy      2561760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy      8980020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   500.558528                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE      6615750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT     10804250                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size             4                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket             39                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples                39                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            15.717949                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           15.437950                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            2.919523                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     10.26%     10.26% |          17     43.59%     53.85% |          16     41.03%     94.87% |           2      5.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total                  39                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples        15274                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean             1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |       15274    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total        15274                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples          15274                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.349090                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.012608                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         7.094080                       (Unspecified)
system.ruby.m_latencyHistSeqr            |       15235     99.74%     99.74% |          10      0.07%     99.81% |          28      0.18%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total            15274                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples        15235                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |       15235    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total         15235                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples           39                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    137.717949                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   135.216208                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    33.050956                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |           0      0.00%      0.00% |          10     25.64%     25.64% |          28     71.79%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total           39                       (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples            39                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        15.717949                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       15.437950                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.919523                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     10.26%     10.26% |          17     43.59%     53.85% |          16     41.03%     94.87% |           2      5.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total              39                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.GETX    |           1      2.56%      2.56% |           1      2.56%      5.13% |           2      5.13%     10.26% |           1      2.56%     12.82% |           2      5.13%     17.95% |           1      2.56%     20.51% |           2      5.13%     25.64% |           2      5.13%     30.77% |           4     10.26%     41.03% |           4     10.26%     51.28% |           3      7.69%     58.97% |           5     12.82%     71.79% |           3      7.69%     79.49% |           3      7.69%     87.18% |           3      7.69%     94.87% |           2      5.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.GETX::total           39                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |           1      2.56%      2.56% |           1      2.56%      5.13% |           2      5.13%     10.26% |           1      2.56%     12.82% |           2      5.13%     17.95% |           1      2.56%     20.51% |           2      5.13%     25.64% |           2      5.13%     30.77% |           4     10.26%     41.03% |           4     10.26%     51.28% |           3      7.69%     58.97% |           5     12.82%     71.79% |           3      7.69%     79.49% |           3      7.69%     87.18% |           3      7.69%     94.87% |           2      5.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total           39                       (Unspecified)
system.ruby.Directory_Controller.I.GETX  |           1      2.56%      2.56% |           1      2.56%      5.13% |           2      5.13%     10.26% |           1      2.56%     12.82% |           2      5.13%     17.95% |           1      2.56%     20.51% |           2      5.13%     25.64% |           2      5.13%     30.77% |           4     10.26%     41.03% |           4     10.26%     51.28% |           3      7.69%     58.97% |           5     12.82%     71.79% |           3      7.69%     79.49% |           3      7.69%     87.18% |           3      7.69%     94.87% |           2      5.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.GETX::total           39                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |           1      2.56%      2.56% |           1      2.56%      5.13% |           2      5.13%     10.26% |           1      2.56%     12.82% |           2      5.13%     17.95% |           1      2.56%     20.51% |           2      5.13%     25.64% |           2      5.13%     30.77% |           4     10.26%     41.03% |           4     10.26%     51.28% |           3      7.69%     58.97% |           5     12.82%     71.79% |           3      7.69%     79.49% |           3      7.69%     87.18% |           3      7.69%     94.87% |           2      5.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total           39                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |        2020    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total         2020                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |       12041    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total        12041                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |        1213    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total         1213                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          39    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total           39                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total           26                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total            9                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |        1994    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total         1994                       (Unspecified)
system.ruby.L1Cache_Controller.M.Ifetch  |       12037    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Ifetch::total        12037                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |        1204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total         1204                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data::total           30                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            9                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::samples           39                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::mean   137.717949                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::gmean   135.216208                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    33.050956                       (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |          10     25.64%     25.64% |          28     71.79%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.MachineType.Directory.miss_mach_latency_hist_seqr::total           39                       (Unspecified)
system.ruby.MachineType.Directory.incomplete_times_seqr           71                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples         2020                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     2.787624                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.065331                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    16.255664                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |        1994     98.71%     98.71% |           6      0.30%     99.01% |          19      0.94%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total         2020                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples         1994                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |        1994    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total         1994                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   139.884615                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   136.562046                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    39.220736                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |           0      0.00%      0.00% |           6     23.08%     23.08% |          19     73.08%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total           26                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples         1213                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.950536                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.036667                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    11.077474                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |        1204     99.26%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           2      0.16%     99.42% |           2      0.16%     99.59% |           3      0.25%     99.84% |           2      0.16%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total         1213                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples         1204                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |        1204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total         1204                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples            9                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   129.111111                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   128.189363                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    16.236105                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     22.22%     22.22% |           2     22.22%     44.44% |           3     33.33%     77.78% |           2     22.22%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total            9                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples        12041                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.047172                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.001650                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.588519                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |       12037     99.97%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           2      0.02%     99.98% |           2      0.02%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total        12041                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples        12037                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |       12037    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total        12037                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean          143                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   142.961233                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev     3.829708                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total            4                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean   139.884615                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   136.562046                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.220736                       (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           6     23.08%     23.08% |          19     73.08%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            9                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean   129.111111                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   128.189363                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    16.236105                       (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     22.22%     22.22% |           2     22.22%     44.44% |           3     33.33%     77.78% |           2     22.22%    100.00% (Unspecified)
system.ruby.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            9                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean          143                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   142.961233                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev     3.829708                       (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% (Unspecified)
system.ruby.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count            7                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count            7                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count            7                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count            7                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count            5                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count            8                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.delayHistogram::samples           39                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    15.717949                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    15.437950                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.919523                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-11            4     10.26%     10.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::12-15           17     43.59%     53.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-19           16     41.03%     94.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::20-23            2      5.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total           39                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cacheMemory.m_demand_hits        16740                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cacheMemory.m_demand_misses           71                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cacheMemory.m_demand_accesses        16811                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count        16811                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.001316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromCache.m_msg_count           71                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromCache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToCache.m_msg_count           71                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToCache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   6389126000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                   35880                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                      3.587641                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.278735                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts        10001                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps         10001                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi         3.587641                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.278735                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts           75                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts         9921                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts         2020                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts         1214                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu         6730     67.29%     67.29% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult           37      0.37%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     67.66% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead         1983     19.83%     87.49% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite         1176     11.76%     99.25% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead           37      0.37%     99.62% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite           38      0.38%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total        10001                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl         1531                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl         1273                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl          258                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl          933                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl          598                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall          260                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn          258                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns          518                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles        35880                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts         3234                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses           75                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads           38                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites           37                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses         9921                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads        12286                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites         7479                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs         3234                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads           38                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts        10001                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps          10001                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.278735                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches         1531                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.042670                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus0.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus0.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus0.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus0.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus0.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus0.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus0.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus0.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus1.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus1.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus1.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus1.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus1.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus1.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus1.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus1.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus10.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus10.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus10.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus10.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus10.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus10.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus10.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus10.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus10.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus10.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus10.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus10.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus10.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus10.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus10.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus10.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus11.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus11.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus11.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus11.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus11.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus11.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus11.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus11.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus11.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus11.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus11.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus11.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus11.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus11.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus11.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus11.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus12.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus12.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus12.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus12.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus12.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus12.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus12.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus12.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus12.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus12.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus12.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus12.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus12.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus12.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus12.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus12.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus13.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus13.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus13.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus13.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus13.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus13.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus13.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus13.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus13.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus13.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus13.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus13.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus13.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus13.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus13.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus13.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus14.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus14.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus14.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus14.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus14.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus14.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus14.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus14.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus14.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus14.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus14.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus14.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus14.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus14.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus14.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus14.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles                      0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                          nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                          nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi             nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc             nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.readHits               0                       # read hits (Count)
system.switch_cpus15.mmu.dtb.readMisses             0                       # read misses (Count)
system.switch_cpus15.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus15.mmu.dtb.writeHits              0                       # write hits (Count)
system.switch_cpus15.mmu.dtb.writeMisses            0                       # write misses (Count)
system.switch_cpus15.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus15.mmu.dtb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus15.mmu.dtb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus15.mmu.dtb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.readHits               0                       # read hits (Count)
system.switch_cpus15.mmu.itb.readMisses             0                       # read misses (Count)
system.switch_cpus15.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus15.mmu.itb.writeHits              0                       # write hits (Count)
system.switch_cpus15.mmu.itb.writeMisses            0                       # write misses (Count)
system.switch_cpus15.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus15.mmu.itb.hits                   0                       # Total TLB (read and write) hits (Count)
system.switch_cpus15.mmu.itb.misses                 0                       # Total TLB (read and write) misses (Count)
system.switch_cpus15.mmu.itb.accesses               0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus2.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus2.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus2.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus2.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus2.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus2.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus2.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus2.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus3.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus3.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus3.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus3.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus3.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus3.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus3.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus3.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus4.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus4.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus4.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus4.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus4.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus4.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus4.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus4.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus4.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus4.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus4.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus4.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus4.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus4.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus4.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus4.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus5.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus5.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus5.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus5.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus5.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus5.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus5.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus5.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus5.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus5.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus5.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus5.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus5.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus5.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus5.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus5.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus6.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus6.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus6.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus6.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus6.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus6.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus6.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus6.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus6.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus6.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus6.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus6.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus6.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus6.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus6.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus6.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus7.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus7.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus7.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus7.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus7.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus7.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus7.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus7.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus7.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus7.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus7.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus7.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus7.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus7.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus7.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus7.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus8.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus8.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus8.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus8.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus8.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus8.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus8.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus8.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus8.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus8.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus8.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus8.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus8.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus8.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus8.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus8.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.readHits                0                       # read hits (Count)
system.switch_cpus9.mmu.dtb.readMisses              0                       # read misses (Count)
system.switch_cpus9.mmu.dtb.readAccesses            0                       # read accesses (Count)
system.switch_cpus9.mmu.dtb.writeHits               0                       # write hits (Count)
system.switch_cpus9.mmu.dtb.writeMisses             0                       # write misses (Count)
system.switch_cpus9.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus9.mmu.dtb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus9.mmu.dtb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus9.mmu.dtb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.readHits                0                       # read hits (Count)
system.switch_cpus9.mmu.itb.readMisses              0                       # read misses (Count)
system.switch_cpus9.mmu.itb.readAccesses            0                       # read accesses (Count)
system.switch_cpus9.mmu.itb.writeHits               0                       # write hits (Count)
system.switch_cpus9.mmu.itb.writeMisses             0                       # write misses (Count)
system.switch_cpus9.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus9.mmu.itb.hits                    0                       # Total TLB (read and write) hits (Count)
system.switch_cpus9.mmu.itb.misses                  0                       # Total TLB (read and write) misses (Count)
system.switch_cpus9.mmu.itb.accesses                0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED     17940000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency  6358.974359                       (Unspecified)
system.ruby.network.average_flit_network_latency  5775.641026                       (Unspecified)
system.ruby.network.average_flit_queueing_latency   583.333333                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       | 4858.974359                       |         nan                       | 5958.974359                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |        1000                       |         nan                       |         500                       (Unspecified)
system.ruby.network.average_hops             3.358974                       (Unspecified)
system.ruby.network.average_packet_latency  6858.974359                       (Unspecified)
system.ruby.network.average_packet_network_latency  6108.974359                       (Unspecified)
system.ruby.network.average_packet_queueing_latency          750                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       | 4858.974359                       |         nan                       | 7358.974359                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |        1000                       |         nan                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     0.034950                       (Unspecified)
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.005017     14.35%     14.35% |    0.000279      0.80%     15.15% |    0.000279      0.80%     15.95% |    0.000251      0.72%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |    0.024805     70.97%     87.64% |    0.001533      4.39%     92.03% |    0.001394      3.99%     96.01% |    0.001394      3.99%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       0.034950                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11            5                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14            3                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5            1                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7            2                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8            4                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9            4                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0            5                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0            3                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0            1                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0            2                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0            4                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0            4                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization          234                       (Unspecified)
system.ruby.network.ext_out_link_utilization          234                       (Unspecified)
system.ruby.network.flit_network_latency |           0                       |           0                       |      189500                       |           0                       |     1162000                       (Unspecified)
system.ruby.network.flit_queueing_latency |           0                       |           0                       |       39000                       |           0                       |       97500                       (Unspecified)
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |          39     16.67%     16.67% |           0      0.00%     16.67% |         195     83.33%    100.00% (Unspecified)
system.ruby.network.flits_injected::total          234                       (Unspecified)
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |          39     16.67%     16.67% |           0      0.00%     16.67% |         195     83.33%    100.00% (Unspecified)
system.ruby.network.flits_received::total          234                       (Unspecified)
system.ruby.network.int_link_utilization          786                       (Unspecified)
system.ruby.network.packet_network_latency |           0                       |           0                       |      189500                       |           0                       |      287000                       (Unspecified)
system.ruby.network.packet_queueing_latency |           0                       |           0                       |       39000                       |           0                       |       19500                       (Unspecified)
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |          39     50.00%     50.00% |           0      0.00%     50.00% |          39     50.00%    100.00% (Unspecified)
system.ruby.network.packets_injected::total           78                       (Unspecified)
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |          39     50.00%     50.00% |           0      0.00%     50.00% |          39     50.00%    100.00% (Unspecified)
system.ruby.network.packets_received::total           78                       (Unspecified)
system.ruby.network.routers00.buffer_reads          234                       (Unspecified)
system.ruby.network.routers00.buffer_writes          234                       (Unspecified)
system.ruby.network.routers00.crossbar_activity          234                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity          234                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity          234                       (Unspecified)
system.ruby.network.routers01.buffer_reads           49                       (Unspecified)
system.ruby.network.routers01.buffer_writes           49                       (Unspecified)
system.ruby.network.routers01.crossbar_activity           49                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity           49                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity           49                       (Unspecified)
system.ruby.network.routers02.buffer_reads           35                       (Unspecified)
system.ruby.network.routers02.buffer_writes           35                       (Unspecified)
system.ruby.network.routers02.crossbar_activity           35                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity           35                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity           35                       (Unspecified)
system.ruby.network.routers03.buffer_reads           15                       (Unspecified)
system.ruby.network.routers03.buffer_writes           15                       (Unspecified)
system.ruby.network.routers03.crossbar_activity           15                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity           15                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity           15                       (Unspecified)
system.ruby.network.routers04.buffer_reads          179                       (Unspecified)
system.ruby.network.routers04.buffer_writes          179                       (Unspecified)
system.ruby.network.routers04.crossbar_activity          179                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity          179                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity          179                       (Unspecified)
system.ruby.network.routers05.buffer_reads           33                       (Unspecified)
system.ruby.network.routers05.buffer_writes           33                       (Unspecified)
system.ruby.network.routers05.crossbar_activity           33                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity           33                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity           33                       (Unspecified)
system.ruby.network.routers06.buffer_reads           28                       (Unspecified)
system.ruby.network.routers06.buffer_writes           28                       (Unspecified)
system.ruby.network.routers06.crossbar_activity           28                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity           28                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity           28                       (Unspecified)
system.ruby.network.routers07.buffer_reads           19                       (Unspecified)
system.ruby.network.routers07.buffer_writes           19                       (Unspecified)
system.ruby.network.routers07.crossbar_activity           19                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity           19                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity           19                       (Unspecified)
system.ruby.network.routers08.buffer_reads          142                       (Unspecified)
system.ruby.network.routers08.buffer_writes          142                       (Unspecified)
system.ruby.network.routers08.crossbar_activity          142                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity          142                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity          142                       (Unspecified)
system.ruby.network.routers09.buffer_reads           67                       (Unspecified)
system.ruby.network.routers09.buffer_writes           67                       (Unspecified)
system.ruby.network.routers09.crossbar_activity           67                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity           67                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity           67                       (Unspecified)
system.ruby.network.routers10.buffer_reads           46                       (Unspecified)
system.ruby.network.routers10.buffer_writes           46                       (Unspecified)
system.ruby.network.routers10.crossbar_activity           46                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity           46                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity           46                       (Unspecified)
system.ruby.network.routers11.buffer_reads           32                       (Unspecified)
system.ruby.network.routers11.buffer_writes           32                       (Unspecified)
system.ruby.network.routers11.crossbar_activity           32                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity           32                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity           32                       (Unspecified)
system.ruby.network.routers12.buffer_reads           58                       (Unspecified)
system.ruby.network.routers12.buffer_writes           58                       (Unspecified)
system.ruby.network.routers12.crossbar_activity           58                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity           58                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity           58                       (Unspecified)
system.ruby.network.routers13.buffer_reads           43                       (Unspecified)
system.ruby.network.routers13.buffer_writes           43                       (Unspecified)
system.ruby.network.routers13.crossbar_activity           43                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity           43                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity           43                       (Unspecified)
system.ruby.network.routers14.buffer_reads           28                       (Unspecified)
system.ruby.network.routers14.buffer_writes           28                       (Unspecified)
system.ruby.network.routers14.crossbar_activity           28                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity           28                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity           28                       (Unspecified)
system.ruby.network.routers15.buffer_reads           12                       (Unspecified)
system.ruby.network.routers15.buffer_writes           12                       (Unspecified)
system.ruby.network.routers15.crossbar_activity           12                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity           12                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity           12                       (Unspecified)

---------- End Simulation Statistics   ----------
