/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 112 96 280 112)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "vetor4[3..0]" (rect 5 0 63 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 560 144 736 160)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "vetor5[4..0]" (rect 90 0 147 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 400 88 448 120)
	(text "WIRE" (rect 1 0 24 10)(font "Arial" (font_size 6)))
	(text "inst" (rect 3 21 20 33)(font "Arial" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 14 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(line (pt 32 16)(pt 48 16))
	)
	(drawing
		(line (pt 14 7)(pt 32 16))
		(line (pt 14 25)(pt 14 7))
		(line (pt 14 25)(pt 32 16))
	)
)
(symbol
	(rect 416 176 448 208)
	(text "GND" (rect 6 8 16 29)(font "Arial" (font_size 6))(vertical))
	(text "inst1" (rect -6 3 11 25)(font "Intel Clear" )(vertical)(invisible))
	(port
		(pt 32 16)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 20 18 32 23)(font "Courier New" (bold))(vertical)(invisible))
		(line (pt 24 16)(pt 32 16))
	)
	(drawing
		(line (pt 24 8)(pt 16 16))
		(line (pt 16 16)(pt 24 24))
		(line (pt 24 8)(pt 24 24))
	)
	(rotate270)
)
(connector
	(pt 560 152)
	(pt 504 152)
	(bus)
)
(connector
	(pt 280 104)
	(pt 400 104)
	(bus)
)
(connector
	(pt 448 104)
	(pt 504 104)
	(bus)
)
(connector
	(text "vetor5[3..0]" (rect 488 90 505 144)(font "Intel Clear" )(vertical))
	(pt 504 104)
	(pt 504 152)
	(bus)
)
(connector
	(pt 504 192)
	(pt 448 192)
	(bus)
)
(connector
	(text "vetor5[4]" (rect 488 139 505 182)(font "Intel Clear" )(vertical))
	(pt 504 152)
	(pt 504 192)
	(bus)
)
(junction (pt 504 152))
