vhdl work "src/Bram2.vhd"
vhdl work "src/Bram1.vhd"
vhdl work "src/addrgen_2_a.vhd"
vhdl work "src/addrgen_1_a.vhd"
vhdl work "src/Ram_out_2.vhd"
vhdl work "src/Ram_out_1.vhd"
vhdl work "src/Top_module.vhd"
verilog work "src/addrgen_1_b.v"
verilog work "accumulator.v"
verilog work "abs_subtractor.v"
vhdl work "src/Example.vhd"
verilog work "Background_subtraction.v"
verilog work "background_sub_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
