###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 05:13:46 2013
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Setup Check with Pin mips_core/\pc_current_reg[15] /CK 
Endpoint:   mips_core/\pc_current_reg[15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.463
- Setup                         0.143
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.970
- Arrival Time                  4.576
= Slack Time                   15.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.394 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.058 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.286 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.543 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   16.839 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.463 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.660 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.427 |   17.821 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   17.981 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.145 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.343 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.502 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.662 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   18.808 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   18.957 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.170 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.170 | 0.166 |   3.943 |   19.337 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.178 | 0.156 |   4.099 |   19.493 | 
     | mips_core/U111                | I2 ^ -> O ^ | AN2CHD    | 0.143 | 0.139 |   4.238 |   19.632 | 
     | mips_core/U110                | I2 ^ -> O v | XOR2CHD   | 0.133 | 0.206 |   4.444 |   19.837 | 
     | mips_core/U51                 | I1 v -> O ^ | ND2DHD    | 0.106 | 0.073 |   4.516 |   19.910 | 
     | mips_core/U49                 | I2 ^ -> O v | ND3CHD    | 0.074 | 0.060 |   4.576 |   19.970 | 
     | mips_core/\pc_current_reg[15] | D v         | QDFFRBEHD | 0.074 | 0.000 |   4.576 |   19.970 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.394 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -14.729 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.499 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.239 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.431 | 0.309 |   1.463 |  -13.931 | 
     | mips_core/\pc_current_reg[15] | CK ^       | QDFFRBEHD | 0.431 | 0.000 |   1.463 |  -13.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin mips_core/\pc_current_reg[14] /CK 
Endpoint:   mips_core/\pc_current_reg[14] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.463
- Setup                         0.145
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.968
- Arrival Time                  4.526
= Slack Time                   15.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.442 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.106 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.334 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.591 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   16.887 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.511 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.708 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.428 |   17.869 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.029 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.193 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.391 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.550 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.710 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   18.856 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   19.005 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.219 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.170 | 0.166 |   3.943 |   19.385 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.178 | 0.156 |   4.099 |   19.541 | 
     | mips_core/U112                | I2 ^ -> O v | XOR2CHD   | 0.142 | 0.224 |   4.323 |   19.765 | 
     | mips_core/U71                 | A2 v -> O ^ | AOI22BHD  | 0.182 | 0.139 |   4.462 |   19.904 | 
     | mips_core/U69                 | I1 ^ -> O v | ND2DHD    | 0.083 | 0.064 |   4.526 |   19.968 | 
     | mips_core/\pc_current_reg[14] | D v         | QDFFRBEHD | 0.083 | 0.000 |   4.526 |   19.968 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.442 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -14.777 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.547 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.287 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.431 | 0.309 |   1.463 |  -13.979 | 
     | mips_core/\pc_current_reg[14] | CK ^       | QDFFRBEHD | 0.431 | 0.000 |   1.463 |  -13.978 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin mips_core/\pc_current_reg[13] /CK 
Endpoint:   mips_core/\pc_current_reg[13] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.450
- Setup                         0.145
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.954
- Arrival Time                  4.346
= Slack Time                   15.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.608 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.273 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.501 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.758 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   17.054 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.678 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.875 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.427 |   18.036 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.196 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.360 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.558 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.717 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.877 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   19.023 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   19.172 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.385 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.170 | 0.166 |   3.943 |   19.551 | 
     | mips_core/U114                | I2 ^ -> O v | XOR2CHD   | 0.132 | 0.214 |   4.157 |   19.766 | 
     | mips_core/U68                 | A2 v -> O ^ | AOI22BHD  | 0.169 | 0.130 |   4.287 |   19.896 | 
     | mips_core/U66                 | I1 ^ -> O v | ND2DHD    | 0.075 | 0.058 |   4.346 |   19.954 | 
     | mips_core/\pc_current_reg[13] | D v         | QDFFRBEHD | 0.075 | 0.000 |   4.346 |   19.954 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.609 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -14.944 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.714 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.454 | 
     | clk_m__L3_I123                | I ^ -> O ^ | BUFCKGHD  | 0.401 | 0.295 |   1.449 |  -14.159 | 
     | mips_core/\pc_current_reg[13] | CK ^       | QDFFRBEHD | 0.401 | 0.001 |   1.450 |  -14.159 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin mips_core/\pc_current_reg[12] /CK 
Endpoint:   mips_core/\pc_current_reg[12] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.450
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.952
- Arrival Time                  4.227
= Slack Time                   15.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.725 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.390 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.618 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.875 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   17.171 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.795 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.991 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.428 |   18.153 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.313 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.476 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.675 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.834 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.993 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   19.139 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   19.288 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.502 | 
     | mips_core/U116                | I2 ^ -> O v | XOR2CHD   | 0.137 | 0.237 |   4.014 |   19.739 | 
     | mips_core/U65                 | A2 v -> O ^ | AOI22BHD  | 0.201 | 0.148 |   4.162 |   19.887 | 
     | mips_core/U63                 | I1 ^ -> O v | ND2DHD    | 0.085 | 0.065 |   4.227 |   19.952 | 
     | mips_core/\pc_current_reg[12] | D v         | QDFFRBEHD | 0.085 | 0.000 |   4.227 |   19.952 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.725 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -15.060 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.830 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.571 | 
     | clk_m__L3_I123                | I ^ -> O ^ | BUFCKGHD  | 0.401 | 0.295 |   1.449 |  -14.276 | 
     | mips_core/\pc_current_reg[12] | CK ^       | QDFFRBEHD | 0.401 | 0.001 |   1.450 |  -14.275 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mips_core/\pc_current_reg[11] /CK 
Endpoint:   mips_core/\pc_current_reg[11] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.431
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.931
- Arrival Time                  3.985
= Slack Time                   15.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.947 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.612 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.840 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   17.097 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   17.393 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   18.017 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   18.213 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.428 |   18.374 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.535 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.698 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.897 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   19.056 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   19.215 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   19.361 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   19.510 | 
     | mips_core/U119                | I2 ^ -> O v | XOR2CHD   | 0.136 | 0.219 |   3.782 |   19.729 | 
     | mips_core/U62                 | A2 v -> O ^ | AOI22BHD  | 0.178 | 0.136 |   3.917 |   19.864 | 
     | mips_core/U60                 | I1 ^ -> O v | ND2DHD    | 0.087 | 0.067 |   3.985 |   19.931 | 
     | mips_core/\pc_current_reg[11] | D v         | QDFFRBEHD | 0.087 | 0.000 |   3.985 |   19.931 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.947 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -15.282 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -15.052 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.793 | 
     | clk_m__L3_I122                | I ^ -> O ^ | BUFCKHHD  | 0.363 | 0.276 |   1.430 |  -14.517 | 
     | mips_core/\pc_current_reg[11] | CK ^       | QDFFRBEHD | 0.363 | 0.001 |   1.431 |  -14.516 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin mips_core/\pc_current_reg[10] /CK 
Endpoint:   mips_core/\pc_current_reg[10] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.431
- Setup                         0.149
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.933
- Arrival Time                  3.840
= Slack Time                   16.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   16.093 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.757 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.985 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   17.242 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   17.538 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   18.162 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   18.359 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.428 |   18.520 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.680 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.844 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   19.042 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   19.201 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   19.361 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   19.507 | 
     | mips_core/U121                | I2 ^ -> O v | XOR2CHD   | 0.143 | 0.220 |   3.635 |   19.727 | 
     | mips_core/U59                 | A2 v -> O ^ | AOI22BHD  | 0.191 | 0.144 |   3.778 |   19.871 | 
     | mips_core/U57                 | I1 ^ -> O v | ND2DHD    | 0.080 | 0.062 |   3.840 |   19.933 | 
     | mips_core/\pc_current_reg[10] | D v         | QDFFRBEHD | 0.080 | 0.000 |   3.840 |   19.933 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -16.093 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -15.428 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -15.198 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.938 | 
     | clk_m__L3_I122                | I ^ -> O ^ | BUFCKHHD  | 0.363 | 0.276 |   1.430 |  -14.662 | 
     | mips_core/\pc_current_reg[10] | CK ^       | QDFFRBEHD | 0.363 | 0.001 |   1.431 |  -14.661 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin mips_core/datamem/\ram_reg[46][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[46][0] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[46][0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.432
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.964
- Arrival Time                  3.838
= Slack Time                   16.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.125 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.790 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.020 | 
     | clk_m__L2_I13                      | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.153 |   17.279 | 
     | clk_m__L3_I133                     | I ^ -> O ^  | BUFCKHHD | 0.366 | 0.278 |   1.431 |   17.557 | 
     | mips_core/datamem/\ram_reg[46][0]  | CK ^ -> Q ^ | QDFFEHD  | 0.105 | 0.289 |   1.720 |   17.845 | 
     | mips_core/datamem/U2743            | B1 ^ -> O ^ | AO22CHD  | 0.998 | 0.518 |   2.238 |   18.363 | 
     | mips_core/datamem/FE_PHC2342_n1318 | I ^ -> O ^  | DELDKHD  | 0.154 | 1.598 |   3.836 |   19.961 | 
     | mips_core/datamem/\ram_reg[46][0]  | D ^         | QDFFEHD  | 0.154 | 0.002 |   3.838 |   19.964 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.125 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.460 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.230 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -14.972 | 
     | clk_m__L3_I133                    | I ^ -> O ^ | BUFCKHHD | 0.366 | 0.278 |   1.431 |  -14.694 | 
     | mips_core/datamem/\ram_reg[46][0] | CK ^       | QDFFEHD  | 0.366 | 0.001 |   1.432 |  -14.693 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin mips_core/datamem/\ram_reg[234][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[234][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[234][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.443
- Setup                         0.123
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.970
- Arrival Time                  3.841
= Slack Time                   16.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.129 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.794 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.037 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.381 | 0.272 |   1.180 |   17.309 | 
     | clk_m__L3_I1                       | I ^ -> O ^  | BUFCKHHD | 0.327 | 0.262 |   1.442 |   17.571 | 
     | mips_core/datamem/\ram_reg[234][4] | CK ^ -> Q ^ | QDFFEHD  | 0.100 | 0.283 |   1.725 |   17.854 | 
     | mips_core/datamem/U5755            | B1 ^ -> O ^ | AO22CHD  | 0.975 | 0.507 |   2.232 |   18.361 | 
     | mips_core/datamem/FE_PHC2728_n4330 | I ^ -> O ^  | DELDKHD  | 0.179 | 1.608 |   3.840 |   19.969 | 
     | mips_core/datamem/\ram_reg[234][4] | D ^         | QDFFEHD  | 0.179 | 0.001 |   3.841 |   19.970 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.129 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.465 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.221 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.381 | 0.272 |   1.180 |  -14.949 | 
     | clk_m__L3_I1                       | I ^ -> O ^ | BUFCKHHD | 0.327 | 0.262 |   1.442 |  -14.687 | 
     | mips_core/datamem/\ram_reg[234][4] | CK ^       | QDFFEHD  | 0.327 | 0.001 |   1.443 |  -14.686 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin mips_core/datamem/\ram_reg[29][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[29][4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[29][4] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.447
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.977
- Arrival Time                  3.830
= Slack Time                   16.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.147 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.812 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.042 | 
     | clk_m__L2_I12                      | I ^ -> O ^  | BUFCKHHD | 0.367 | 0.259 |   1.154 |   17.301 | 
     | clk_m__L3_I121                     | I ^ -> O ^  | BUFCKGHD | 0.394 | 0.292 |   1.447 |   17.594 | 
     | mips_core/datamem/\ram_reg[29][4]  | CK ^ -> Q ^ | QDFFEHD  | 0.093 | 0.285 |   1.732 |   17.879 | 
     | mips_core/datamem/U2475            | B1 ^ -> O ^ | AO22CHD  | 0.950 | 0.494 |   2.226 |   18.373 | 
     | mips_core/datamem/FE_PHC2441_n1050 | I ^ -> O ^  | DELDKHD  | 0.174 | 1.603 |   3.829 |   19.976 | 
     | mips_core/datamem/\ram_reg[29][4]  | D ^         | QDFFEHD  | 0.174 | 0.001 |   3.830 |   19.977 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.147 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.482 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.252 | 
     | clk_m__L2_I12                     | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.993 | 
     | clk_m__L3_I121                    | I ^ -> O ^ | BUFCKGHD | 0.394 | 0.292 |   1.446 |  -14.700 | 
     | mips_core/datamem/\ram_reg[29][4] | CK ^       | QDFFEHD  | 0.394 | 0.001 |   1.448 |  -14.699 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin mips_core/datamem/\ram_reg[81][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[81][5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[81][5] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.440
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.972
- Arrival Time                  3.811
= Slack Time                   16.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.162 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.826 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.051 | 
     | clk_m__L2_I16                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.258 |   1.147 |   17.309 | 
     | clk_m__L3_I165                     | I ^ -> O ^  | BUFCKGHD | 0.394 | 0.292 |   1.439 |   17.600 | 
     | mips_core/datamem/\ram_reg[81][5]  | CK ^ -> Q ^ | QDFFEHD  | 0.096 | 0.287 |   1.725 |   17.887 | 
     | mips_core/datamem/U3308            | B1 ^ -> O ^ | AO22CHD  | 0.947 | 0.494 |   2.219 |   18.381 | 
     | mips_core/datamem/FE_PHC2413_n1883 | I ^ -> O ^  | DELDKHD  | 0.148 | 1.590 |   3.809 |   19.970 | 
     | mips_core/datamem/\ram_reg[81][5]  | D ^         | QDFFEHD  | 0.148 | 0.002 |   3.811 |   19.972 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.162 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.497 | 
     | clk_m__L1_I5                      | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.272 | 
     | clk_m__L2_I16                     | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.258 |   1.147 |  -15.015 | 
     | clk_m__L3_I165                    | I ^ -> O ^ | BUFCKGHD | 0.394 | 0.292 |   1.439 |  -14.723 | 
     | mips_core/datamem/\ram_reg[81][5] | CK ^       | QDFFEHD  | 0.394 | 0.001 |   1.439 |  -14.722 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin mips_core/datamem/\ram_reg[31][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[31][5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[31][5] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.122
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.953
- Arrival Time                  3.791
= Slack Time                   16.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.163 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.827 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.057 | 
     | clk_m__L2_I13                      | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.153 |   17.316 | 
     | clk_m__L3_I135                     | I ^ -> O ^  | BUFCKHHD | 0.350 | 0.271 |   1.425 |   17.587 | 
     | mips_core/datamem/\ram_reg[31][5]  | CK ^ -> Q ^ | QDFFEHD  | 0.114 | 0.292 |   1.717 |   17.879 | 
     | mips_core/datamem/U2508            | B1 ^ -> O ^ | AO22CHD  | 0.894 | 0.474 |   2.190 |   18.353 | 
     | mips_core/datamem/FE_PHC2861_n1083 | I ^ -> O ^  | DELDKHD  | 0.178 | 1.599 |   3.789 |   19.952 | 
     | mips_core/datamem/\ram_reg[31][5]  | D ^         | QDFFEHD  | 0.178 | 0.001 |   3.791 |   19.953 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.163 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.498 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.268 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -15.009 | 
     | clk_m__L3_I135                    | I ^ -> O ^ | BUFCKHHD | 0.350 | 0.271 |   1.425 |  -14.738 | 
     | mips_core/datamem/\ram_reg[31][5] | CK ^       | QDFFEHD  | 0.350 | 0.001 |   1.425 |  -14.737 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin mips_core/datamem/\ram_reg[158][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[158][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[158][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.123
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.951
- Arrival Time                  3.764
= Slack Time                   16.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.187 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.852 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.095 | 
     | clk_m__L2_I2                       | I ^ -> O ^  | BUFCKHHD | 0.347 | 0.257 |   1.165 |   17.352 | 
     | clk_m__L3_I28                      | I ^ -> O ^  | BUFCKHHD | 0.327 | 0.259 |   1.424 |   17.611 | 
     | mips_core/datamem/\ram_reg[158][3] | CK ^ -> Q ^ | QDFFEHD  | 0.097 | 0.281 |   1.705 |   17.892 | 
     | mips_core/datamem/U4538            | B1 ^ -> O ^ | AO22CHD  | 0.871 | 0.460 |   2.165 |   18.352 | 
     | mips_core/datamem/FE_PHC675_n3113  | I ^ -> O ^  | DELDKHD  | 0.183 | 1.598 |   3.763 |   19.950 | 
     | mips_core/datamem/\ram_reg[158][3] | D ^         | QDFFEHD  | 0.183 | 0.001 |   3.764 |   19.951 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.187 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.523 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.279 | 
     | clk_m__L2_I2                       | I ^ -> O ^ | BUFCKHHD | 0.347 | 0.257 |   1.165 |  -15.022 | 
     | clk_m__L3_I28                      | I ^ -> O ^ | BUFCKHHD | 0.327 | 0.259 |   1.424 |  -14.763 | 
     | mips_core/datamem/\ram_reg[158][3] | CK ^       | QDFFEHD  | 0.327 | 0.001 |   1.425 |  -14.763 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin mips_core/datamem/\ram_reg[80][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[80][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[80][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.440
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.973
- Arrival Time                  3.782
= Slack Time                   16.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.190 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.855 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.080 | 
     | clk_m__L2_I16                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.258 |   1.147 |   17.337 | 
     | clk_m__L3_I164                     | I ^ -> O ^  | BUFCKGHD | 0.396 | 0.292 |   1.439 |   17.629 | 
     | mips_core/datamem/\ram_reg[80][14] | CK ^ -> Q ^ | QDFFEHD  | 0.097 | 0.287 |   1.726 |   17.916 | 
     | mips_core/datamem/U3301            | B1 ^ -> O ^ | AO22CHD  | 0.898 | 0.472 |   2.198 |   18.388 | 
     | mips_core/datamem/FE_PHC2378_n1876 | I ^ -> O ^  | DELDKHD  | 0.147 | 1.583 |   3.781 |   19.972 | 
     | mips_core/datamem/\ram_reg[80][14] | D ^         | QDFFEHD  | 0.147 | 0.001 |   3.782 |   19.973 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.190 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.526 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.301 | 
     | clk_m__L2_I16                      | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.258 |   1.147 |  -15.043 | 
     | clk_m__L3_I164                     | I ^ -> O ^ | BUFCKGHD | 0.396 | 0.292 |   1.439 |  -14.751 | 
     | mips_core/datamem/\ram_reg[80][14] | CK ^       | QDFFEHD  | 0.396 | 0.001 |   1.440 |  -14.751 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin mips_core/datamem/\ram_reg[20][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[20][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[20][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.453
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.986
- Arrival Time                  3.793
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.193 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.858 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.088 | 
     | clk_m__L2_I13                      | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.153 |   17.347 | 
     | clk_m__L3_I137                     | I ^ -> O ^  | BUFCKGHD | 0.409 | 0.299 |   1.453 |   17.646 | 
     | mips_core/datamem/\ram_reg[20][14] | CK ^ -> Q ^ | QDFFEHD  | 0.102 | 0.290 |   1.743 |   17.936 | 
     | mips_core/datamem/U2341            | B1 ^ -> O ^ | AO22CHD  | 0.876 | 0.463 |   2.206 |   18.400 | 
     | mips_core/datamem/FE_PHC2634_n916  | I ^ -> O ^  | DELDKHD  | 0.153 | 1.585 |   3.791 |   19.984 | 
     | mips_core/datamem/\ram_reg[20][14] | D ^         | QDFFEHD  | 0.153 | 0.001 |   3.793 |   19.986 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.193 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.529 | 
     | clk_m__L1_I4                       | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.298 | 
     | clk_m__L2_I13                      | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -15.040 | 
     | clk_m__L3_I137                     | I ^ -> O ^ | BUFCKGHD | 0.409 | 0.299 |   1.453 |  -14.741 | 
     | mips_core/datamem/\ram_reg[20][14] | CK ^       | QDFFEHD  | 0.409 | 0.001 |   1.453 |  -14.740 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin mips_core/datamem/\ram_reg[232][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[232][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[232][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.433
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.964
- Arrival Time                  3.765
= Slack Time                   16.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.199 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.863 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.107 | 
     | clk_m__L2_I1                        | I ^ -> O ^  | BUFCKHHD | 0.363 | 0.264 |   1.172 |   17.371 | 
     | clk_m__L3_I18                       | I ^ -> O ^  | BUFCKHHD | 0.327 | 0.261 |   1.433 |   17.631 | 
     | mips_core/datamem/\ram_reg[232][10] | CK ^ -> Q ^ | QDFFEHD  | 0.112 | 0.288 |   1.721 |   17.919 | 
     | mips_core/datamem/U5729             | B1 ^ -> O ^ | AO22CHD  | 0.869 | 0.462 |   2.183 |   18.382 | 
     | mips_core/datamem/FE_PHC3000_n4304  | I ^ -> O ^  | DELDKHD  | 0.147 | 1.580 |   3.764 |   19.962 | 
     | mips_core/datamem/\ram_reg[232][10] | D ^         | QDFFEHD  | 0.147 | 0.002 |   3.765 |   19.964 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.198 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.534 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.290 | 
     | clk_m__L2_I1                        | I ^ -> O ^ | BUFCKHHD | 0.363 | 0.264 |   1.172 |  -15.027 | 
     | clk_m__L3_I18                       | I ^ -> O ^ | BUFCKHHD | 0.327 | 0.261 |   1.433 |  -14.766 | 
     | mips_core/datamem/\ram_reg[232][10] | CK ^       | QDFFEHD  | 0.327 | 0.000 |   1.433 |  -14.766 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin mips_core/datamem/\ram_reg[235][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[235][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[235][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.433
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.963
- Arrival Time                  3.763
= Slack Time                   16.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.200 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.864 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.108 | 
     | clk_m__L2_I1                       | I ^ -> O ^  | BUFCKHHD | 0.363 | 0.264 |   1.172 |   17.372 | 
     | clk_m__L3_I18                      | I ^ -> O ^  | BUFCKHHD | 0.327 | 0.261 |   1.433 |   17.632 | 
     | mips_core/datamem/\ram_reg[235][6] | CK ^ -> Q ^ | QDFFEHD  | 0.104 | 0.285 |   1.717 |   17.917 | 
     | mips_core/datamem/U5773            | B1 ^ -> O ^ | AO22CHD  | 0.865 | 0.459 |   2.177 |   18.376 | 
     | mips_core/datamem/FE_PHC1268_n4348 | I ^ -> O ^  | DELDKHD  | 0.157 | 1.585 |   3.762 |   19.962 | 
     | mips_core/datamem/\ram_reg[235][6] | D ^         | QDFFEHD  | 0.157 | 0.001 |   3.763 |   19.963 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.200 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.535 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.292 | 
     | clk_m__L2_I1                       | I ^ -> O ^ | BUFCKHHD | 0.363 | 0.264 |   1.172 |  -15.028 | 
     | clk_m__L3_I18                      | I ^ -> O ^ | BUFCKHHD | 0.327 | 0.261 |   1.433 |  -14.767 | 
     | mips_core/datamem/\ram_reg[235][6] | CK ^       | QDFFEHD  | 0.327 | 0.001 |   1.433 |  -14.767 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mips_core/datamem/\ram_reg[21][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[21][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[21][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.453
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.986
- Arrival Time                  3.783
= Slack Time                   16.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.202 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.867 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.097 | 
     | clk_m__L2_I13                      | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.153 |   17.356 | 
     | clk_m__L3_I137                     | I ^ -> O ^  | BUFCKGHD | 0.409 | 0.299 |   1.453 |   17.655 | 
     | mips_core/datamem/\ram_reg[21][14] | CK ^ -> Q ^ | QDFFEHD  | 0.091 | 0.285 |   1.738 |   17.940 | 
     | mips_core/datamem/U2357            | B1 ^ -> O ^ | AO22CHD  | 0.874 | 0.460 |   2.198 |   18.400 | 
     | mips_core/datamem/FE_PHC888_n932   | I ^ -> O ^  | DELDKHD  | 0.154 | 1.585 |   3.782 |   19.985 | 
     | mips_core/datamem/\ram_reg[21][14] | D ^         | QDFFEHD  | 0.154 | 0.001 |   3.783 |   19.986 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.202 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.538 | 
     | clk_m__L1_I4                       | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.308 | 
     | clk_m__L2_I13                      | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -15.049 | 
     | clk_m__L3_I137                     | I ^ -> O ^ | BUFCKGHD | 0.409 | 0.299 |   1.453 |  -14.750 | 
     | mips_core/datamem/\ram_reg[21][14] | CK ^       | QDFFEHD  | 0.409 | 0.001 |   1.453 |  -14.749 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mips_core/datamem/\ram_reg[22][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[22][8] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[22][8] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.453
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.986
- Arrival Time                  3.770
= Slack Time                   16.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   16.217 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.881 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.111 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.154 |   17.370 | 
     | clk_m__L3_I137                    | I ^ -> O ^  | BUFCKGHD | 0.409 | 0.299 |   1.453 |   17.669 | 
     | mips_core/datamem/\ram_reg[22][8] | CK ^ -> Q ^ | QDFFEHD  | 0.090 | 0.285 |   1.737 |   17.954 | 
     | mips_core/datamem/U2367           | B1 ^ -> O ^ | AO22CHD  | 0.853 | 0.451 |   2.188 |   18.404 | 
     | mips_core/datamem/FE_PHC933_n942  | I ^ -> O ^  | DELDKHD  | 0.150 | 1.580 |   3.768 |   19.984 | 
     | mips_core/datamem/\ram_reg[22][8] | D ^         | QDFFEHD  | 0.150 | 0.002 |   3.770 |   19.986 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.217 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.552 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.322 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -15.063 | 
     | clk_m__L3_I137                    | I ^ -> O ^ | BUFCKGHD | 0.409 | 0.299 |   1.453 |  -14.764 | 
     | mips_core/datamem/\ram_reg[22][8] | CK ^       | QDFFEHD  | 0.409 | 0.001 |   1.453 |  -14.763 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin mips_core/datamem/\ram_reg[81][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[81][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[81][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.439
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.972
- Arrival Time                  3.755
= Slack Time                   16.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.217 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.882 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.106 | 
     | clk_m__L2_I16                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.258 |   1.147 |   17.364 | 
     | clk_m__L3_I165                     | I ^ -> O ^  | BUFCKGHD | 0.394 | 0.292 |   1.439 |   17.656 | 
     | mips_core/datamem/\ram_reg[81][11] | CK ^ -> Q ^ | QDFFEHD  | 0.087 | 0.282 |   1.720 |   17.938 | 
     | mips_core/datamem/U3314            | B1 ^ -> O ^ | AO22CHD  | 0.860 | 0.453 |   2.174 |   18.391 | 
     | mips_core/datamem/FE_PHC686_n1889  | I ^ -> O ^  | DELDKHD  | 0.148 | 1.580 |   3.754 |   19.971 | 
     | mips_core/datamem/\ram_reg[81][11] | D ^         | QDFFEHD  | 0.148 | 0.001 |   3.755 |   19.972 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.217 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.552 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.328 | 
     | clk_m__L2_I16                      | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.258 |   1.147 |  -15.070 | 
     | clk_m__L3_I165                     | I ^ -> O ^ | BUFCKGHD | 0.394 | 0.292 |   1.439 |  -14.778 | 
     | mips_core/datamem/\ram_reg[81][11] | CK ^       | QDFFEHD  | 0.394 | 0.000 |   1.439 |  -14.778 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin mips_core/datamem/\ram_reg[80][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[80][5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[80][5] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.440
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.972
- Arrival Time                  3.754
= Slack Time                   16.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.218 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.882 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.107 | 
     | clk_m__L2_I16                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.258 |   1.147 |   17.365 | 
     | clk_m__L3_I165                     | I ^ -> O ^  | BUFCKGHD | 0.394 | 0.292 |   1.439 |   17.656 | 
     | mips_core/datamem/\ram_reg[80][5]  | CK ^ -> Q ^ | QDFFEHD  | 0.100 | 0.289 |   1.728 |   17.945 | 
     | mips_core/datamem/U3292            | B1 ^ -> O ^ | AO22CHD  | 0.836 | 0.446 |   2.173 |   18.391 | 
     | mips_core/datamem/FE_PHC1226_n1867 | I ^ -> O ^  | DELDKHD  | 0.152 | 1.580 |   3.753 |   19.971 | 
     | mips_core/datamem/\ram_reg[80][5]  | D ^         | QDFFEHD  | 0.152 | 0.001 |   3.754 |   19.972 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.218 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.553 | 
     | clk_m__L1_I5                      | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.328 | 
     | clk_m__L2_I16                     | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.258 |   1.147 |  -15.071 | 
     | clk_m__L3_I165                    | I ^ -> O ^ | BUFCKGHD | 0.394 | 0.292 |   1.439 |  -14.779 | 
     | mips_core/datamem/\ram_reg[80][5] | CK ^       | QDFFEHD  | 0.394 | 0.001 |   1.439 |  -14.778 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin mips_core/datamem/\ram_reg[145][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[145][9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[145][9] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.455
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.986
- Arrival Time                  3.762
= Slack Time                   16.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.224 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.889 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.264 | 0.243 |   0.908 |   17.132 | 
     | clk_m__L2_I9                       | I ^ -> O ^  | BUFCKHHD | 0.382 | 0.273 |   1.181 |   17.405 | 
     | clk_m__L3_I94                      | I ^ -> O ^  | BUFCKHHD | 0.352 | 0.273 |   1.454 |   17.678 | 
     | mips_core/datamem/\ram_reg[145][9] | CK ^ -> Q ^ | QDFFEHD  | 0.090 | 0.280 |   1.735 |   17.959 | 
     | mips_core/datamem/U4336            | B1 ^ -> O ^ | AO22CHD  | 0.839 | 0.444 |   2.179 |   18.403 | 
     | mips_core/datamem/FE_PHC698_n2911  | I ^ -> O ^  | DELDKHD  | 0.154 | 1.580 |   3.759 |   19.983 | 
     | mips_core/datamem/\ram_reg[145][9] | D ^         | QDFFEHD  | 0.154 | 0.002 |   3.762 |   19.986 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.224 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.560 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.264 | 0.243 |   0.908 |  -15.317 | 
     | clk_m__L2_I9                       | I ^ -> O ^ | BUFCKHHD | 0.382 | 0.273 |   1.181 |  -15.043 | 
     | clk_m__L3_I94                      | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.273 |   1.454 |  -14.770 | 
     | mips_core/datamem/\ram_reg[145][9] | CK ^       | QDFFEHD  | 0.352 | 0.001 |   1.455 |  -14.769 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin mips_core/datamem/\ram_reg[220][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[220][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[220][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.447
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.977
- Arrival Time                  3.752
= Slack Time                   16.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.225 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.890 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.265 | 0.246 |   0.911 |   17.136 | 
     | clk_m__L2_I7                       | I ^ -> O ^  | BUFCKHHD | 0.366 | 0.266 |   1.177 |   17.402 | 
     | clk_m__L3_I72                      | I ^ -> O ^  | BUFCKHHD | 0.348 | 0.269 |   1.446 |   17.671 | 
     | mips_core/datamem/\ram_reg[220][6] | CK ^ -> Q ^ | QDFFEHD  | 0.089 | 0.280 |   1.725 |   17.950 | 
     | mips_core/datamem/U5533            | B1 ^ -> O ^ | AO22CHD  | 0.836 | 0.443 |   2.168 |   18.393 | 
     | mips_core/datamem/FE_PHC1368_n4108 | I ^ -> O ^  | DELDKHD  | 0.156 | 1.582 |   3.750 |   19.975 | 
     | mips_core/datamem/\ram_reg[220][6] | D ^         | QDFFEHD  | 0.156 | 0.003 |   3.752 |   19.977 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.225 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.560 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.265 | 0.246 |   0.911 |  -15.314 | 
     | clk_m__L2_I7                       | I ^ -> O ^ | BUFCKHHD | 0.366 | 0.266 |   1.177 |  -15.048 | 
     | clk_m__L3_I72                      | I ^ -> O ^ | BUFCKHHD | 0.348 | 0.269 |   1.446 |  -14.779 | 
     | mips_core/datamem/\ram_reg[220][6] | CK ^       | QDFFEHD  | 0.348 | 0.001 |   1.447 |  -14.778 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin mips_core/datamem/\ram_reg[21][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[21][6] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[21][6] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.456
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.986
- Arrival Time                  3.759
= Slack Time                   16.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   16.227 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.892 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.122 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.153 |   17.381 | 
     | clk_m__L3_I134                    | I ^ -> O ^  | BUFCKGHD | 0.414 | 0.302 |   1.455 |   17.683 | 
     | mips_core/datamem/\ram_reg[21][6] | CK ^ -> Q ^ | QDFFEHD  | 0.099 | 0.289 |   1.745 |   17.972 | 
     | mips_core/datamem/U2349           | B1 ^ -> O ^ | AO22CHD  | 0.792 | 0.426 |   2.171 |   18.398 | 
     | mips_core/datamem/FE_PHC2429_n924 | I ^ -> O ^  | DELDKHD  | 0.172 | 1.586 |   3.757 |   19.985 | 
     | mips_core/datamem/\ram_reg[21][6] | D ^         | QDFFEHD  | 0.172 | 0.002 |   3.759 |   19.986 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.227 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.563 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.333 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.154 |  -15.074 | 
     | clk_m__L3_I134                    | I ^ -> O ^ | BUFCKGHD | 0.414 | 0.302 |   1.455 |  -14.772 | 
     | mips_core/datamem/\ram_reg[21][6] | CK ^       | QDFFEHD  | 0.414 | 0.001 |   1.456 |  -14.772 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin mips_core/datamem/\ram_reg[182][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[182][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[182][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.447
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.978
- Arrival Time                  3.749
= Slack Time                   16.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.228 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.893 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.123 | 
     | clk_m__L2_I12                      | I ^ -> O ^  | BUFCKHHD | 0.367 | 0.259 |   1.154 |   17.382 | 
     | clk_m__L3_I121                     | I ^ -> O ^  | BUFCKGHD | 0.394 | 0.292 |   1.447 |   17.675 | 
     | mips_core/datamem/\ram_reg[182][6] | CK ^ -> Q ^ | QDFFEHD  | 0.101 | 0.289 |   1.736 |   17.964 | 
     | mips_core/datamem/U4925            | B1 ^ -> O ^ | AO22CHD  | 0.797 | 0.429 |   2.164 |   18.392 | 
     | mips_core/datamem/FE_PHC2444_n3500 | I ^ -> O ^  | DELDKHD  | 0.169 | 1.584 |   3.748 |   19.976 | 
     | mips_core/datamem/\ram_reg[182][6] | D ^         | QDFFEHD  | 0.169 | 0.001 |   3.749 |   19.978 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.228 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.564 | 
     | clk_m__L1_I4                       | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.333 | 
     | clk_m__L2_I12                      | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -15.074 | 
     | clk_m__L3_I121                     | I ^ -> O ^ | BUFCKGHD | 0.394 | 0.292 |   1.446 |  -14.782 | 
     | mips_core/datamem/\ram_reg[182][6] | CK ^       | QDFFEHD  | 0.394 | 0.001 |   1.447 |  -14.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin mips_core/datamem/\ram_reg[135][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[135][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[135][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.437
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.967
- Arrival Time                  3.737
= Slack Time                   16.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.230 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.894 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.138 | 
     | clk_m__L2_I2                       | I ^ -> O ^  | BUFCKHHD | 0.347 | 0.257 |   1.165 |   17.395 | 
     | clk_m__L3_I21                      | I ^ -> O ^  | BUFCKHHD | 0.355 | 0.271 |   1.436 |   17.666 | 
     | mips_core/datamem/\ram_reg[135][3] | CK ^ -> Q ^ | QDFFEHD  | 0.100 | 0.286 |   1.722 |   17.951 | 
     | mips_core/datamem/U4170            | B1 ^ -> O ^ | AO22CHD  | 0.813 | 0.435 |   2.157 |   18.387 | 
     | mips_core/datamem/FE_PHC1229_n2745 | I ^ -> O ^  | DELDKHD  | 0.157 | 1.580 |   3.737 |   19.966 | 
     | mips_core/datamem/\ram_reg[135][3] | D ^         | QDFFEHD  | 0.157 | 0.001 |   3.737 |   19.967 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.230 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.565 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.322 | 
     | clk_m__L2_I2                       | I ^ -> O ^ | BUFCKHHD | 0.347 | 0.257 |   1.165 |  -15.065 | 
     | clk_m__L3_I21                      | I ^ -> O ^ | BUFCKHHD | 0.355 | 0.271 |   1.436 |  -14.794 | 
     | mips_core/datamem/\ram_reg[135][3] | CK ^       | QDFFEHD  | 0.355 | 0.001 |   1.437 |  -14.793 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin mips_core/datamem/\ram_reg[135][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[135][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[135][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.437
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.969
- Arrival Time                  3.739
= Slack Time                   16.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.231 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.895 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.139 | 
     | clk_m__L2_I2                       | I ^ -> O ^  | BUFCKHHD | 0.347 | 0.257 |   1.165 |   17.396 | 
     | clk_m__L3_I24                      | I ^ -> O ^  | BUFCKHHD | 0.356 | 0.271 |   1.436 |   17.666 | 
     | mips_core/datamem/\ram_reg[135][6] | CK ^ -> Q ^ | QDFFEHD  | 0.102 | 0.287 |   1.722 |   17.953 | 
     | mips_core/datamem/U4173            | B1 ^ -> O ^ | AO22CHD  | 0.827 | 0.442 |   2.164 |   18.395 | 
     | mips_core/datamem/FE_PHC1968_n2748 | I ^ -> O ^  | DELDKHD  | 0.142 | 1.572 |   3.736 |   19.967 | 
     | mips_core/datamem/\ram_reg[135][6] | D ^         | QDFFEHD  | 0.142 | 0.002 |   3.739 |   19.969 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.231 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.566 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.323 | 
     | clk_m__L2_I2                       | I ^ -> O ^ | BUFCKHHD | 0.347 | 0.257 |   1.165 |  -15.065 | 
     | clk_m__L3_I24                      | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.271 |   1.436 |  -14.795 | 
     | mips_core/datamem/\ram_reg[135][6] | CK ^       | QDFFEHD  | 0.356 | 0.001 |   1.437 |  -14.794 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin mips_core/datamem/\ram_reg[81][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[81][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[81][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.420
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.950
- Arrival Time                  3.719
= Slack Time                   16.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.231 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.896 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.121 | 
     | clk_m__L2_I15                      | I ^ -> O ^  | BUFCKHHD | 0.345 | 0.254 |   1.143 |   17.375 | 
     | clk_m__L3_I149                     | I ^ -> O ^  | BUFCKHHD | 0.366 | 0.275 |   1.419 |   17.650 | 
     | mips_core/datamem/\ram_reg[81][10] | CK ^ -> Q ^ | QDFFEHD  | 0.083 | 0.278 |   1.697 |   17.928 | 
     | mips_core/datamem/U3313            | B1 ^ -> O ^ | AO22CHD  | 0.831 | 0.439 |   2.136 |   18.367 | 
     | mips_core/datamem/FE_PHC1615_n1888 | I ^ -> O ^  | DELDKHD  | 0.159 | 1.582 |   3.718 |   19.949 | 
     | mips_core/datamem/\ram_reg[81][10] | D ^         | QDFFEHD  | 0.159 | 0.001 |   3.719 |   19.950 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.231 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.567 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.342 | 
     | clk_m__L2_I15                      | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -15.088 | 
     | clk_m__L3_I149                     | I ^ -> O ^ | BUFCKHHD | 0.366 | 0.275 |   1.419 |  -14.813 | 
     | mips_core/datamem/\ram_reg[81][10] | CK ^       | QDFFEHD  | 0.366 | 0.001 |   1.420 |  -14.812 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin mips_core/datamem/\ram_reg[229][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[229][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[229][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.413
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.943
- Arrival Time                  3.711
= Slack Time                   16.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.232 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.896 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.221 | 0.228 |   0.893 |   17.124 | 
     | clk_m__L2_I4                        | I ^ -> O ^  | BUFCKHHD | 0.379 | 0.263 |   1.156 |   17.387 | 
     | clk_m__L3_I45                       | I ^ -> O ^  | BUFCKHHD | 0.316 | 0.256 |   1.412 |   17.644 | 
     | mips_core/datamem/\ram_reg[229][11] | CK ^ -> Q ^ | QDFFEHD  | 0.096 | 0.279 |   1.691 |   17.923 | 
     | mips_core/datamem/U5682             | B1 ^ -> O ^ | AO22CHD  | 0.822 | 0.438 |   2.129 |   18.361 | 
     | mips_core/datamem/FE_PHC345_n4257   | I ^ -> O ^  | DELDKHD  | 0.154 | 1.579 |   3.709 |   19.940 | 
     | mips_core/datamem/\ram_reg[229][11] | D ^         | QDFFEHD  | 0.154 | 0.002 |   3.711 |   19.943 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.232 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.567 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -15.339 | 
     | clk_m__L2_I4                        | I ^ -> O ^ | BUFCKHHD | 0.379 | 0.263 |   1.156 |  -15.076 | 
     | clk_m__L3_I45                       | I ^ -> O ^ | BUFCKHHD | 0.316 | 0.256 |   1.412 |  -14.820 | 
     | mips_core/datamem/\ram_reg[229][11] | CK ^       | QDFFEHD  | 0.316 | 0.001 |   1.413 |  -14.819 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin mips_core/datamem/\ram_reg[30][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[30][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[30][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.121
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.954
- Arrival Time                  3.722
= Slack Time                   16.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.232 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.897 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.127 | 
     | clk_m__L2_I13                      | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.153 |   17.386 | 
     | clk_m__L3_I135                     | I ^ -> O ^  | BUFCKHHD | 0.350 | 0.271 |   1.425 |   17.657 | 
     | mips_core/datamem/\ram_reg[30][11] | CK ^ -> Q ^ | QDFFEHD  | 0.098 | 0.284 |   1.709 |   17.941 | 
     | mips_core/datamem/U2498            | B1 ^ -> O ^ | AO22CHD  | 0.792 | 0.426 |   2.134 |   18.366 | 
     | mips_core/datamem/FE_PHC1332_n1073 | I ^ -> O ^  | DELDKHD  | 0.173 | 1.586 |   3.721 |   19.953 | 
     | mips_core/datamem/\ram_reg[30][11] | D ^         | QDFFEHD  | 0.173 | 0.001 |   3.722 |   19.954 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.232 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.567 | 
     | clk_m__L1_I4                       | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.337 | 
     | clk_m__L2_I13                      | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -15.079 | 
     | clk_m__L3_I135                     | I ^ -> O ^ | BUFCKHHD | 0.350 | 0.271 |   1.425 |  -14.807 | 
     | mips_core/datamem/\ram_reg[30][11] | CK ^       | QDFFEHD  | 0.350 | 0.001 |   1.425 |  -14.807 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin mips_core/datamem/\ram_reg[154][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[154][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[154][13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.447
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.978
- Arrival Time                  3.746
= Slack Time                   16.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.233 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.897 | 
     | clk_m__L1_I4                        | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.128 | 
     | clk_m__L2_I12                       | I ^ -> O ^  | BUFCKHHD | 0.367 | 0.259 |   1.154 |   17.387 | 
     | clk_m__L3_I121                      | I ^ -> O ^  | BUFCKGHD | 0.394 | 0.292 |   1.447 |   17.679 | 
     | mips_core/datamem/\ram_reg[154][13] | CK ^ -> Q ^ | QDFFEHD  | 0.087 | 0.282 |   1.729 |   17.961 | 
     | mips_core/datamem/U4484             | B1 ^ -> O ^ | AO22CHD  | 0.813 | 0.432 |   2.161 |   18.393 | 
     | mips_core/datamem/FE_PHC649_n3059   | I ^ -> O ^  | DELDKHD  | 0.165 | 1.583 |   3.744 |   19.976 | 
     | mips_core/datamem/\ram_reg[154][13] | D ^         | QDFFEHD  | 0.165 | 0.002 |   3.746 |   19.978 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.233 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.568 | 
     | clk_m__L1_I4                        | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.338 | 
     | clk_m__L2_I12                       | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -15.078 | 
     | clk_m__L3_I121                      | I ^ -> O ^ | BUFCKGHD | 0.394 | 0.292 |   1.446 |  -14.786 | 
     | mips_core/datamem/\ram_reg[154][13] | CK ^       | QDFFEHD  | 0.394 | 0.001 |   1.448 |  -14.785 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin mips_core/datamem/\ram_reg[218][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[218][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[218][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.447
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.979
- Arrival Time                  3.743
= Slack Time                   16.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.236 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.901 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.221 | 0.228 |   0.893 |   17.129 | 
     | clk_m__L2_I4                       | I ^ -> O ^  | BUFCKHHD | 0.379 | 0.263 |   1.156 |   17.392 | 
     | clk_m__L3_I47                      | I ^ -> O ^  | BUFCKGHD | 0.387 | 0.290 |   1.446 |   17.682 | 
     | mips_core/datamem/\ram_reg[218][3] | CK ^ -> Q ^ | QDFFEHD  | 0.101 | 0.289 |   1.735 |   17.971 | 
     | mips_core/datamem/U5498            | B1 ^ -> O ^ | AO22CHD  | 0.796 | 0.428 |   2.163 |   18.399 | 
     | mips_core/datamem/FE_PHC2334_n4073 | I ^ -> O ^  | DELDKHD  | 0.155 | 1.578 |   3.741 |   19.977 | 
     | mips_core/datamem/\ram_reg[218][3] | D ^         | QDFFEHD  | 0.155 | 0.002 |   3.743 |   19.979 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.236 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.571 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -15.343 | 
     | clk_m__L2_I4                       | I ^ -> O ^ | BUFCKHHD | 0.379 | 0.263 |   1.156 |  -15.080 | 
     | clk_m__L3_I47                      | I ^ -> O ^ | BUFCKGHD | 0.387 | 0.290 |   1.446 |  -14.790 | 
     | mips_core/datamem/\ram_reg[218][3] | CK ^       | QDFFEHD  | 0.387 | 0.001 |   1.447 |  -14.789 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin mips_core/datamem/\ram_reg[134][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[134][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[134][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.455
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.988
- Arrival Time                  3.751
= Slack Time                   16.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.237 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.901 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.264 | 0.243 |   0.908 |   17.144 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.382 | 0.273 |   1.181 |   17.418 | 
     | clk_m__L3_I94                       | I ^ -> O ^  | BUFCKHHD | 0.352 | 0.273 |   1.454 |   17.691 | 
     | mips_core/datamem/\ram_reg[134][11] | CK ^ -> Q ^ | QDFFEHD  | 0.100 | 0.286 |   1.740 |   17.977 | 
     | mips_core/datamem/U4162             | B1 ^ -> O ^ | AO22CHD  | 0.822 | 0.439 |   2.179 |   18.416 | 
     | mips_core/datamem/FE_PHC1731_n2737  | I ^ -> O ^  | DELDKHD  | 0.141 | 1.571 |   3.750 |   19.987 | 
     | mips_core/datamem/\ram_reg[134][11] | D ^         | QDFFEHD  | 0.141 | 0.001 |   3.751 |   19.988 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.237 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.572 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.264 | 0.243 |   0.908 |  -15.329 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.382 | 0.273 |   1.181 |  -15.056 | 
     | clk_m__L3_I94                       | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.273 |   1.454 |  -14.783 | 
     | mips_core/datamem/\ram_reg[134][11] | CK ^       | QDFFEHD  | 0.352 | 0.001 |   1.455 |  -14.782 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin mips_core/datamem/\ram_reg[80][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[80][9] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[80][9] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.420
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.952
- Arrival Time                  3.712
= Slack Time                   16.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.240 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.905 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.129 | 
     | clk_m__L2_I15                      | I ^ -> O ^  | BUFCKHHD | 0.345 | 0.254 |   1.143 |   17.383 | 
     | clk_m__L3_I149                     | I ^ -> O ^  | BUFCKHHD | 0.366 | 0.275 |   1.419 |   17.659 | 
     | mips_core/datamem/\ram_reg[80][9]  | CK ^ -> Q ^ | QDFFEHD  | 0.089 | 0.281 |   1.700 |   17.940 | 
     | mips_core/datamem/U3296            | B1 ^ -> O ^ | AO22CHD  | 0.815 | 0.434 |   2.134 |   18.374 | 
     | mips_core/datamem/FE_PHC1364_n1871 | I ^ -> O ^  | DELDKHD  | 0.150 | 1.576 |   3.710 |   19.950 | 
     | mips_core/datamem/\ram_reg[80][9]  | D ^         | QDFFEHD  | 0.150 | 0.002 |   3.712 |   19.952 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.240 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.575 | 
     | clk_m__L1_I5                      | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.351 | 
     | clk_m__L2_I15                     | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -15.097 | 
     | clk_m__L3_I149                    | I ^ -> O ^ | BUFCKHHD | 0.366 | 0.275 |   1.419 |  -14.821 | 
     | mips_core/datamem/\ram_reg[80][9] | CK ^       | QDFFEHD  | 0.366 | 0.001 |   1.420 |  -14.820 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin mips_core/datamem/\ram_reg[234][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[234][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[234][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.426
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.957
- Arrival Time                  3.715
= Slack Time                   16.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.242 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.906 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.221 | 0.228 |   0.893 |   17.134 | 
     | clk_m__L2_I4                       | I ^ -> O ^  | BUFCKHHD | 0.379 | 0.263 |   1.156 |   17.397 | 
     | clk_m__L3_I41                      | I ^ -> O ^  | BUFCKHHD | 0.343 | 0.269 |   1.425 |   17.667 | 
     | mips_core/datamem/\ram_reg[234][0] | CK ^ -> Q ^ | QDFFEHD  | 0.080 | 0.275 |   1.700 |   17.941 | 
     | mips_core/datamem/U5751            | B1 ^ -> O ^ | AO22CHD  | 0.823 | 0.435 |   2.135 |   18.376 | 
     | mips_core/datamem/FE_PHC358_n4326  | I ^ -> O ^  | DELDKHD  | 0.152 | 1.579 |   3.713 |   19.955 | 
     | mips_core/datamem/\ram_reg[234][0] | D ^         | QDFFEHD  | 0.152 | 0.002 |   3.715 |   19.957 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.242 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.577 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -15.349 | 
     | clk_m__L2_I4                       | I ^ -> O ^ | BUFCKHHD | 0.379 | 0.263 |   1.156 |  -15.086 | 
     | clk_m__L3_I41                      | I ^ -> O ^ | BUFCKHHD | 0.343 | 0.269 |   1.425 |  -14.817 | 
     | mips_core/datamem/\ram_reg[234][0] | CK ^       | QDFFEHD  | 0.343 | 0.001 |   1.426 |  -14.816 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin mips_core/datamem/\ram_reg[83][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[83][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[83][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.440
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.972
- Arrival Time                  3.731
= Slack Time                   16.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.242 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.906 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.131 | 
     | clk_m__L2_I16                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.258 |   1.147 |   17.389 | 
     | clk_m__L3_I164                     | I ^ -> O ^  | BUFCKGHD | 0.396 | 0.292 |   1.439 |   17.681 | 
     | mips_core/datamem/\ram_reg[83][14] | CK ^ -> Q ^ | QDFFEHD  | 0.091 | 0.284 |   1.723 |   17.965 | 
     | mips_core/datamem/U3349            | B1 ^ -> O ^ | AO22CHD  | 0.806 | 0.430 |   2.153 |   18.395 | 
     | mips_core/datamem/FE_PHC2653_n1924 | I ^ -> O ^  | DELDKHD  | 0.149 | 1.575 |   3.728 |   19.970 | 
     | mips_core/datamem/\ram_reg[83][14] | D ^         | QDFFEHD  | 0.149 | 0.002 |   3.731 |   19.972 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.242 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.577 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.352 | 
     | clk_m__L2_I16                      | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.258 |   1.147 |  -15.095 | 
     | clk_m__L3_I164                     | I ^ -> O ^ | BUFCKGHD | 0.396 | 0.292 |   1.439 |  -14.802 | 
     | mips_core/datamem/\ram_reg[83][14] | CK ^       | QDFFEHD  | 0.396 | 0.001 |   1.440 |  -14.802 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin mips_core/datamem/\ram_reg[146][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[146][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[146][13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.448
- Setup                         0.121
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.977
- Arrival Time                  3.733
= Slack Time                   16.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.243 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.908 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.264 | 0.243 |   0.908 |   17.151 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.382 | 0.273 |   1.181 |   17.424 | 
     | clk_m__L3_I89                       | I ^ -> O ^  | BUFCKHHD | 0.336 | 0.266 |   1.447 |   17.691 | 
     | mips_core/datamem/\ram_reg[146][13] | CK ^ -> Q ^ | QDFFEHD  | 0.103 | 0.285 |   1.733 |   17.976 | 
     | mips_core/datamem/U4356             | B1 ^ -> O ^ | AO22CHD  | 0.773 | 0.419 |   2.151 |   18.395 | 
     | mips_core/datamem/FE_PHC1233_n2931  | I ^ -> O ^  | DELDKHD  | 0.168 | 1.581 |   3.732 |   19.975 | 
     | mips_core/datamem/\ram_reg[146][13] | D ^         | QDFFEHD  | 0.168 | 0.002 |   3.733 |   19.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.243 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.579 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.264 | 0.243 |   0.908 |  -15.336 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.382 | 0.273 |   1.181 |  -15.063 | 
     | clk_m__L3_I89                       | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.266 |   1.447 |  -14.796 | 
     | mips_core/datamem/\ram_reg[146][13] | CK ^       | QDFFEHD  | 0.336 | 0.001 |   1.448 |  -14.796 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin mips_core/datamem/\ram_reg[167][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[167][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[167][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.438
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.969
- Arrival Time                  3.724
= Slack Time                   16.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.245 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.909 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.153 | 
     | clk_m__L2_I1                       | I ^ -> O ^  | BUFCKHHD | 0.363 | 0.264 |   1.172 |   17.417 | 
     | clk_m__L3_I10                      | I ^ -> O ^  | BUFCKHHD | 0.339 | 0.265 |   1.437 |   17.682 | 
     | mips_core/datamem/\ram_reg[167][7] | CK ^ -> Q ^ | QDFFEHD  | 0.108 | 0.288 |   1.725 |   17.970 | 
     | mips_core/datamem/U4686            | B1 ^ -> O ^ | AO22CHD  | 0.786 | 0.425 |   2.150 |   18.395 | 
     | mips_core/datamem/FE_PHC3025_n3261 | I ^ -> O ^  | DELDKHD  | 0.147 | 1.572 |   3.722 |   19.967 | 
     | mips_core/datamem/\ram_reg[167][7] | D ^         | QDFFEHD  | 0.147 | 0.002 |   3.724 |   19.969 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.245 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.580 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.337 | 
     | clk_m__L2_I1                       | I ^ -> O ^ | BUFCKHHD | 0.363 | 0.264 |   1.172 |  -15.073 | 
     | clk_m__L3_I10                      | I ^ -> O ^ | BUFCKHHD | 0.339 | 0.265 |   1.437 |  -14.808 | 
     | mips_core/datamem/\ram_reg[167][7] | CK ^       | QDFFEHD  | 0.339 | 0.001 |   1.438 |  -14.807 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin mips_core/datamem/\ram_reg[146][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[146][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[146][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.455
- Setup                         0.122
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.983
- Arrival Time                  3.736
= Slack Time                   16.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.247 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.912 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.264 | 0.243 |   0.908 |   17.155 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.382 | 0.273 |   1.181 |   17.428 | 
     | clk_m__L3_I94                       | I ^ -> O ^  | BUFCKHHD | 0.352 | 0.273 |   1.454 |   17.702 | 
     | mips_core/datamem/\ram_reg[146][11] | CK ^ -> Q ^ | QDFFEHD  | 0.091 | 0.281 |   1.735 |   17.983 | 
     | mips_core/datamem/U4354             | B1 ^ -> O ^ | AO22CHD  | 0.768 | 0.413 |   2.149 |   18.396 | 
     | mips_core/datamem/FE_PHC2367_n2929  | I ^ -> O ^  | DELDKHD  | 0.180 | 1.586 |   3.734 |   19.982 | 
     | mips_core/datamem/\ram_reg[146][11] | D ^         | QDFFEHD  | 0.180 | 0.001 |   3.736 |   19.983 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.247 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.583 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.264 | 0.243 |   0.908 |  -15.340 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.382 | 0.273 |   1.181 |  -15.067 | 
     | clk_m__L3_I94                       | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.273 |   1.454 |  -14.793 | 
     | mips_core/datamem/\ram_reg[146][11] | CK ^       | QDFFEHD  | 0.352 | 0.001 |   1.455 |  -14.792 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin mips_core/datamem/\ram_reg[225][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[225][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[225][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.449
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.981
- Arrival Time                  3.734
= Slack Time                   16.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.247 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.912 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.221 | 0.228 |   0.893 |   17.140 | 
     | clk_m__L2_I4                       | I ^ -> O ^  | BUFCKHHD | 0.379 | 0.263 |   1.156 |   17.403 | 
     | clk_m__L3_I48                      | I ^ -> O ^  | BUFCKGHD | 0.393 | 0.294 |   1.449 |   17.697 | 
     | mips_core/datamem/\ram_reg[225][2] | CK ^ -> Q ^ | QDFFEHD  | 0.093 | 0.284 |   1.733 |   17.981 | 
     | mips_core/datamem/U5609            | B1 ^ -> O ^ | AO22CHD  | 0.788 | 0.423 |   2.156 |   18.403 | 
     | mips_core/datamem/FE_PHC1760_n4184 | I ^ -> O ^  | DELDKHD  | 0.154 | 1.576 |   3.732 |   19.979 | 
     | mips_core/datamem/\ram_reg[225][2] | D ^         | QDFFEHD  | 0.154 | 0.002 |   3.734 |   19.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.247 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.583 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -15.355 | 
     | clk_m__L2_I4                       | I ^ -> O ^ | BUFCKHHD | 0.379 | 0.263 |   1.156 |  -15.092 | 
     | clk_m__L3_I48                      | I ^ -> O ^ | BUFCKGHD | 0.393 | 0.294 |   1.449 |  -14.798 | 
     | mips_core/datamem/\ram_reg[225][2] | CK ^       | QDFFEHD  | 0.393 | 0.000 |   1.449 |  -14.798 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin mips_core/datamem/\ram_reg[4][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[4][2] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[4][2] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.431
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.962
- Arrival Time                  3.713
= Slack Time                   16.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   16.250 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.914 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.145 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.154 |   17.403 | 
     | clk_m__L3_I130                    | I ^ -> O ^  | BUFCKHHD | 0.363 | 0.276 |   1.430 |   17.680 | 
     | mips_core/datamem/\ram_reg[4][2]  | CK ^ -> Q ^ | QDFFEHD  | 0.090 | 0.281 |   1.712 |   17.961 | 
     | mips_core/datamem/U2073           | B1 ^ -> O ^ | AO22CHD  | 0.792 | 0.424 |   2.135 |   18.385 | 
     | mips_core/datamem/FE_PHC2003_n648 | I ^ -> O ^  | DELDKHD  | 0.152 | 1.575 |   3.711 |   19.960 | 
     | mips_core/datamem/\ram_reg[4][2]  | D ^         | QDFFEHD  | 0.152 | 0.002 |   3.713 |   19.962 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | clk ^      |          | 0.000 |       |   0.000 |  -16.250 | 
     | in1                              | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.585 | 
     | clk_m__L1_I4                     | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.355 | 
     | clk_m__L2_I13                    | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.153 |  -15.096 | 
     | clk_m__L3_I130                   | I ^ -> O ^ | BUFCKHHD | 0.363 | 0.276 |   1.430 |  -14.820 | 
     | mips_core/datamem/\ram_reg[4][2] | CK ^       | QDFFEHD  | 0.363 | 0.001 |   1.431 |  -14.819 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin mips_core/datamem/\ram_reg[124][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[124][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[124][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.453
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.985
- Arrival Time                  3.734
= Slack Time                   16.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.251 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.915 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.265 | 0.246 |   0.911 |   17.161 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.371 | 0.269 |   1.179 |   17.430 | 
     | clk_m__L3_I83                      | I ^ -> O ^  | BUFCKHHD | 0.353 | 0.273 |   1.452 |   17.703 | 
     | mips_core/datamem/\ram_reg[124][3] | CK ^ -> Q ^ | QDFFEHD  | 0.101 | 0.286 |   1.738 |   17.989 | 
     | mips_core/datamem/U3994            | B1 ^ -> O ^ | AO22CHD  | 0.786 | 0.424 |   2.162 |   18.413 | 
     | mips_core/datamem/FE_PHC2332_n2569 | I ^ -> O ^  | DELDKHD  | 0.146 | 1.570 |   3.732 |   19.983 | 
     | mips_core/datamem/\ram_reg[124][3] | D ^         | QDFFEHD  | 0.146 | 0.002 |   3.734 |   19.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.251 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.586 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.265 | 0.246 |   0.911 |  -15.340 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.371 | 0.269 |   1.179 |  -15.071 | 
     | clk_m__L3_I83                      | I ^ -> O ^ | BUFCKHHD | 0.353 | 0.273 |   1.452 |  -14.798 | 
     | mips_core/datamem/\ram_reg[124][3] | CK ^       | QDFFEHD  | 0.353 | 0.000 |   1.453 |  -14.798 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin mips_core/datamem/\ram_reg[167][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[167][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[167][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.437
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.966
- Arrival Time                  3.715
= Slack Time                   16.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.251 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.915 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.159 | 
     | clk_m__L2_I1                        | I ^ -> O ^  | BUFCKHHD | 0.363 | 0.264 |   1.172 |   17.423 | 
     | clk_m__L3_I12                       | I ^ -> O ^  | BUFCKHHD | 0.336 | 0.265 |   1.436 |   17.687 | 
     | mips_core/datamem/\ram_reg[167][10] | CK ^ -> Q ^ | QDFFEHD  | 0.100 | 0.283 |   1.720 |   17.971 | 
     | mips_core/datamem/U4689             | B1 ^ -> O ^ | AO22CHD  | 0.773 | 0.418 |   2.137 |   18.388 | 
     | mips_core/datamem/FE_PHC1195_n3264  | I ^ -> O ^  | DELDKHD  | 0.162 | 1.577 |   3.715 |   19.965 | 
     | mips_core/datamem/\ram_reg[167][10] | D ^         | QDFFEHD  | 0.162 | 0.001 |   3.715 |   19.966 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.251 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.586 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.343 | 
     | clk_m__L2_I1                        | I ^ -> O ^ | BUFCKHHD | 0.363 | 0.264 |   1.172 |  -15.079 | 
     | clk_m__L3_I12                       | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.265 |   1.436 |  -14.814 | 
     | mips_core/datamem/\ram_reg[167][10] | CK ^       | QDFFEHD  | 0.336 | 0.000 |   1.437 |  -14.814 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin mips_core/datamem/\ram_reg[82][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[82][4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[82][4] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.440
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.973
- Arrival Time                  3.721
= Slack Time                   16.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.252 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.917 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.244 | 0.225 |   0.889 |   17.141 | 
     | clk_m__L2_I16                      | I ^ -> O ^  | BUFCKHHD | 0.354 | 0.258 |   1.147 |   17.399 | 
     | clk_m__L3_I164                     | I ^ -> O ^  | BUFCKGHD | 0.396 | 0.292 |   1.439 |   17.691 | 
     | mips_core/datamem/\ram_reg[82][4]  | CK ^ -> Q ^ | QDFFEHD  | 0.105 | 0.291 |   1.730 |   17.982 | 
     | mips_core/datamem/U3323            | B1 ^ -> O ^ | AO22CHD  | 0.775 | 0.420 |   2.150 |   18.402 | 
     | mips_core/datamem/FE_PHC2423_n1898 | I ^ -> O ^  | DELDKHD  | 0.147 | 1.570 |   3.720 |   19.972 | 
     | mips_core/datamem/\ram_reg[82][4]  | D ^         | QDFFEHD  | 0.147 | 0.001 |   3.721 |   19.973 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.252 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.587 | 
     | clk_m__L1_I5                      | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -15.363 | 
     | clk_m__L2_I16                     | I ^ -> O ^ | BUFCKHHD | 0.354 | 0.258 |   1.147 |  -15.105 | 
     | clk_m__L3_I164                    | I ^ -> O ^ | BUFCKGHD | 0.396 | 0.292 |   1.439 |  -14.813 | 
     | mips_core/datamem/\ram_reg[82][4] | CK ^       | QDFFEHD  | 0.396 | 0.000 |   1.440 |  -14.812 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin mips_core/datamem/\ram_reg[166][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[166][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[166][8] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.955
- Arrival Time                  3.702
= Slack Time                   16.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.253 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.918 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.161 | 
     | clk_m__L2_I2                       | I ^ -> O ^  | BUFCKHHD | 0.347 | 0.257 |   1.165 |   17.418 | 
     | clk_m__L3_I26                      | I ^ -> O ^  | BUFCKHHD | 0.328 | 0.259 |   1.424 |   17.677 | 
     | mips_core/datamem/\ram_reg[166][8] | CK ^ -> Q ^ | QDFFEHD  | 0.090 | 0.277 |   1.702 |   17.955 | 
     | mips_core/datamem/U4671            | B1 ^ -> O ^ | AO22CHD  | 0.790 | 0.423 |   2.125 |   18.378 | 
     | mips_core/datamem/FE_PHC573_n3246  | I ^ -> O ^  | DELDKHD  | 0.155 | 1.576 |   3.701 |   19.954 | 
     | mips_core/datamem/\ram_reg[166][8] | D ^         | QDFFEHD  | 0.155 | 0.001 |   3.702 |   19.955 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.253 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.588 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.345 | 
     | clk_m__L2_I2                       | I ^ -> O ^ | BUFCKHHD | 0.347 | 0.257 |   1.165 |  -15.088 | 
     | clk_m__L3_I26                      | I ^ -> O ^ | BUFCKHHD | 0.328 | 0.259 |   1.424 |  -14.829 | 
     | mips_core/datamem/\ram_reg[166][8] | CK ^       | QDFFEHD  | 0.328 | 0.000 |   1.425 |  -14.828 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin mips_core/datamem/\ram_reg[23][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[23][6] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[23][6] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.456
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.989
- Arrival Time                  3.736
= Slack Time                   16.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |   16.253 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.918 | 
     | clk_m__L1_I4                      | I ^ -> O ^  | BUFCKGHD | 0.231 | 0.230 |   0.895 |   17.148 | 
     | clk_m__L2_I13                     | I ^ -> O ^  | BUFCKHHD | 0.365 | 0.259 |   1.154 |   17.407 | 
     | clk_m__L3_I134                    | I ^ -> O ^  | BUFCKGHD | 0.414 | 0.302 |   1.455 |   17.709 | 
     | mips_core/datamem/\ram_reg[23][6] | CK ^ -> Q ^ | QDFFEHD  | 0.103 | 0.291 |   1.747 |   18.000 | 
     | mips_core/datamem/U2381           | B1 ^ -> O ^ | AO22CHD  | 0.766 | 0.415 |   2.162 |   18.415 | 
     | mips_core/datamem/FE_PHC2068_n956 | I ^ -> O ^  | DELDKHD  | 0.152 | 1.572 |   3.734 |   19.987 | 
     | mips_core/datamem/\ram_reg[23][6] | D ^         | QDFFEHD  | 0.152 | 0.002 |   3.736 |   19.989 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |  -16.253 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.589 | 
     | clk_m__L1_I4                      | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -15.358 | 
     | clk_m__L2_I13                     | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.259 |   1.154 |  -15.100 | 
     | clk_m__L3_I134                    | I ^ -> O ^ | BUFCKGHD | 0.414 | 0.302 |   1.455 |  -14.798 | 
     | mips_core/datamem/\ram_reg[23][6] | CK ^       | QDFFEHD  | 0.414 | 0.001 |   1.456 |  -14.797 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin mips_core/datamem/\ram_reg[154][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[154][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[154][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.448
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.979
- Arrival Time                  3.725
= Slack Time                   16.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.254 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.918 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.264 | 0.243 |   0.908 |   17.161 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.382 | 0.273 |   1.181 |   17.434 | 
     | clk_m__L3_I89                       | I ^ -> O ^  | BUFCKHHD | 0.336 | 0.266 |   1.447 |   17.701 | 
     | mips_core/datamem/\ram_reg[154][15] | CK ^ -> Q ^ | QDFFEHD  | 0.091 | 0.279 |   1.726 |   17.980 | 
     | mips_core/datamem/U4486             | B1 ^ -> O ^ | AO22CHD  | 0.791 | 0.424 |   2.150 |   18.404 | 
     | mips_core/datamem/FE_PHC706_n3061   | I ^ -> O ^  | DELDKHD  | 0.152 | 1.574 |   3.724 |   19.978 | 
     | mips_core/datamem/\ram_reg[154][15] | D ^         | QDFFEHD  | 0.152 | 0.001 |   3.725 |   19.979 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.254 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.589 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.264 | 0.243 |   0.908 |  -15.346 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.382 | 0.273 |   1.181 |  -15.073 | 
     | clk_m__L3_I89                       | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.266 |   1.447 |  -14.806 | 
     | mips_core/datamem/\ram_reg[154][15] | CK ^       | QDFFEHD  | 0.336 | 0.001 |   1.448 |  -14.806 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin mips_core/datamem/\ram_reg[233][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[233][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[233][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.445
- Setup                         0.118
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.977
- Arrival Time                  3.723
= Slack Time                   16.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.254 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.918 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.162 | 
     | clk_m__L2_I1                        | I ^ -> O ^  | BUFCKHHD | 0.363 | 0.264 |   1.172 |   17.426 | 
     | clk_m__L3_I17                       | I ^ -> O ^  | BUFCKHHD | 0.352 | 0.272 |   1.444 |   17.697 | 
     | mips_core/datamem/\ram_reg[233][11] | CK ^ -> Q ^ | QDFFEHD  | 0.101 | 0.286 |   1.730 |   17.983 | 
     | mips_core/datamem/U5746             | B1 ^ -> O ^ | AO22CHD  | 0.786 | 0.423 |   2.153 |   18.407 | 
     | mips_core/datamem/FE_PHC2148_n4321  | I ^ -> O ^  | DELDKHD  | 0.143 | 1.568 |   3.722 |   19.975 | 
     | mips_core/datamem/\ram_reg[233][11] | D ^         | QDFFEHD  | 0.143 | 0.002 |   3.723 |   19.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.254 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.589 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.346 | 
     | clk_m__L2_I1                        | I ^ -> O ^ | BUFCKHHD | 0.363 | 0.264 |   1.172 |  -15.082 | 
     | clk_m__L3_I17                       | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.444 |  -14.810 | 
     | mips_core/datamem/\ram_reg[233][11] | CK ^       | QDFFEHD  | 0.352 | 0.001 |   1.445 |  -14.809 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin mips_core/\pc_current_reg[9] /CK 
Endpoint:   mips_core/\pc_current_reg[9] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.427
- Setup                         0.148
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  3.675
= Slack Time                   16.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.254 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.918 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   17.147 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   17.404 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   17.699 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   18.323 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   18.520 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.428 |   18.681 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.842 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   19.005 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   19.204 | 
     | mips_core/U126               | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   19.363 | 
     | mips_core/U124               | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   19.522 | 
     | mips_core/U123               | I2 ^ -> O v | XOR2CHD   | 0.132 | 0.217 |   3.486 |   19.739 | 
     | mips_core/U95                | A2 v -> O ^ | AOI22BHD  | 0.174 | 0.133 |   3.619 |   19.872 | 
     | mips_core/U93                | I1 ^ -> O v | ND2DHD    | 0.073 | 0.056 |   3.675 |   19.929 | 
     | mips_core/\pc_current_reg[9] | D v         | QDFFRBEHD | 0.073 | 0.000 |   3.675 |   19.929 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.254 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -15.589 | 
     | clk_m__L1_I4                 | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -15.359 | 
     | clk_m__L2_I12                | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -15.100 | 
     | clk_m__L3_I126               | I ^ -> O ^ | BUFCKHHD  | 0.352 | 0.272 |   1.426 |  -14.828 | 
     | mips_core/\pc_current_reg[9] | CK ^       | QDFFRBEHD | 0.352 | 0.001 |   1.427 |  -14.827 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin mips_core/datamem/\ram_reg[221][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[221][9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[221][9] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.448
- Setup                         0.119
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.979
- Arrival Time                  3.725
= Slack Time                   16.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |   16.255 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.919 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.265 | 0.246 |   0.911 |   17.165 | 
     | clk_m__L2_I7                       | I ^ -> O ^  | BUFCKHHD | 0.366 | 0.266 |   1.177 |   17.431 | 
     | clk_m__L3_I74                      | I ^ -> O ^  | BUFCKHHD | 0.350 | 0.271 |   1.448 |   17.702 | 
     | mips_core/datamem/\ram_reg[221][9] | CK ^ -> Q ^ | QDFFEHD  | 0.090 | 0.280 |   1.728 |   17.982 | 
     | mips_core/datamem/U5552            | B1 ^ -> O ^ | AO22CHD  | 0.784 | 0.420 |   2.148 |   18.402 | 
     | mips_core/datamem/FE_PHC1258_n4127 | I ^ -> O ^  | DELDKHD  | 0.155 | 1.575 |   3.723 |   19.977 | 
     | mips_core/datamem/\ram_reg[221][9] | D ^         | QDFFEHD  | 0.155 | 0.001 |   3.725 |   19.979 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |  -16.254 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.590 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.265 | 0.246 |   0.911 |  -15.344 | 
     | clk_m__L2_I7                       | I ^ -> O ^ | BUFCKHHD | 0.366 | 0.266 |   1.177 |  -15.078 | 
     | clk_m__L3_I74                      | I ^ -> O ^ | BUFCKHHD | 0.350 | 0.271 |   1.448 |  -14.807 | 
     | mips_core/datamem/\ram_reg[221][9] | CK ^       | QDFFEHD  | 0.350 | 0.001 |   1.448 |  -14.806 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin mips_core/datamem/\ram_reg[166][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[166][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[166][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.120
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.955
- Arrival Time                  3.698
= Slack Time                   16.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |   16.257 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.318 | 0.665 |   0.665 |   16.922 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.259 | 0.243 |   0.908 |   17.165 | 
     | clk_m__L2_I2                        | I ^ -> O ^  | BUFCKHHD | 0.347 | 0.257 |   1.165 |   17.422 | 
     | clk_m__L3_I26                       | I ^ -> O ^  | BUFCKHHD | 0.328 | 0.259 |   1.424 |   17.681 | 
     | mips_core/datamem/\ram_reg[166][11] | CK ^ -> Q ^ | QDFFEHD  | 0.097 | 0.281 |   1.705 |   17.962 | 
     | mips_core/datamem/U4674             | B1 ^ -> O ^ | AO22CHD  | 0.771 | 0.416 |   2.121 |   18.378 | 
     | mips_core/datamem/FE_PHC1704_n3249  | I ^ -> O ^  | DELDKHD  | 0.158 | 1.575 |   3.696 |   19.953 | 
     | mips_core/datamem/\ram_reg[166][11] | D ^         | QDFFEHD  | 0.158 | 0.002 |   3.698 |   19.955 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |  -16.257 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -15.592 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.259 | 0.243 |   0.908 |  -15.349 | 
     | clk_m__L2_I2                        | I ^ -> O ^ | BUFCKHHD | 0.347 | 0.257 |   1.165 |  -15.092 | 
     | clk_m__L3_I26                       | I ^ -> O ^ | BUFCKHHD | 0.328 | 0.259 |   1.424 |  -14.833 | 
     | mips_core/datamem/\ram_reg[166][11] | CK ^       | QDFFEHD  | 0.328 | 0.000 |   1.425 |  -14.832 | 
     +--------------------------------------------------------------------------------------------------+ 

