{
  "module_name": "bcma_driver_pci.h",
  "hash_id": "c460a90a835ed532794383115743735d435f6e1a96eabde045c25234d9c7d58b",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/bcma/bcma_driver_pci.h",
  "human_readable_source": " \n#ifndef LINUX_BCMA_DRIVER_PCI_H_\n#define LINUX_BCMA_DRIVER_PCI_H_\n\n#include <linux/types.h>\n\nstruct pci_dev;\n\n \n#define BCMA_CORE_PCI_CTL\t\t\t0x0000\t \n#define  BCMA_CORE_PCI_CTL_RST_OE\t\t0x00000001  \n#define  BCMA_CORE_PCI_CTL_RST\t\t\t0x00000002  \n#define  BCMA_CORE_PCI_CTL_CLK_OE\t\t0x00000004  \n#define  BCMA_CORE_PCI_CTL_CLK\t\t\t0x00000008  \n#define BCMA_CORE_PCI_ARBCTL\t\t\t0x0010\t \n#define  BCMA_CORE_PCI_ARBCTL_INTERN\t\t0x00000001  \n#define  BCMA_CORE_PCI_ARBCTL_EXTERN\t\t0x00000002  \n#define  BCMA_CORE_PCI_ARBCTL_PARKID\t\t0x00000006  \n#define   BCMA_CORE_PCI_ARBCTL_PARKID_LAST\t0x00000000  \n#define   BCMA_CORE_PCI_ARBCTL_PARKID_4710\t0x00000002  \n#define   BCMA_CORE_PCI_ARBCTL_PARKID_EXT0\t0x00000004  \n#define   BCMA_CORE_PCI_ARBCTL_PARKID_EXT1\t0x00000006  \n#define BCMA_CORE_PCI_ISTAT\t\t\t0x0020\t \n#define  BCMA_CORE_PCI_ISTAT_INTA\t\t0x00000001  \n#define  BCMA_CORE_PCI_ISTAT_INTB\t\t0x00000002  \n#define  BCMA_CORE_PCI_ISTAT_SERR\t\t0x00000004  \n#define  BCMA_CORE_PCI_ISTAT_PERR\t\t0x00000008  \n#define  BCMA_CORE_PCI_ISTAT_PME\t\t0x00000010  \n#define BCMA_CORE_PCI_IMASK\t\t\t0x0024\t \n#define  BCMA_CORE_PCI_IMASK_INTA\t\t0x00000001  \n#define  BCMA_CORE_PCI_IMASK_INTB\t\t0x00000002  \n#define  BCMA_CORE_PCI_IMASK_SERR\t\t0x00000004  \n#define  BCMA_CORE_PCI_IMASK_PERR\t\t0x00000008  \n#define  BCMA_CORE_PCI_IMASK_PME\t\t0x00000010  \n#define BCMA_CORE_PCI_MBOX\t\t\t0x0028\t \n#define  BCMA_CORE_PCI_MBOX_F0_0\t\t0x00000100  \n#define  BCMA_CORE_PCI_MBOX_F0_1\t\t0x00000200  \n#define  BCMA_CORE_PCI_MBOX_F1_0\t\t0x00000400  \n#define  BCMA_CORE_PCI_MBOX_F1_1\t\t0x00000800  \n#define  BCMA_CORE_PCI_MBOX_F2_0\t\t0x00001000  \n#define  BCMA_CORE_PCI_MBOX_F2_1\t\t0x00002000  \n#define  BCMA_CORE_PCI_MBOX_F3_0\t\t0x00004000  \n#define  BCMA_CORE_PCI_MBOX_F3_1\t\t0x00008000  \n#define BCMA_CORE_PCI_BCAST_ADDR\t\t0x0050\t \n#define  BCMA_CORE_PCI_BCAST_ADDR_MASK\t\t0x000000FF\n#define BCMA_CORE_PCI_BCAST_DATA\t\t0x0054\t \n#define BCMA_CORE_PCI_GPIO_IN\t\t\t0x0060\t \n#define BCMA_CORE_PCI_GPIO_OUT\t\t\t0x0064\t \n#define BCMA_CORE_PCI_GPIO_ENABLE\t\t0x0068\t \n#define BCMA_CORE_PCI_GPIO_CTL\t\t\t0x006C\t \n#define BCMA_CORE_PCI_SBTOPCI0\t\t\t0x0100\t \n#define  BCMA_CORE_PCI_SBTOPCI0_MASK\t\t0xFC000000\n#define BCMA_CORE_PCI_SBTOPCI1\t\t\t0x0104\t \n#define  BCMA_CORE_PCI_SBTOPCI1_MASK\t\t0xFC000000\n#define BCMA_CORE_PCI_SBTOPCI2\t\t\t0x0108\t \n#define  BCMA_CORE_PCI_SBTOPCI2_MASK\t\t0xC0000000\n#define BCMA_CORE_PCI_CONFIG_ADDR\t\t0x0120\t \n#define BCMA_CORE_PCI_CONFIG_DATA\t\t0x0124\t \n#define BCMA_CORE_PCI_MDIO_CONTROL\t\t0x0128\t \n#define  BCMA_CORE_PCI_MDIOCTL_DIVISOR_MASK\t0x7f\t \n#define  BCMA_CORE_PCI_MDIOCTL_DIVISOR_VAL\t0x2\n#define  BCMA_CORE_PCI_MDIOCTL_PREAM_EN\t\t0x80\t \n#define  BCMA_CORE_PCI_MDIOCTL_ACCESS_DONE\t0x100\t \n#define BCMA_CORE_PCI_MDIO_DATA\t\t\t0x012c\t \n#define  BCMA_CORE_PCI_MDIODATA_MASK\t\t0x0000ffff  \n#define  BCMA_CORE_PCI_MDIODATA_TA\t\t0x00020000  \n#define  BCMA_CORE_PCI_MDIODATA_REGADDR_SHF_OLD\t18\t \n#define  BCMA_CORE_PCI_MDIODATA_REGADDR_MASK_OLD\t0x003c0000  \n#define  BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF_OLD\t22\t \n#define  BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK_OLD\t0x0fc00000  \n#define  BCMA_CORE_PCI_MDIODATA_REGADDR_SHF\t18\t \n#define  BCMA_CORE_PCI_MDIODATA_REGADDR_MASK\t0x007c0000  \n#define  BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF\t23\t \n#define  BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK\t0x0f800000  \n#define  BCMA_CORE_PCI_MDIODATA_WRITE\t\t0x10000000  \n#define  BCMA_CORE_PCI_MDIODATA_READ\t\t0x20000000  \n#define  BCMA_CORE_PCI_MDIODATA_START\t\t0x40000000  \n#define  BCMA_CORE_PCI_MDIODATA_DEV_ADDR\t0x0\t \n#define  BCMA_CORE_PCI_MDIODATA_BLK_ADDR\t0x1F\t \n#define  BCMA_CORE_PCI_MDIODATA_DEV_PLL\t\t0x1d\t \n#define  BCMA_CORE_PCI_MDIODATA_DEV_TX\t\t0x1e\t \n#define  BCMA_CORE_PCI_MDIODATA_DEV_RX\t\t0x1f\t \n#define BCMA_CORE_PCI_PCIEIND_ADDR\t\t0x0130\t \n#define BCMA_CORE_PCI_PCIEIND_DATA\t\t0x0134\t \n#define BCMA_CORE_PCI_CLKREQENCTRL\t\t0x0138\t \n#define BCMA_CORE_PCI_PCICFG0\t\t\t0x0400\t \n#define BCMA_CORE_PCI_PCICFG1\t\t\t0x0500\t \n#define BCMA_CORE_PCI_PCICFG2\t\t\t0x0600\t \n#define BCMA_CORE_PCI_PCICFG3\t\t\t0x0700\t \n#define BCMA_CORE_PCI_SPROM(wordoffset)\t\t(0x0800 + ((wordoffset) * 2))  \n#define  BCMA_CORE_PCI_SPROM_PI_OFFSET\t\t0\t \n#define   BCMA_CORE_PCI_SPROM_PI_MASK\t\t0xf000\t \n#define   BCMA_CORE_PCI_SPROM_PI_SHIFT\t\t12\t \n#define  BCMA_CORE_PCI_SPROM_MISC_CONFIG\t5\t \n#define   BCMA_CORE_PCI_SPROM_L23READY_EXIT_NOPERST\t0x8000\t \n#define   BCMA_CORE_PCI_SPROM_CLKREQ_OFFSET_REV5\t20\t \n#define   BCMA_CORE_PCI_SPROM_CLKREQ_ENB\t0x0800\t \n\n \n#define BCMA_CORE_PCI_SBTOPCI_MEM\t\t0x00000000\n#define BCMA_CORE_PCI_SBTOPCI_IO\t\t0x00000001\n#define BCMA_CORE_PCI_SBTOPCI_CFG0\t\t0x00000002\n#define BCMA_CORE_PCI_SBTOPCI_CFG1\t\t0x00000003\n#define BCMA_CORE_PCI_SBTOPCI_PREF\t\t0x00000004  \n#define BCMA_CORE_PCI_SBTOPCI_BURST\t\t0x00000008  \n#define BCMA_CORE_PCI_SBTOPCI_MRM\t\t0x00000020  \n#define BCMA_CORE_PCI_SBTOPCI_RC\t\t0x00000030  \n#define  BCMA_CORE_PCI_SBTOPCI_RC_READ\t\t0x00000000  \n#define  BCMA_CORE_PCI_SBTOPCI_RC_READL\t\t0x00000010  \n#define  BCMA_CORE_PCI_SBTOPCI_RC_READM\t\t0x00000020  \n\n \n#define BCMA_CORE_PCI_PLP_MODEREG\t\t0x200\t \n#define BCMA_CORE_PCI_PLP_STATUSREG\t\t0x204\t \n#define  BCMA_CORE_PCI_PLP_POLARITYINV_STAT\t0x10\t \n#define BCMA_CORE_PCI_PLP_LTSSMCTRLREG\t\t0x208\t \n#define BCMA_CORE_PCI_PLP_LTLINKNUMREG\t\t0x20c\t \n#define BCMA_CORE_PCI_PLP_LTLANENUMREG\t\t0x210\t \n#define BCMA_CORE_PCI_PLP_LTNFTSREG\t\t0x214\t \n#define BCMA_CORE_PCI_PLP_ATTNREG\t\t0x218\t \n#define BCMA_CORE_PCI_PLP_ATTNMASKREG\t\t0x21C\t \n#define BCMA_CORE_PCI_PLP_RXERRCTR\t\t0x220\t \n#define BCMA_CORE_PCI_PLP_RXFRMERRCTR\t\t0x224\t \n#define BCMA_CORE_PCI_PLP_RXERRTHRESHREG\t0x228\t \n#define BCMA_CORE_PCI_PLP_TESTCTRLREG\t\t0x22C\t \n#define BCMA_CORE_PCI_PLP_SERDESCTRLOVRDREG\t0x230\t \n#define BCMA_CORE_PCI_PLP_TIMINGOVRDREG\t\t0x234\t \n#define BCMA_CORE_PCI_PLP_RXTXSMDIAGREG\t\t0x238\t \n#define BCMA_CORE_PCI_PLP_LTSSMDIAGREG\t\t0x23C\t \n\n \n#define BCMA_CORE_PCI_DLLP_LCREG\t\t0x100\t \n#define BCMA_CORE_PCI_DLLP_LSREG\t\t0x104\t \n#define BCMA_CORE_PCI_DLLP_LAREG\t\t0x108\t \n#define  BCMA_CORE_PCI_DLLP_LSREG_LINKUP\t(1 << 16)\n#define BCMA_CORE_PCI_DLLP_LAMASKREG\t\t0x10C\t \n#define BCMA_CORE_PCI_DLLP_NEXTTXSEQNUMREG\t0x110\t \n#define BCMA_CORE_PCI_DLLP_ACKEDTXSEQNUMREG\t0x114\t \n#define BCMA_CORE_PCI_DLLP_PURGEDTXSEQNUMREG\t0x118\t \n#define BCMA_CORE_PCI_DLLP_RXSEQNUMREG\t\t0x11C\t \n#define BCMA_CORE_PCI_DLLP_LRREG\t\t0x120\t \n#define BCMA_CORE_PCI_DLLP_LACKTOREG\t\t0x124\t \n#define BCMA_CORE_PCI_DLLP_PMTHRESHREG\t\t0x128\t \n#define  BCMA_CORE_PCI_ASPMTIMER_EXTEND\t\t0x01000000  \n#define BCMA_CORE_PCI_DLLP_RTRYWPREG\t\t0x12C\t \n#define BCMA_CORE_PCI_DLLP_RTRYRPREG\t\t0x130\t \n#define BCMA_CORE_PCI_DLLP_RTRYPPREG\t\t0x134\t \n#define BCMA_CORE_PCI_DLLP_RTRRWREG\t\t0x138\t \n#define BCMA_CORE_PCI_DLLP_ECTHRESHREG\t\t0x13C\t \n#define BCMA_CORE_PCI_DLLP_TLPERRCTRREG\t\t0x140\t \n#define BCMA_CORE_PCI_DLLP_ERRCTRREG\t\t0x144\t \n#define BCMA_CORE_PCI_DLLP_NAKRXCTRREG\t\t0x148\t \n#define BCMA_CORE_PCI_DLLP_TESTREG\t\t0x14C\t \n#define BCMA_CORE_PCI_DLLP_PKTBIST\t\t0x150\t \n#define BCMA_CORE_PCI_DLLP_PCIE11\t\t0x154\t \n\n \n#define BCMA_CORE_PCI_SERDES_RX_CTRL\t\t1\t \n#define  BCMA_CORE_PCI_SERDES_RX_CTRL_FORCE\t0x80\t \n#define  BCMA_CORE_PCI_SERDES_RX_CTRL_POLARITY\t0x40\t \n#define BCMA_CORE_PCI_SERDES_RX_TIMER1\t\t2\t \n#define BCMA_CORE_PCI_SERDES_RX_CDR\t\t6\t \n#define BCMA_CORE_PCI_SERDES_RX_CDRBW\t\t7\t \n\n \n#define BCMA_CORE_PCI_SERDES_PLL_CTRL\t\t1\t \n#define BCMA_CORE_PCI_PLL_CTRL_FREQDET_EN\t0x4000\t \n\n \n#define BCMA_CORE_PCI_BFL_NOPCI\t\t\t0x00000400  \n\n \n#define BCMA_CORE_PCI_CFG_BUS_SHIFT\t\t24\t \n#define BCMA_CORE_PCI_CFG_SLOT_SHIFT\t\t19\t \n#define BCMA_CORE_PCI_CFG_FUN_SHIFT\t\t16\t \n#define BCMA_CORE_PCI_CFG_OFF_SHIFT\t\t0\t \n\n#define BCMA_CORE_PCI_CFG_BUS_MASK\t\t0xff\t \n#define BCMA_CORE_PCI_CFG_SLOT_MASK\t\t0x1f\t \n#define BCMA_CORE_PCI_CFG_FUN_MASK\t\t7\t \n#define BCMA_CORE_PCI_CFG_OFF_MASK\t\t0xfff\t \n\n#define BCMA_CORE_PCI_CFG_DEVCTRL\t\t0xd8\n\n#define BCMA_CORE_PCI_\n\n \n#define BCMA_CORE_PCI_MDIO_IEEE0\t\t0x000\n#define BCMA_CORE_PCI_MDIO_IEEE1\t\t0x001\n#define BCMA_CORE_PCI_MDIO_BLK0\t\t\t0x800\n#define BCMA_CORE_PCI_MDIO_BLK1\t\t\t0x801\n#define  BCMA_CORE_PCI_MDIO_BLK1_MGMT0\t\t0x16\n#define  BCMA_CORE_PCI_MDIO_BLK1_MGMT1\t\t0x17\n#define  BCMA_CORE_PCI_MDIO_BLK1_MGMT2\t\t0x18\n#define  BCMA_CORE_PCI_MDIO_BLK1_MGMT3\t\t0x19\n#define  BCMA_CORE_PCI_MDIO_BLK1_MGMT4\t\t0x1A\n#define BCMA_CORE_PCI_MDIO_BLK2\t\t\t0x802\n#define BCMA_CORE_PCI_MDIO_BLK3\t\t\t0x803\n#define BCMA_CORE_PCI_MDIO_BLK4\t\t\t0x804\n#define BCMA_CORE_PCI_MDIO_TXPLL\t\t0x808\t \n#define BCMA_CORE_PCI_MDIO_TXCTRL0\t\t0x820\n#define BCMA_CORE_PCI_MDIO_SERDESID\t\t0x831\n#define BCMA_CORE_PCI_MDIO_RXCTRL0\t\t0x840\n\n \n#define BCMA_CORE_PCI_RC_CRS_VISIBILITY\t\t0x0001\n\nstruct bcma_drv_pci;\nstruct bcma_bus;\n\n#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE\nstruct bcma_drv_pci_host {\n\tstruct bcma_drv_pci *pdev;\n\n\tu32 host_cfg_addr;\n\tspinlock_t cfgspace_lock;\n\n\tstruct pci_controller pci_controller;\n\tstruct pci_ops pci_ops;\n\tstruct resource mem_resource;\n\tstruct resource io_resource;\n};\n#endif\n\nstruct bcma_drv_pci {\n\tstruct bcma_device *core;\n\tu8 early_setup_done:1;\n\tu8 setup_done:1;\n\tu8 hostmode:1;\n\n#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE\n\tstruct bcma_drv_pci_host *host_controller;\n#endif\n};\n\n \n#define pcicore_read16(pc, offset)\t\tbcma_read16((pc)->core, offset)\n#define pcicore_read32(pc, offset)\t\tbcma_read32((pc)->core, offset)\n#define pcicore_write16(pc, offset, val)\tbcma_write16((pc)->core, offset, val)\n#define pcicore_write32(pc, offset, val)\tbcma_write32((pc)->core, offset, val)\n\n#ifdef CONFIG_BCMA_DRIVER_PCI\nextern void bcma_core_pci_power_save(struct bcma_bus *bus, bool up);\n#else\nstatic inline void bcma_core_pci_power_save(struct bcma_bus *bus, bool up)\n{\n}\n#endif\n\n#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE\nextern int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev);\nextern int bcma_core_pci_plat_dev_init(struct pci_dev *dev);\n#else\nstatic inline int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev)\n{\n\treturn -ENOTSUPP;\n}\nstatic inline int bcma_core_pci_plat_dev_init(struct pci_dev *dev)\n{\n\treturn -ENOTSUPP;\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}