{
  "design": {
    "design_info": {
      "boundary_crc": "0x291821A2D972C43E",
      "device": "xc7z010clg400-1",
      "name": "design_2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "axi4_lite_register_m_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "xlconstant_0": "",
      "perceptron_0": "",
      "perceptron_1": "",
      "image_loader_module_0": "",
      "axi4_lite_layer_conn_0": ""
    },
    "interface_ports": {
      "s_axil_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_2_M02_ACLK_0",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "start_0": {
        "direction": "I"
      },
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axil_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_2_M02_ACLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axi_aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "a_tdata_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "done_0": {
        "direction": "O"
      }
    },
    "components": {
      "axi4_lite_register_m_0": {
        "vlnv": "xilinx.com:user:axi4_lite_register_module:1.0",
        "xci_name": "design_2_axi4_lite_register_m_0_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_2_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_0_0"
      },
      "perceptron_0": {
        "vlnv": "xilinx.com:user:perceptron:1.0",
        "xci_name": "design_2_perceptron_0_0"
      },
      "perceptron_1": {
        "vlnv": "xilinx.com:user:perceptron:1.0",
        "xci_name": "design_2_perceptron_0_1",
        "parameters": {
          "input_size": {
            "value": "18"
          }
        }
      },
      "image_loader_module_0": {
        "vlnv": "xilinx.com:user:image_loader_module:1.0",
        "xci_name": "design_2_image_loader_module_0_0"
      },
      "axi4_lite_layer_conn_0": {
        "vlnv": "xilinx.com:user:axi4_lite_layer_connector:1.0",
        "xci_name": "design_2_axi4_lite_layer_conn_0_0"
      }
    },
    "interface_nets": {
      "S00_AXI_0_1": {
        "interface_ports": [
          "s_axil_0",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "perceptron_1/s_axi",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi4_lite_layer_conn_0_a": {
        "interface_ports": [
          "perceptron_1/x",
          "axi4_lite_layer_conn_0/a"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "perceptron_0/s_axi",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "image_loader_module_0_x": {
        "interface_ports": [
          "perceptron_0/x",
          "image_loader_module_0/x"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "image_loader_module_0/s_axi",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi4_lite_register_m_0/s_axil",
          "axi_interconnect_0/M01_AXI"
        ]
      }
    },
    "nets": {
      "axi4_lite_register_m_0_bias_0": {
        "ports": [
          "axi4_lite_register_m_0/bias_0",
          "perceptron_0/bias"
        ]
      },
      "axi4_lite_register_m_0_control": {
        "ports": [
          "axi4_lite_register_m_0/control",
          "axi4_lite_register_m_0/status"
        ]
      },
      "start_0_1": {
        "ports": [
          "start_0",
          "perceptron_0/start",
          "perceptron_1/start",
          "image_loader_module_0/start",
          "axi4_lite_layer_conn_0/start"
        ]
      },
      "M02_ACLK_0_1": {
        "ports": [
          "aclk_0",
          "axi_interconnect_0/M02_ACLK",
          "axi4_lite_register_m_0/aclk",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M03_ACLK",
          "perceptron_0/s_axi_aclk",
          "perceptron_1/s_axi_aclk",
          "image_loader_module_0/s_axi_aclk",
          "axi4_lite_layer_conn_0/clk"
        ]
      },
      "M02_ARESETN_0_1": {
        "ports": [
          "s_axi_aresetn_0",
          "axi_interconnect_0/M02_ARESETN",
          "axi4_lite_register_m_0/aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "perceptron_0/s_axi_aresetn",
          "perceptron_1/s_axi_aresetn",
          "image_loader_module_0/s_axi_aresetn",
          "axi4_lite_layer_conn_0/resetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "perceptron_0/biasValid",
          "perceptron_1/biasValid",
          "axi4_lite_layer_conn_0/a1done",
          "axi4_lite_layer_conn_0/a2done",
          "axi4_lite_layer_conn_0/a3done",
          "axi4_lite_layer_conn_0/a4done",
          "axi4_lite_layer_conn_0/a5done",
          "axi4_lite_layer_conn_0/a6done",
          "axi4_lite_layer_conn_0/a7done",
          "axi4_lite_layer_conn_0/a8done",
          "axi4_lite_layer_conn_0/a9done",
          "axi4_lite_layer_conn_0/a10done",
          "axi4_lite_layer_conn_0/a11done",
          "axi4_lite_layer_conn_0/a12done",
          "axi4_lite_layer_conn_0/a13done",
          "axi4_lite_layer_conn_0/a14done",
          "axi4_lite_layer_conn_0/a15done",
          "axi4_lite_layer_conn_0/a16done",
          "axi4_lite_layer_conn_0/a17done"
        ]
      },
      "perceptron_0_a_tdata": {
        "ports": [
          "perceptron_0/a_tdata",
          "axi4_lite_layer_conn_0/a0"
        ]
      },
      "perceptron_0_done": {
        "ports": [
          "perceptron_0/done",
          "axi4_lite_layer_conn_0/a0done"
        ]
      },
      "axi4_lite_register_m_0_bias_1": {
        "ports": [
          "axi4_lite_register_m_0/bias_1",
          "perceptron_1/bias"
        ]
      },
      "perceptron_1_a_tdata": {
        "ports": [
          "perceptron_1/a_tdata",
          "a_tdata_0"
        ]
      },
      "perceptron_1_done": {
        "ports": [
          "perceptron_1/done",
          "done_0"
        ]
      },
      "axi4_lite_register_m_0_bias_2": {
        "ports": [
          "axi4_lite_register_m_0/bias_2",
          "axi4_lite_layer_conn_0/a1",
          "axi4_lite_layer_conn_0/a2",
          "axi4_lite_layer_conn_0/a3",
          "axi4_lite_layer_conn_0/a4",
          "axi4_lite_layer_conn_0/a5",
          "axi4_lite_layer_conn_0/a6",
          "axi4_lite_layer_conn_0/a7",
          "axi4_lite_layer_conn_0/a8",
          "axi4_lite_layer_conn_0/a9",
          "axi4_lite_layer_conn_0/a10",
          "axi4_lite_layer_conn_0/a11",
          "axi4_lite_layer_conn_0/a12",
          "axi4_lite_layer_conn_0/a13",
          "axi4_lite_layer_conn_0/a14",
          "axi4_lite_layer_conn_0/a15",
          "axi4_lite_layer_conn_0/a16",
          "axi4_lite_layer_conn_0/a17"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axil_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi4_lite_register_m_0_reg0": {
                "address_block": "/axi4_lite_register_m_0/s_axil/reg0",
                "offset": "0x00000000",
                "range": "128"
              },
              "SEG_image_loader_module_0_reg0": {
                "address_block": "/image_loader_module_0/S_AXI/reg0",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_perceptron_0_reg0": {
                "address_block": "/perceptron_0/s_axi/reg0",
                "offset": "0x80000000",
                "range": "4K"
              },
              "SEG_perceptron_1_reg0": {
                "address_block": "/perceptron_1/s_axi/reg0",
                "offset": "0x50000000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}