<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineSink.cpp source code [llvm/llvm/lib/CodeGen/MachineSink.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineSink.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineSink.cpp.html'>MachineSink.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineSink.cpp - Sinking for machine instructions -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass moves instructions into successor blocks when possible, so that</i></td></tr>
<tr><th id="10">10</th><td><i>// they aren't executed on paths where their results aren't needed.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// This pass is not intended to be a replacement or a complete alternative</i></td></tr>
<tr><th id="13">13</th><td><i>// for an LLVM-IR-level sinking pass. It is only designed to sink simple</i></td></tr>
<tr><th id="14">14</th><td><i>// constructs that are not exposed before lowering and instruction selection.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html">"llvm/CodeGen/MachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/IR/BasicBlock.h.html">"llvm/IR/BasicBlock.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"machine-sink"</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="58">58</th><td><dfn class="tu decl def" id="SplitEdges" title='SplitEdges' data-type='cl::opt&lt;bool&gt;' data-ref="SplitEdges">SplitEdges</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"machine-sink-split"</q>,</td></tr>
<tr><th id="59">59</th><td>           <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Split critical edges during machine sinking"</q>),</td></tr>
<tr><th id="60">60</th><td>           <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="63">63</th><td><dfn class="tu decl def" id="UseBlockFreqInfo" title='UseBlockFreqInfo' data-type='cl::opt&lt;bool&gt;' data-ref="UseBlockFreqInfo">UseBlockFreqInfo</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"machine-sink-bfi"</q>,</td></tr>
<tr><th id="64">64</th><td>           <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use block frequency info to find successors to sink"</q>),</td></tr>
<tr><th id="65">65</th><td>           <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SplitEdgeProbabilityThreshold" title='SplitEdgeProbabilityThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SplitEdgeProbabilityThreshold">SplitEdgeProbabilityThreshold</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="68">68</th><td>    <q>"machine-sink-split-probability-threshold"</q>,</td></tr>
<tr><th id="69">69</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a></td></tr>
<tr><th id="70">70</th><td>        <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Percentage threshold for splitting single-instruction critical edge. "</q></td></tr>
<tr><th id="71">71</th><td>        <q>"If the branch threshold is higher than this threshold, we allow "</q></td></tr>
<tr><th id="72">72</th><td>        <q>"speculative execution of up to 1 instruction to avoid branching to "</q></td></tr>
<tr><th id="73">73</th><td>        <q>"splitted critical edge"</q>),</td></tr>
<tr><th id="74">74</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>40</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSunk = {&quot;machine-sink&quot;, &quot;NumSunk&quot;, &quot;Number of machine instructions sunk&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSunk" title='NumSunk' data-ref="NumSunk">NumSunk</dfn>,      <q>"Number of machine instructions sunk"</q>);</td></tr>
<tr><th id="77">77</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSplit = {&quot;machine-sink&quot;, &quot;NumSplit&quot;, &quot;Number of critical edges split&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSplit" title='NumSplit' data-ref="NumSplit">NumSplit</dfn>,     <q>"Number of critical edges split"</q>);</td></tr>
<tr><th id="78">78</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCoalesces = {&quot;machine-sink&quot;, &quot;NumCoalesces&quot;, &quot;Number of copies coalesced&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCoalesces" title='NumCoalesces' data-ref="NumCoalesces">NumCoalesces</dfn>, <q>"Number of copies coalesced"</q>);</td></tr>
<tr><th id="79">79</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPostRACopySink = {&quot;machine-sink&quot;, &quot;NumPostRACopySink&quot;, &quot;Number of copies sunk after RA&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPostRACopySink" title='NumPostRACopySink' data-ref="NumPostRACopySink">NumPostRACopySink</dfn>, <q>"Number of copies sunk after RA"</q>);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>namespace</b> {</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="84">84</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::MachineSinking::TII">TII</dfn>;</td></tr>
<tr><th id="85">85</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::MachineSinking::TRI">TRI</dfn>;</td></tr>
<tr><th id="86">86</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>  *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</dfn>;     <i  data-doc="(anonymousnamespace)::MachineSinking::MRI">// Machine register information</i></td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</dfn>;      <i  data-doc="(anonymousnamespace)::MachineSinking::DT">// Machine dominator tree</i></td></tr>
<tr><th id="88">88</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-type='llvm::MachinePostDominatorTree *' data-ref="(anonymousnamespace)::MachineSinking::PDT">PDT</dfn>; <i  data-doc="(anonymousnamespace)::MachineSinking::PDT">// Machine post dominator tree</i></td></tr>
<tr><th id="89">89</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</dfn>;</td></tr>
<tr><th id="90">90</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-type='const llvm::MachineBlockFrequencyInfo *' data-ref="(anonymousnamespace)::MachineSinking::MBFI">MBFI</dfn>;</td></tr>
<tr><th id="91">91</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="(anonymousnamespace)::MachineSinking::MBPI">MBPI</dfn>;</td></tr>
<tr><th id="92">92</th><td>    <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::MachineSinking::AA">AA</dfn>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <i  data-doc="(anonymousnamespace)::MachineSinking::CEBCandidates">// Remember which edges have been considered for breaking.</i></td></tr>
<tr><th id="95">95</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt;, <var>8</var>&gt;</td></tr>
<tr><th id="96">96</th><td>    <dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-type='SmallSet&lt;std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt;, 8&gt;' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates">CEBCandidates</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <i  data-doc="(anonymousnamespace)::MachineSinking::ToSplit">// Remember which edges we are about to split.</i></td></tr>
<tr><th id="98">98</th><td><i  data-doc="(anonymousnamespace)::MachineSinking::ToSplit">    // This is different from CEBCandidates since those edges</i></td></tr>
<tr><th id="99">99</th><td><i  data-doc="(anonymousnamespace)::MachineSinking::ToSplit">    // will be split.</i></td></tr>
<tr><th id="100">100</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-type='SetVector&lt;std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::ToSplit">ToSplit</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-type='SparseBitVector&lt;&gt;' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags">RegsToClearKillFlags</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</dfn> =</td></tr>
<tr><th id="105">105</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt;&gt;;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>public</b>:</td></tr>
<tr><th id="108">108</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::MachineSinking::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::MachineSinking::ID">// Pass identification</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinkingC1Ev" title='(anonymous namespace)::MachineSinking::MachineSinking' data-type='void (anonymous namespace)::MachineSinking::MachineSinking()' data-ref="_ZN12_GLOBAL__N_114MachineSinkingC1Ev">MachineSinking</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-use='a' data-ref="(anonymousnamespace)::MachineSinking::ID">ID</a>) {</td></tr>
<tr><th id="111">111</th><td>      <a class="ref" href="#190" title='llvm::initializeMachineSinkingPass' data-ref="_ZN4llvm28initializeMachineSinkingPassERNS_12PassRegistryE">initializeMachineSinkingPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="112">112</th><td>    }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114MachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineSinking::getAnalysisUsage' data-type='void (anonymous namespace)::MachineSinking::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="117">117</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="118">118</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="119">119</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="120">120</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="121">121</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="122">122</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="123">123</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="124">124</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="125">125</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="126">126</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="127">127</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseBlockFreqInfo" title='UseBlockFreqInfo' data-use='m' data-ref="UseBlockFreqInfo">UseBlockFreqInfo</a>)</td></tr>
<tr><th id="128">128</th><td>        <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="129">129</th><td>    }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking13releaseMemoryEv" title='(anonymous namespace)::MachineSinking::releaseMemory' data-type='void (anonymous namespace)::MachineSinking::releaseMemory()' data-ref="_ZN12_GLOBAL__N_114MachineSinking13releaseMemoryEv">releaseMemory</dfn>() override {</td></tr>
<tr><th id="132">132</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates">CEBCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <b>private</b>:</td></tr>
<tr><th id="136">136</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::ProcessBlock' data-type='bool (anonymous namespace)::MachineSinking::ProcessBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE">ProcessBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>);</td></tr>
<tr><th id="137">137</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" title='(anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To)' data-ref="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_">isWorthBreakingCriticalEdge</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="5From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="5From">From</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="6To">To</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">/// Postpone the splitting of the given critical</i></td></tr>
<tr><th id="142">142</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// edge <span class="command">(\p</span> <span class="arg">From,</span><span class="command"> \p</span> <span class="arg">To).</span></i></td></tr>
<tr><th id="143">143</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    ///</i></td></tr>
<tr><th id="144">144</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// We do not split the edges on the fly. Indeed, this invalidates</i></td></tr>
<tr><th id="145">145</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// the dominance information and thus triggers a lot of updates</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// of that information underneath.</i></td></tr>
<tr><th id="147">147</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// Instead, we postpone all the splits after each iteration of</i></td></tr>
<tr><th id="148">148</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// the main loop. That way, the information is at least valid</i></td></tr>
<tr><th id="149">149</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// for the lifetime of an iteration.</i></td></tr>
<tr><th id="150">150</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    ///</i></td></tr>
<tr><th id="151">151</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// <span class="command">\return</span> True if the edge is marked as toSplit, false otherwise.</i></td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// False can be returned if, for instance, this is not profitable.</i></td></tr>
<tr><th id="153">153</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To, bool BreakPHIEdge)' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="8From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="8From">From</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="9To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="9To">To</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                   <em>bool</em> <dfn class="local col0 decl" id="10BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="10BreakPHIEdge">BreakPHIEdge</dfn>);</td></tr>
<tr><th id="157">157</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" title='(anonymous namespace)::MachineSinking::SinkInstruction' data-type='bool (anonymous namespace)::MachineSinking::SinkInstruction(llvm::MachineInstr &amp; MI, bool &amp; SawStore, AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">SinkInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="12SawStore" title='SawStore' data-type='bool &amp;' data-ref="12SawStore">SawStore</dfn>,</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>                         <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col3 decl" id="13AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="13AllSuccessors">AllSuccessors</dfn>);</td></tr>
<tr><th id="160">160</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-type='bool (anonymous namespace)::MachineSinking::AllUsesDominatedByBlock(unsigned int Reg, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * DefMBB, bool &amp; BreakPHIEdge, bool &amp; LocalUse) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">AllUsesDominatedByBlock</a>(<em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="15MBB">MBB</dfn>,</td></tr>
<tr><th id="161">161</th><td>                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="16DefMBB" title='DefMBB' data-type='llvm::MachineBasicBlock *' data-ref="16DefMBB">DefMBB</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                 <em>bool</em> &amp;<dfn class="local col7 decl" id="17BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="17BreakPHIEdge">BreakPHIEdge</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="18LocalUse" title='LocalUse' data-type='bool &amp;' data-ref="18LocalUse">LocalUse</dfn>) <em>const</em>;</td></tr>
<tr><th id="163">163</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MachineSinking::FindSuccToSinkTo(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, bool &amp; BreakPHIEdge, AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="20MBB">MBB</dfn>,</td></tr>
<tr><th id="164">164</th><td>               <em>bool</em> &amp;<dfn class="local col1 decl" id="21BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="21BreakPHIEdge">BreakPHIEdge</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col2 decl" id="22AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="22AllSuccessors">AllSuccessors</dfn>);</td></tr>
<tr><th id="165">165</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-type='bool (anonymous namespace)::MachineSinking::isProfitableToSinkTo(unsigned int Reg, llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * SuccToSinkTo, AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756">isProfitableToSinkTo</a>(<em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>,</td></tr>
<tr><th id="166">166</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="25MBB">MBB</dfn>,</td></tr>
<tr><th id="167">167</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="26SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="26SuccToSinkTo">SuccToSinkTo</dfn>,</td></tr>
<tr><th id="168">168</th><td>                              <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col7 decl" id="27AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="27AllSuccessors">AllSuccessors</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing' data-type='bool (anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialForwardCoalescing</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="28MI">MI</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="29MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="29MBB">MBB</dfn>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; &amp;</td></tr>
<tr><th id="174">174</th><td>    <a class="tu decl" href="#_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" title='(anonymous namespace)::MachineSinking::GetAllSortedSuccessors' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &amp; (anonymous namespace)::MachineSinking::GetAllSortedSuccessors(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, AllSuccsCache &amp; AllSuccessors) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">GetAllSortedSuccessors</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="31MBB">MBB</dfn>,</td></tr>
<tr><th id="175">175</th><td>                           <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col2 decl" id="32AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="32AllSuccessors">AllSuccessors</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td>  };</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::MachineSinking::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MachineSinkingID" title='llvm::MachineSinkingID' data-ref="llvm::MachineSinkingID">MachineSinkingID</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<a class="tu ref" href="#(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-ref="(anonymousnamespace)::MachineSinking::ID">ID</a>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeMachineSinkingPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MachineSinking, DEBUG_TYPE,</td></tr>
<tr><th id="185">185</th><td>                      <q>"Machine code sinking"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="186">186</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineBranchProbabilityInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineBranchProbabilityInfo)</td></tr>
<tr><th id="187">187</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="188">188</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="189">189</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="190">190</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Machine code sinking&quot;, &quot;machine-sink&quot;, &amp;MachineSinking::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachineSinking&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachineSinkingPassFlag; void llvm::initializeMachineSinkingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachineSinkingPassFlag, initializeMachineSinkingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>, <a class="macro" href="#55" title="&quot;machine-sink&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="191">191</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Machine code sinking"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing' data-type='bool (anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialForwardCoalescing</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="33MI">MI</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="34MBB">MBB</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35SrcReg" title='SrcReg' data-type='unsigned int' data-ref="35SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="199">199</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36DstReg" title='DstReg' data-type='unsigned int' data-ref="36DstReg">DstReg</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="201">201</th><td>      !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg">DstReg</a>) ||</td></tr>
<tr><th id="202">202</th><td>      !<a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>))</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="37SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="37SRC">SRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>);</td></tr>
<tr><th id="206">206</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="38DRC" title='DRC' data-type='const llvm::TargetRegisterClass *' data-ref="38DRC">DRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg">DstReg</a>);</td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (<a class="local col7 ref" href="#37SRC" title='SRC' data-ref="37SRC">SRC</a> != <a class="local col8 ref" href="#38DRC" title='DRC' data-ref="38DRC">DRC</a>)</td></tr>
<tr><th id="208">208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="39DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>);</td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<a class="local col9 ref" href="#39DefMI" title='DefMI' data-ref="39DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="213">213</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot;Coalescing: &quot; &lt;&lt; *DefMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Coalescing: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#39DefMI" title='DefMI' data-ref="39DefMI">DefMI</a>);</td></tr>
<tr><th id="214">214</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot;*** to: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** to: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>);</td></tr>
<tr><th id="215">215</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col6 ref" href="#36DstReg" title='DstReg' data-ref="36DstReg">DstReg</a>, <a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>);</td></tr>
<tr><th id="216">216</th><td>  <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// Conservatively, clear any kill flags, since it's possible that they are no</i></td></tr>
<tr><th id="219">219</th><td><i>  // longer correct.</i></td></tr>
<tr><th id="220">220</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#78" title='NumCoalesces' data-ref="NumCoalesces">NumCoalesces</a>;</td></tr>
<tr><th id="223">223</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">/// AllUsesDominatedByBlock - Return true if all uses of the specified register</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">/// occur in blocks dominated by the specified block. If any use is in the</i></td></tr>
<tr><th id="228">228</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">/// definition block, then return false since it is never legal to move def</i></td></tr>
<tr><th id="229">229</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">/// after uses.</i></td></tr>
<tr><th id="230">230</th><td><em>bool</em></td></tr>
<tr><th id="231">231</th><td><a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-type='bool (anonymous namespace)::MachineSinking::AllUsesDominatedByBlock(unsigned int Reg, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * DefMBB, bool &amp; BreakPHIEdge, bool &amp; LocalUse) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">AllUsesDominatedByBlock</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int' data-ref="40Reg">Reg</dfn>,</td></tr>
<tr><th id="232">232</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="41MBB">MBB</dfn>,</td></tr>
<tr><th id="233">233</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="42DefMBB" title='DefMBB' data-type='llvm::MachineBasicBlock *' data-ref="42DefMBB">DefMBB</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                        <em>bool</em> &amp;<dfn class="local col3 decl" id="43BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="43BreakPHIEdge">BreakPHIEdge</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                        <em>bool</em> &amp;<dfn class="local col4 decl" id="44LocalUse" title='LocalUse' data-type='bool &amp;' data-ref="44LocalUse">LocalUse</dfn>) <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; &quot;Only makes sense for vregs&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; \&quot;Only makes sense for vregs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineSink.cpp&quot;, 237, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="237">237</th><td>         <q>"Only makes sense for vregs"</q>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i>// Ignore debug uses because debug info doesn't affect the code.</i></td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>))</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// BreakPHIEdge is true if all the uses are in the successor MBB being sunken</i></td></tr>
<tr><th id="244">244</th><td><i>  // into and they are all PHI nodes. In this case, machine-sink must break</i></td></tr>
<tr><th id="245">245</th><td><i>  // the critical edge first. e.g.</i></td></tr>
<tr><th id="246">246</th><td><i>  //</i></td></tr>
<tr><th id="247">247</th><td><i>  // %bb.1: derived from LLVM BB %bb4.preheader</i></td></tr>
<tr><th id="248">248</th><td><i>  //   Predecessors according to CFG: %bb.0</i></td></tr>
<tr><th id="249">249</th><td><i>  //     ...</i></td></tr>
<tr><th id="250">250</th><td><i>  //     %reg16385 = DEC64_32r %reg16437, implicit-def dead %eflags</i></td></tr>
<tr><th id="251">251</th><td><i>  //     ...</i></td></tr>
<tr><th id="252">252</th><td><i>  //     JE_4 &lt;%bb.37&gt;, implicit %eflags</i></td></tr>
<tr><th id="253">253</th><td><i>  //   Successors according to CFG: %bb.37 %bb.2</i></td></tr>
<tr><th id="254">254</th><td><i>  //</i></td></tr>
<tr><th id="255">255</th><td><i>  // %bb.2: derived from LLVM BB %bb.nph</i></td></tr>
<tr><th id="256">256</th><td><i>  //   Predecessors according to CFG: %bb.0 %bb.1</i></td></tr>
<tr><th id="257">257</th><td><i>  //     %reg16386 = PHI %reg16434, %bb.0, %reg16385, %bb.1</i></td></tr>
<tr><th id="258">258</th><td>  <a class="local col3 ref" href="#43BreakPHIEdge" title='BreakPHIEdge' data-ref="43BreakPHIEdge">BreakPHIEdge</a> = <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="45MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>)) {</td></tr>
<tr><th id="260">260</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46UseInst" title='UseInst' data-type='llvm::MachineInstr *' data-ref="46UseInst">UseInst</dfn> = <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="261">261</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47OpNo" title='OpNo' data-type='unsigned int' data-ref="47OpNo">OpNo</dfn> = &amp;<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a> - &amp;<a class="local col6 ref" href="#46UseInst" title='UseInst' data-ref="46UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="262">262</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48UseBlock" title='UseBlock' data-type='llvm::MachineBasicBlock *' data-ref="48UseBlock">UseBlock</dfn> = <a class="local col6 ref" href="#46UseInst" title='UseInst' data-ref="46UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (!(<a class="local col8 ref" href="#48UseBlock" title='UseBlock' data-ref="48UseBlock">UseBlock</a> == <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a> &amp;&amp; <a class="local col6 ref" href="#46UseInst" title='UseInst' data-ref="46UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp;</td></tr>
<tr><th id="264">264</th><td>          <a class="local col6 ref" href="#46UseInst" title='UseInst' data-ref="46UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47OpNo" title='OpNo' data-ref="47OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col2 ref" href="#42DefMBB" title='DefMBB' data-ref="42DefMBB">DefMBB</a>)) {</td></tr>
<tr><th id="265">265</th><td>      <a class="local col3 ref" href="#43BreakPHIEdge" title='BreakPHIEdge' data-ref="43BreakPHIEdge">BreakPHIEdge</a> = <b>false</b>;</td></tr>
<tr><th id="266">266</th><td>      <b>break</b>;</td></tr>
<tr><th id="267">267</th><td>    }</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (<a class="local col3 ref" href="#43BreakPHIEdge" title='BreakPHIEdge' data-ref="43BreakPHIEdge">BreakPHIEdge</a>)</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="49MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="49MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>)) {</td></tr>
<tr><th id="273">273</th><td>    <i>// Determine the block of the use.</i></td></tr>
<tr><th id="274">274</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50UseInst" title='UseInst' data-type='llvm::MachineInstr *' data-ref="50UseInst">UseInst</dfn> = <a class="local col9 ref" href="#49MO" title='MO' data-ref="49MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="275">275</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="51OpNo" title='OpNo' data-type='unsigned int' data-ref="51OpNo">OpNo</dfn> = &amp;<a class="local col9 ref" href="#49MO" title='MO' data-ref="49MO">MO</a> - &amp;<a class="local col0 ref" href="#50UseInst" title='UseInst' data-ref="50UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="276">276</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="52UseBlock" title='UseBlock' data-type='llvm::MachineBasicBlock *' data-ref="52UseBlock">UseBlock</dfn> = <a class="local col0 ref" href="#50UseInst" title='UseInst' data-ref="50UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="277">277</th><td>    <b>if</b> (<a class="local col0 ref" href="#50UseInst" title='UseInst' data-ref="50UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="278">278</th><td>      <i>// PHI nodes use the operand in the predecessor block, not the block with</i></td></tr>
<tr><th id="279">279</th><td><i>      // the PHI.</i></td></tr>
<tr><th id="280">280</th><td>      <a class="local col2 ref" href="#52UseBlock" title='UseBlock' data-ref="52UseBlock">UseBlock</a> = <a class="local col0 ref" href="#50UseInst" title='UseInst' data-ref="50UseInst">UseInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#51OpNo" title='OpNo' data-ref="51OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="281">281</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#52UseBlock" title='UseBlock' data-ref="52UseBlock">UseBlock</a> == <a class="local col2 ref" href="#42DefMBB" title='DefMBB' data-ref="42DefMBB">DefMBB</a>) {</td></tr>
<tr><th id="282">282</th><td>      <a class="local col4 ref" href="#44LocalUse" title='LocalUse' data-ref="44LocalUse">LocalUse</a> = <b>true</b>;</td></tr>
<tr><th id="283">283</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    <i>// Check that it dominates.</i></td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>, <a class="local col2 ref" href="#52UseBlock" title='UseBlock' data-ref="52UseBlock">UseBlock</a>))</td></tr>
<tr><th id="288">288</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="53MF">MF</dfn>) {</td></tr>
<tr><th id="295">295</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot;******** Machine Sinking ********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"******** Machine Sinking ********\n"</q>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::TII">TII</a> = <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="301">301</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::TRI">TRI</a> = <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="302">302</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a> = &amp;<a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="303">303</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="304">304</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::PDT">PDT</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="305">305</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="306">306</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::MBFI">MBFI</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseBlockFreqInfo" title='UseBlockFreqInfo' data-use='m' data-ref="UseBlockFreqInfo">UseBlockFreqInfo</a> ? &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;() : <b>nullptr</b>;</td></tr>
<tr><th id="307">307</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::MBPI">MBPI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="308">308</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::AA">AA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <em>bool</em> <dfn class="local col4 decl" id="54EverMadeChange" title='EverMadeChange' data-type='bool' data-ref="54EverMadeChange">EverMadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="313">313</th><td>    <em>bool</em> <dfn class="local col5 decl" id="55MadeChange" title='MadeChange' data-type='bool' data-ref="55MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <i>// Process all basic blocks.</i></td></tr>
<tr><th id="316">316</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates">CEBCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="317">317</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::ToSplit">ToSplit</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="318">318</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="56MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="56MBB">MBB</dfn>: <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>)</td></tr>
<tr><th id="319">319</th><td>      <a class="local col5 ref" href="#55MadeChange" title='MadeChange' data-ref="55MadeChange">MadeChange</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::ProcessBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE">ProcessBlock</a>(<span class='refarg'><a class="local col6 ref" href="#56MBB" title='MBB' data-ref="56MBB">MBB</a></span>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <i>// If we have anything we marked as toSplit, split it now.</i></td></tr>
<tr><th id="322">322</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="57Pair" title='Pair' data-type='const std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt; &amp;' data-ref="57Pair">Pair</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-ref="(anonymousnamespace)::MachineSinking::ToSplit">ToSplit</a>) {</td></tr>
<tr><th id="323">323</th><td>      <em>auto</em> <dfn class="local col8 decl" id="58NewSucc" title='NewSucc' data-type='llvm::MachineBasicBlock *' data-ref="58NewSucc">NewSucc</dfn> = <a class="local col7 ref" href="#57Pair" title='Pair' data-ref="57Pair">Pair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE" title='llvm::MachineBasicBlock::SplitCriticalEdge' data-ref="_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE">SplitCriticalEdge</a>(<a class="local col7 ref" href="#57Pair" title='Pair' data-ref="57Pair">Pair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::second' data-ref="std::pair::second">second</a>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="324">324</th><td>      <b>if</b> (<a class="local col8 ref" href="#58NewSucc" title='NewSucc' data-ref="58NewSucc">NewSucc</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="325">325</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** Splitting critical edge: &quot; &lt;&lt; printMBBReference(*Pair.first) &lt;&lt; &quot; -- &quot; &lt;&lt; printMBBReference(*NewSucc) &lt;&lt; &quot; -- &quot; &lt;&lt; printMBBReference(*Pair.second) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** Splitting critical edge: "</q></td></tr>
<tr><th id="326">326</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col7 ref" href="#57Pair" title='Pair' data-ref="57Pair">Pair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -- "</q></td></tr>
<tr><th id="327">327</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#58NewSucc" title='NewSucc' data-ref="58NewSucc">NewSucc</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -- "</q></td></tr>
<tr><th id="328">328</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col7 ref" href="#57Pair" title='Pair' data-ref="57Pair">Pair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::second' data-ref="std::pair::second">second</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="329">329</th><td>        <a class="local col5 ref" href="#55MadeChange" title='MadeChange' data-ref="55MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="330">330</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#77" title='NumSplit' data-ref="NumSplit">NumSplit</a>;</td></tr>
<tr><th id="331">331</th><td>      } <b>else</b></td></tr>
<tr><th id="332">332</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** Not legal to break critical edge\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** Not legal to break critical edge\n"</q>);</td></tr>
<tr><th id="333">333</th><td>    }</td></tr>
<tr><th id="334">334</th><td>    <i>// If this iteration over the code changed anything, keep iterating.</i></td></tr>
<tr><th id="335">335</th><td>    <b>if</b> (!<a class="local col5 ref" href="#55MadeChange" title='MadeChange' data-ref="55MadeChange">MadeChange</a>) <b>break</b>;</td></tr>
<tr><th id="336">336</th><td>    <a class="local col4 ref" href="#54EverMadeChange" title='EverMadeChange' data-ref="54EverMadeChange">EverMadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i>// Now clear any kill flags for recorded registers.</i></td></tr>
<tr><th id="340">340</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="59I" title='I' data-type='unsigned int' data-ref="59I">I</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags">RegsToClearKillFlags</a>)</td></tr>
<tr><th id="341">341</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>);</td></tr>
<tr><th id="342">342</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags">RegsToClearKillFlags</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector5clearEv" title='llvm::SparseBitVector::clear' data-ref="_ZN4llvm15SparseBitVector5clearEv">clear</a>();</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <a class="local col4 ref" href="#54EverMadeChange" title='EverMadeChange' data-ref="54EverMadeChange">EverMadeChange</a>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::ProcessBlock' data-type='bool (anonymous namespace)::MachineSinking::ProcessBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE">ProcessBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="60MBB">MBB</dfn>) {</td></tr>
<tr><th id="348">348</th><td>  <i>// Can't sink anything out of a block that has less than two successors.</i></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &lt;= <var>1</var> || <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// Don't bother sinking code out of unreachable blocks. In addition to being</i></td></tr>
<tr><th id="352">352</th><td><i>  // unprofitable, it can also lead to infinite looping, because in an</i></td></tr>
<tr><th id="353">353</th><td><i>  // unreachable loop there may be nowhere to stop.</i></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree20isReachableFromEntryEPKNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::isReachableFromEntry' data-ref="_ZN4llvm20MachineDominatorTree20isReachableFromEntryEPKNS_17MachineBasicBlockE">isReachableFromEntry</a>(&amp;<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <em>bool</em> <dfn class="local col1 decl" id="61MadeChange" title='MadeChange' data-type='bool' data-ref="61MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i>// Cache all successors, sorted by frequency info and loop depth.</i></td></tr>
<tr><th id="359">359</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col2 decl" id="62AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache' data-ref="62AllSuccessors">AllSuccessors</dfn>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i>// Walk the basic block bottom-up.  Remember if we saw a store.</i></td></tr>
<tr><th id="362">362</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="63I" title='I' data-type='MachineBasicBlock::iterator' data-ref="63I">I</dfn> = <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="363">363</th><td>  <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>;</td></tr>
<tr><th id="364">364</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64ProcessedBegin" title='ProcessedBegin' data-type='bool' data-ref="64ProcessedBegin">ProcessedBegin</dfn>, <dfn class="local col5 decl" id="65SawStore" title='SawStore' data-type='bool' data-ref="65SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="365">365</th><td>  <b>do</b> {</td></tr>
<tr><th id="366">366</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>;  <i>// The instruction to sink.</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    <i>// Predecrement I (if it's not begin) so that it isn't invalidated by</i></td></tr>
<tr><th id="369">369</th><td><i>    // sinking.</i></td></tr>
<tr><th id="370">370</th><td>    <a class="local col4 ref" href="#64ProcessedBegin" title='ProcessedBegin' data-ref="64ProcessedBegin">ProcessedBegin</a> = <a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (!<a class="local col4 ref" href="#64ProcessedBegin" title='ProcessedBegin' data-ref="64ProcessedBegin">ProcessedBegin</a>)</td></tr>
<tr><th id="372">372</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="375">375</th><td>      <b>continue</b>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <em>bool</em> <dfn class="local col7 decl" id="67Joined" title='Joined' data-type='bool' data-ref="67Joined">Joined</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialForwardCoalescing</a>(<span class='refarg'><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a></span>, &amp;<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>);</td></tr>
<tr><th id="378">378</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Joined" title='Joined' data-ref="67Joined">Joined</a>) {</td></tr>
<tr><th id="379">379</th><td>      <a class="local col1 ref" href="#61MadeChange" title='MadeChange' data-ref="61MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="380">380</th><td>      <b>continue</b>;</td></tr>
<tr><th id="381">381</th><td>    }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" title='(anonymous namespace)::MachineSinking::SinkInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">SinkInstruction</a>(<span class='refarg'><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#65SawStore" title='SawStore' data-ref="65SawStore">SawStore</a></span>, <span class='refarg'><a class="local col2 ref" href="#62AllSuccessors" title='AllSuccessors' data-ref="62AllSuccessors">AllSuccessors</a></span>)) {</td></tr>
<tr><th id="384">384</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#76" title='NumSunk' data-ref="NumSunk">NumSunk</a>;</td></tr>
<tr><th id="385">385</th><td>      <a class="local col1 ref" href="#61MadeChange" title='MadeChange' data-ref="61MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="386">386</th><td>    }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <i>// If we just processed the first instruction in the block, we're done.</i></td></tr>
<tr><th id="389">389</th><td>  } <b>while</b> (!<a class="local col4 ref" href="#64ProcessedBegin" title='ProcessedBegin' data-ref="64ProcessedBegin">ProcessedBegin</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>return</b> <a class="local col1 ref" href="#61MadeChange" title='MadeChange' data-ref="61MadeChange">MadeChange</a>;</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" title='(anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To)' data-ref="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_">isWorthBreakingCriticalEdge</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="68MI">MI</dfn>,</td></tr>
<tr><th id="395">395</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="69From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="69From">From</dfn>,</td></tr>
<tr><th id="396">396</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="70To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="70To">To</dfn>) {</td></tr>
<tr><th id="397">397</th><td>  <i>// FIXME: Need much better heuristics.</i></td></tr>
<tr><th id="398">398</th><td><i></i></td></tr>
<tr><th id="399">399</th><td><i>  // If the pass has already considered breaking this edge (during this pass</i></td></tr>
<tr><th id="400">400</th><td><i>  // through the function), then let's go ahead and break it. This means</i></td></tr>
<tr><th id="401">401</th><td><i>  // sinking multiple "cheap" instructions into the same block.</i></td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates">CEBCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#69From" title='From' data-ref="69From">From</a></span>, <span class='refarg'><a class="local col0 ref" href="#70To" title='To' data-ref="70To">To</a></span>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <b>if</b> (!<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</a>(<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>))</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (<a class="local col9 ref" href="#69From" title='From' data-ref="69From">From</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col0 ref" href="#70To" title='To' data-ref="70To">To</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBPI">MBPI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="local col9 ref" href="#69From" title='From' data-ref="69From">From</a>, <a class="local col0 ref" href="#70To" title='To' data-ref="70To">To</a>) <a class="ref" href="../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilityleES0_" title='llvm::BranchProbability::operator&lt;=' data-ref="_ZNK4llvm17BranchProbabilityleES0_">&lt;=</a></td></tr>
<tr><th id="409">409</th><td>      <a class="type" href="../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a><a class="ref" href="../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ejj" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ejj">(</a><a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitEdgeProbabilityThreshold" title='SplitEdgeProbabilityThreshold' data-use='m' data-ref="SplitEdgeProbabilityThreshold">SplitEdgeProbabilityThreshold</a>, <var>100</var>))</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i>// MI is cheap, we probably don't want to break the critical edge for it.</i></td></tr>
<tr><th id="413">413</th><td><i>  // However, if this would allow some definitions of its source operands</i></td></tr>
<tr><th id="414">414</th><td><i>  // to be sunk then it's probably worth it.</i></td></tr>
<tr><th id="415">415</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="71i" title='i' data-type='unsigned int' data-ref="71i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="72e" title='e' data-type='unsigned int' data-ref="72e">e</dfn> = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a> != <a class="local col2 ref" href="#72e" title='e' data-ref="72e">e</a>; ++<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>) {</td></tr>
<tr><th id="416">416</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="73MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="73MO">MO</dfn> = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>);</td></tr>
<tr><th id="417">417</th><td>    <b>if</b> (!<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="418">418</th><td>      <b>continue</b>;</td></tr>
<tr><th id="419">419</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn> = <a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="421">421</th><td>      <b>continue</b>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <i>// We don't move live definitions of physical registers,</i></td></tr>
<tr><th id="424">424</th><td><i>    // so sinking their uses won't enable any opportunities.</i></td></tr>
<tr><th id="425">425</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>))</td></tr>
<tr><th id="426">426</th><td>      <b>continue</b>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <i>// If this instruction is the only user of a virtual register,</i></td></tr>
<tr><th id="429">429</th><td><i>    // check if breaking the edge will enable sinking</i></td></tr>
<tr><th id="430">430</th><td><i>    // both this instruction and the defining instruction.</i></td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>)) {</td></tr>
<tr><th id="432">432</th><td>      <i>// If the definition resides in same MBB,</i></td></tr>
<tr><th id="433">433</th><td><i>      // claim it's likely we can sink these together.</i></td></tr>
<tr><th id="434">434</th><td><i>      // If definition resides elsewhere, we aren't</i></td></tr>
<tr><th id="435">435</th><td><i>      // blocking it from being sunk so don't break the edge.</i></td></tr>
<tr><th id="436">436</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="75DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="75DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="437">437</th><td>      <b>if</b> (<a class="local col5 ref" href="#75DefMI" title='DefMI' data-ref="75DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="438">438</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="443">443</th><td>}</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * FromBB, llvm::MachineBasicBlock * ToBB, bool BreakPHIEdge)' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="76MI">MI</dfn>,</td></tr>
<tr><th id="446">446</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="77FromBB" title='FromBB' data-type='llvm::MachineBasicBlock *' data-ref="77FromBB">FromBB</dfn>,</td></tr>
<tr><th id="447">447</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="78ToBB" title='ToBB' data-type='llvm::MachineBasicBlock *' data-ref="78ToBB">ToBB</dfn>,</td></tr>
<tr><th id="448">448</th><td>                                               <em>bool</em> <dfn class="local col9 decl" id="79BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="79BreakPHIEdge">BreakPHIEdge</dfn>) {</td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" title='(anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_">isWorthBreakingCriticalEdge</a>(<span class='refarg'><a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a></span>, <a class="local col7 ref" href="#77FromBB" title='FromBB' data-ref="77FromBB">FromBB</a>, <a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>))</td></tr>
<tr><th id="450">450</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Avoid breaking back edge. From == To means backedge for single BB loop.</i></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitEdges" title='SplitEdges' data-use='m' data-ref="SplitEdges">SplitEdges</a> || <a class="local col7 ref" href="#77FromBB" title='FromBB' data-ref="77FromBB">FromBB</a> == <a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>)</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <i>// Check for backedges of more "complex" loops.</i></td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col7 ref" href="#77FromBB" title='FromBB' data-ref="77FromBB">FromBB</a>) == <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>) &amp;&amp;</td></tr>
<tr><th id="458">458</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::isLoopHeader' data-ref="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE">isLoopHeader</a>(<a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>))</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// It's not always legal to break critical edges and sink the computation</i></td></tr>
<tr><th id="462">462</th><td><i>  // to the edge.</i></td></tr>
<tr><th id="463">463</th><td><i>  //</i></td></tr>
<tr><th id="464">464</th><td><i>  // %bb.1:</i></td></tr>
<tr><th id="465">465</th><td><i>  // v1024</i></td></tr>
<tr><th id="466">466</th><td><i>  // Beq %bb.3</i></td></tr>
<tr><th id="467">467</th><td><i>  // &lt;fallthrough&gt;</i></td></tr>
<tr><th id="468">468</th><td><i>  // %bb.2:</i></td></tr>
<tr><th id="469">469</th><td><i>  // ... no uses of v1024</i></td></tr>
<tr><th id="470">470</th><td><i>  // &lt;fallthrough&gt;</i></td></tr>
<tr><th id="471">471</th><td><i>  // %bb.3:</i></td></tr>
<tr><th id="472">472</th><td><i>  // ...</i></td></tr>
<tr><th id="473">473</th><td><i>  //       = v1024</i></td></tr>
<tr><th id="474">474</th><td><i>  //</i></td></tr>
<tr><th id="475">475</th><td><i>  // If %bb.1 -&gt; %bb.3 edge is broken and computation of v1024 is inserted:</i></td></tr>
<tr><th id="476">476</th><td><i>  //</i></td></tr>
<tr><th id="477">477</th><td><i>  // %bb.1:</i></td></tr>
<tr><th id="478">478</th><td><i>  // ...</i></td></tr>
<tr><th id="479">479</th><td><i>  // Bne %bb.2</i></td></tr>
<tr><th id="480">480</th><td><i>  // %bb.4:</i></td></tr>
<tr><th id="481">481</th><td><i>  // v1024 =</i></td></tr>
<tr><th id="482">482</th><td><i>  // B %bb.3</i></td></tr>
<tr><th id="483">483</th><td><i>  // %bb.2:</i></td></tr>
<tr><th id="484">484</th><td><i>  // ... no uses of v1024</i></td></tr>
<tr><th id="485">485</th><td><i>  // &lt;fallthrough&gt;</i></td></tr>
<tr><th id="486">486</th><td><i>  // %bb.3:</i></td></tr>
<tr><th id="487">487</th><td><i>  // ...</i></td></tr>
<tr><th id="488">488</th><td><i>  //       = v1024</i></td></tr>
<tr><th id="489">489</th><td><i>  //</i></td></tr>
<tr><th id="490">490</th><td><i>  // This is incorrect since v1024 is not computed along the %bb.1-&gt;%bb.2-&gt;%bb.3</i></td></tr>
<tr><th id="491">491</th><td><i>  // flow. We need to ensure the new basic block where the computation is</i></td></tr>
<tr><th id="492">492</th><td><i>  // sunk to dominates all the uses.</i></td></tr>
<tr><th id="493">493</th><td><i>  // It's only legal to break critical edge and sink the computation to the</i></td></tr>
<tr><th id="494">494</th><td><i>  // new block if all the predecessors of "To", except for "From", are</i></td></tr>
<tr><th id="495">495</th><td><i>  // not dominated by "From". Given SSA property, this means these</i></td></tr>
<tr><th id="496">496</th><td><i>  // predecessors are dominated by "To".</i></td></tr>
<tr><th id="497">497</th><td><i>  //</i></td></tr>
<tr><th id="498">498</th><td><i>  // There is no need to do this check if all the uses are PHI nodes. PHI</i></td></tr>
<tr><th id="499">499</th><td><i>  // sources are only defined on the specific predecessor edges.</i></td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (!<a class="local col9 ref" href="#79BreakPHIEdge" title='BreakPHIEdge' data-ref="79BreakPHIEdge">BreakPHIEdge</a>) {</td></tr>
<tr><th id="501">501</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator">pred_iterator</a> <dfn class="local col0 decl" id="80PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="80PI">PI</dfn> = <a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="502">502</th><td>           <dfn class="local col1 decl" id="81E" title='E' data-type='MachineBasicBlock::pred_iterator' data-ref="81E">E</dfn> = <a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col1 ref" href="#81E" title='E' data-ref="81E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>) {</td></tr>
<tr><th id="503">503</th><td>      <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a> == <a class="local col7 ref" href="#77FromBB" title='FromBB' data-ref="77FromBB">FromBB</a>)</td></tr>
<tr><th id="504">504</th><td>        <b>continue</b>;</td></tr>
<tr><th id="505">505</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a>, <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#80PI" title='PI' data-ref="80PI">PI</a>))</td></tr>
<tr><th id="506">506</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="507">507</th><td>    }</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::ToSplit">ToSplit</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col7 ref" href="#77FromBB" title='FromBB' data-ref="77FromBB">FromBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#78ToBB" title='ToBB' data-ref="78ToBB">ToBB</a></span>));</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="513">513</th><td>}</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756">/// isProfitableToSinkTo - Return true if it is profitable to sink MI.</i></td></tr>
<tr><th id="516">516</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-type='bool (anonymous namespace)::MachineSinking::isProfitableToSinkTo(unsigned int Reg, llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * SuccToSinkTo, AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756">isProfitableToSinkTo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="82Reg" title='Reg' data-type='unsigned int' data-ref="82Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI">MI</dfn>,</td></tr>
<tr><th id="517">517</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="84MBB">MBB</dfn>,</td></tr>
<tr><th id="518">518</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="85SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="85SuccToSinkTo">SuccToSinkTo</dfn>,</td></tr>
<tr><th id="519">519</th><td>                                          <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col6 decl" id="86AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="86AllSuccessors">AllSuccessors</dfn>) {</td></tr>
<tr><th id="520">520</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuccToSinkTo &amp;&amp; &quot;Invalid SinkTo Candidate BB&quot;) ? void (0) : __assert_fail (&quot;SuccToSinkTo &amp;&amp; \&quot;Invalid SinkTo Candidate BB\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineSink.cpp&quot;, 520, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a> &amp;&amp; <q>"Invalid SinkTo Candidate BB"</q>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a> == <a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <i>// It is profitable if SuccToSinkTo does not post dominate current block.</i></td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::PDT">PDT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a>, <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>))</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i>// It is profitable to sink an instruction from a deeper loop to a shallower</i></td></tr>
<tr><th id="530">530</th><td><i>  // loop, even if the latter post-dominates the former (PR21115).</i></td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>) &gt; <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a>))</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <i>// Check if only use in post dominated block is PHI instruction.</i></td></tr>
<tr><th id="535">535</th><td>  <em>bool</em> <dfn class="local col7 decl" id="87NonPHIUse" title='NonPHIUse' data-type='bool' data-ref="87NonPHIUse">NonPHIUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="536">536</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88UseInst" title='UseInst' data-type='llvm::MachineInstr &amp;' data-ref="88UseInst">UseInst</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col2 ref" href="#82Reg" title='Reg' data-ref="82Reg">Reg</a>)) {</td></tr>
<tr><th id="537">537</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="89UseBlock" title='UseBlock' data-type='llvm::MachineBasicBlock *' data-ref="89UseBlock">UseBlock</dfn> = <a class="local col8 ref" href="#88UseInst" title='UseInst' data-ref="88UseInst">UseInst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (<a class="local col9 ref" href="#89UseBlock" title='UseBlock' data-ref="89UseBlock">UseBlock</a> == <a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a> &amp;&amp; !<a class="local col8 ref" href="#88UseInst" title='UseInst' data-ref="88UseInst">UseInst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="539">539</th><td>      <a class="local col7 ref" href="#87NonPHIUse" title='NonPHIUse' data-ref="87NonPHIUse">NonPHIUse</a> = <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td>  <b>if</b> (!<a class="local col7 ref" href="#87NonPHIUse" title='NonPHIUse' data-ref="87NonPHIUse">NonPHIUse</a>)</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i>// If SuccToSinkTo post dominates then also it may be profitable if MI</i></td></tr>
<tr><th id="545">545</th><td><i>  // can further profitably sinked into another block in next round.</i></td></tr>
<tr><th id="546">546</th><td>  <em>bool</em> <dfn class="local col0 decl" id="90BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="90BreakPHIEdge">BreakPHIEdge</dfn> = <b>false</b>;</td></tr>
<tr><th id="547">547</th><td>  <i>// FIXME - If finding successor is compile time expensive then cache results.</i></td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91MBB2" title='MBB2' data-type='llvm::MachineBasicBlock *' data-ref="91MBB2"><a class="local col1 ref" href="#91MBB2" title='MBB2' data-ref="91MBB2">MBB2</a></dfn> =</td></tr>
<tr><th id="549">549</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</a>(<span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a></span>, <a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a>, <span class='refarg'><a class="local col0 ref" href="#90BreakPHIEdge" title='BreakPHIEdge' data-ref="90BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col6 ref" href="#86AllSuccessors" title='AllSuccessors' data-ref="86AllSuccessors">AllSuccessors</a></span>))</td></tr>
<tr><th id="550">550</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756">isProfitableToSinkTo</a>(<a class="local col2 ref" href="#82Reg" title='Reg' data-ref="82Reg">Reg</a>, <span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a></span>, <a class="local col5 ref" href="#85SuccToSinkTo" title='SuccToSinkTo' data-ref="85SuccToSinkTo">SuccToSinkTo</a>, <a class="local col1 ref" href="#91MBB2" title='MBB2' data-ref="91MBB2">MBB2</a>, <span class='refarg'><a class="local col6 ref" href="#86AllSuccessors" title='AllSuccessors' data-ref="86AllSuccessors">AllSuccessors</a></span>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <i>// If SuccToSinkTo is final destination and it is a post dominator of current</i></td></tr>
<tr><th id="553">553</th><td><i>  // block then it is not profitable to sink MI into SuccToSinkTo block.</i></td></tr>
<tr><th id="554">554</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="555">555</th><td>}</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">/// Get the sorted sequence of successors for this MachineBasicBlock, possibly</i></td></tr>
<tr><th id="558">558</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">/// computing it if it was not already cached.</i></td></tr>
<tr><th id="559">559</th><td><a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; &amp;</td></tr>
<tr><th id="560">560</th><td><a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" title='(anonymous namespace)::MachineSinking::GetAllSortedSuccessors' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &amp; (anonymous namespace)::MachineSinking::GetAllSortedSuccessors(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, AllSuccsCache &amp; AllSuccessors) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">GetAllSortedSuccessors</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="92MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="93MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="93MBB">MBB</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                       <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col4 decl" id="94AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="94AllSuccessors">AllSuccessors</dfn>) <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>  <i>// Do we have the sorted successors in cache ?</i></td></tr>
<tr><th id="563">563</th><td>  <em>auto</em> <dfn class="local col5 decl" id="95Succs" title='Succs' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt; &gt;' data-ref="95Succs">Succs</dfn> = <a class="local col4 ref" href="#94AllSuccessors" title='AllSuccessors' data-ref="94AllSuccessors">AllSuccessors</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>);</td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Succs" title='Succs' data-ref="95Succs">Succs</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col4 ref" href="#94AllSuccessors" title='AllSuccessors' data-ref="94AllSuccessors">AllSuccessors</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="565">565</th><td>    <b>return</b> <a class="local col5 ref" href="#95Succs" title='Succs' data-ref="95Succs">Succs</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="local col6 decl" id="96AllSuccs" title='AllSuccs' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="96AllSuccs">AllSuccs</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="568">568</th><td>                                               <a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>());</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <i>// Handle cases where sinking can happen but where the sink point isn't a</i></td></tr>
<tr><th id="571">571</th><td><i>  // successor. For example:</i></td></tr>
<tr><th id="572">572</th><td><i>  //</i></td></tr>
<tr><th id="573">573</th><td><i>  //   x = computation</i></td></tr>
<tr><th id="574">574</th><td><i>  //   if () {} else {}</i></td></tr>
<tr><th id="575">575</th><td><i>  //   use x</i></td></tr>
<tr><th id="576">576</th><td><i>  //</i></td></tr>
<tr><th id="577">577</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *&gt; &amp;<dfn class="local col7 decl" id="97Children" title='Children' data-type='const std::vector&lt;MachineDomTreeNode *&gt; &amp;' data-ref="97Children">Children</dfn> =</td></tr>
<tr><th id="578">578</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>)-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase11getChildrenEv" title='llvm::DomTreeNodeBase::getChildren' data-ref="_ZNK4llvm15DomTreeNodeBase11getChildrenEv">getChildren</a>();</td></tr>
<tr><th id="579">579</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="98DTChild" title='DTChild' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *const &amp;' data-ref="98DTChild">DTChild</dfn> : <a class="local col7 ref" href="#97Children" title='Children' data-ref="97Children">Children</a>)</td></tr>
<tr><th id="580">580</th><td>    <i>// DomTree children of MBB that have MBB as immediate dominator are added.</i></td></tr>
<tr><th id="581">581</th><td>    <b>if</b> (<a class="local col8 ref" href="#98DTChild" title='DTChild' data-ref="98DTChild">DTChild</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>()-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() == <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="582">582</th><td>        <i>// Skip MBBs already added to the AllSuccs vector above.</i></td></tr>
<tr><th id="583">583</th><td>        !<a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col8 ref" href="#98DTChild" title='DTChild' data-ref="98DTChild">DTChild</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>()))</td></tr>
<tr><th id="584">584</th><td>      <a class="local col6 ref" href="#96AllSuccs" title='AllSuccs' data-ref="96AllSuccs">AllSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#98DTChild" title='DTChild' data-ref="98DTChild">DTChild</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i>// Sort Successors according to their loop depth or block frequency info.</i></td></tr>
<tr><th id="587">587</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-ref="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(</td></tr>
<tr><th id="588">588</th><td>      <span class='refarg'><a class="local col6 ref" href="#96AllSuccs" title='AllSuccs' data-ref="96AllSuccs">AllSuccs</a></span>, [<b>this</b>](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="99L" title='L' data-type='const llvm::MachineBasicBlock *' data-ref="99L">L</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="100R" title='R' data-type='const llvm::MachineBasicBlock *' data-ref="100R">R</dfn>) {</td></tr>
<tr><th id="589">589</th><td>        <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="101LHSFreq" title='LHSFreq' data-type='uint64_t' data-ref="101LHSFreq">LHSFreq</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI">MBFI</a> ? <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" title='llvm::MachineBlockFrequencyInfo::getBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE">getBlockFreq</a>(<a class="local col9 ref" href="#99L" title='L' data-ref="99L">L</a>).<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() : <var>0</var>;</td></tr>
<tr><th id="590">590</th><td>        <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="102RHSFreq" title='RHSFreq' data-type='uint64_t' data-ref="102RHSFreq">RHSFreq</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI">MBFI</a> ? <a class="tu member" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" title='llvm::MachineBlockFrequencyInfo::getBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE">getBlockFreq</a>(<a class="local col0 ref" href="#100R" title='R' data-ref="100R">R</a>).<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() : <var>0</var>;</td></tr>
<tr><th id="591">591</th><td>        <em>bool</em> <dfn class="local col3 decl" id="103HasBlockFreq" title='HasBlockFreq' data-type='bool' data-ref="103HasBlockFreq">HasBlockFreq</dfn> = <a class="local col1 ref" href="#101LHSFreq" title='LHSFreq' data-ref="101LHSFreq">LHSFreq</a> != <var>0</var> &amp;&amp; <a class="local col2 ref" href="#102RHSFreq" title='RHSFreq' data-ref="102RHSFreq">RHSFreq</a> != <var>0</var>;</td></tr>
<tr><th id="592">592</th><td>        <b>return</b> <a class="local col3 ref" href="#103HasBlockFreq" title='HasBlockFreq' data-ref="103HasBlockFreq">HasBlockFreq</a> ? <a class="local col1 ref" href="#101LHSFreq" title='LHSFreq' data-ref="101LHSFreq">LHSFreq</a> &lt; <a class="local col2 ref" href="#102RHSFreq" title='RHSFreq' data-ref="102RHSFreq">RHSFreq</a></td></tr>
<tr><th id="593">593</th><td>                            : <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col9 ref" href="#99L" title='L' data-ref="99L">L</a>) &lt; <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col0 ref" href="#100R" title='R' data-ref="100R">R</a>);</td></tr>
<tr><th id="594">594</th><td>      });</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <em>auto</em> <dfn class="local col4 decl" id="104it" title='it' data-type='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt; &gt;, bool&gt;' data-ref="104it">it</dfn> = <a class="local col4 ref" href="#94AllSuccessors" title='AllSuccessors' data-ref="94AllSuccessors">AllSuccessors</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#96AllSuccs" title='AllSuccs' data-ref="96AllSuccs">AllSuccs</a></span>));</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <b>return</b> <a class="local col4 ref" href="#104it" title='it' data-ref="104it">it</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt; &gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">/// FindSuccToSinkTo - Find a successor to sink this instruction to.</i></td></tr>
<tr><th id="602">602</th><td><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="603">603</th><td><a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MachineSinking::FindSuccToSinkTo(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, bool &amp; BreakPHIEdge, AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="105MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="106MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="106MBB">MBB</dfn>,</td></tr>
<tr><th id="604">604</th><td>                                 <em>bool</em> &amp;<dfn class="local col7 decl" id="107BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="107BreakPHIEdge">BreakPHIEdge</dfn>,</td></tr>
<tr><th id="605">605</th><td>                                 <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col8 decl" id="108AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="108AllSuccessors">AllSuccessors</dfn>) {</td></tr>
<tr><th id="606">606</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB &amp;&amp; &quot;Invalid MachineBasicBlock!&quot;) ? void (0) : __assert_fail (&quot;MBB &amp;&amp; \&quot;Invalid MachineBasicBlock!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineSink.cpp&quot;, 606, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col6 ref" href="#106MBB" title='MBB' data-ref="106MBB">MBB</a> &amp;&amp; <q>"Invalid MachineBasicBlock!"</q>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <i>// Loop over all the operands of the specified instruction.  If there is</i></td></tr>
<tr><th id="609">609</th><td><i>  // anything we can't handle, bail out.</i></td></tr>
<tr><th id="610">610</th><td><i></i></td></tr>
<tr><th id="611">611</th><td><i>  // SuccToSinkTo - This is the successor to sink this instruction to, once we</i></td></tr>
<tr><th id="612">612</th><td><i>  // decide.</i></td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="109SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="109SuccToSinkTo">SuccToSinkTo</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="614">614</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110i" title='i' data-type='unsigned int' data-ref="110i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="111e" title='e' data-type='unsigned int' data-ref="111e">e</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a> != <a class="local col1 ref" href="#111e" title='e' data-ref="111e">e</a>; ++<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>) {</td></tr>
<tr><th id="615">615</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="112MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="112MO">MO</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>);</td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (!<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;  <i>// Ignore non-register operands.</i></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="113Reg" title='Reg' data-type='unsigned int' data-ref="113Reg">Reg</dfn> = <a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="619">619</th><td>    <b>if</b> (<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a>)) {</td></tr>
<tr><th id="622">622</th><td>      <b>if</b> (<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="623">623</th><td>        <i>// If the physreg has no defs anywhere, it's just an ambient register</i></td></tr>
<tr><th id="624">624</th><td><i>        // and we can freely move its uses. Alternatively, if it's allocatable,</i></td></tr>
<tr><th id="625">625</th><td><i>        // it could get allocated to something with a def during allocation.</i></td></tr>
<tr><th id="626">626</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a>))</td></tr>
<tr><th id="627">627</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="628">628</th><td>      } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="629">629</th><td>        <i>// A def that isn't dead. We can't move it.</i></td></tr>
<tr><th id="630">630</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="631">631</th><td>      }</td></tr>
<tr><th id="632">632</th><td>    } <b>else</b> {</td></tr>
<tr><th id="633">633</th><td>      <i>// Virtual register uses are always safe to sink.</i></td></tr>
<tr><th id="634">634</th><td>      <b>if</b> (<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) <b>continue</b>;</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>      <i>// If it's not safe to move defs of the register class, then abort.</i></td></tr>
<tr><th id="637">637</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" title='llvm::TargetInstrInfo::isSafeToMoveRegClassDefs' data-ref="_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE">isSafeToMoveRegClassDefs</a>(<a class="tu member" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a>)))</td></tr>
<tr><th id="638">638</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>      <i>// Virtual register defs can only be sunk if all their uses are in blocks</i></td></tr>
<tr><th id="641">641</th><td><i>      // dominated by one of the successors.</i></td></tr>
<tr><th id="642">642</th><td>      <b>if</b> (<a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>) {</td></tr>
<tr><th id="643">643</th><td>        <i>// If a previous operand picked a block to sink to, then this operand</i></td></tr>
<tr><th id="644">644</th><td><i>        // must be sinkable to the same block.</i></td></tr>
<tr><th id="645">645</th><td>        <em>bool</em> <dfn class="local col4 decl" id="114LocalUse" title='LocalUse' data-type='bool' data-ref="114LocalUse">LocalUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="646">646</th><td>        <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">AllUsesDominatedByBlock</a>(<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a>, <a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>, <a class="local col6 ref" href="#106MBB" title='MBB' data-ref="106MBB">MBB</a>,</td></tr>
<tr><th id="647">647</th><td>                                     <span class='refarg'><a class="local col7 ref" href="#107BreakPHIEdge" title='BreakPHIEdge' data-ref="107BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col4 ref" href="#114LocalUse" title='LocalUse' data-ref="114LocalUse">LocalUse</a></span>))</td></tr>
<tr><th id="648">648</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>        <b>continue</b>;</td></tr>
<tr><th id="651">651</th><td>      }</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>      <i>// Otherwise, we should look at all the successors and decide which one</i></td></tr>
<tr><th id="654">654</th><td><i>      // we should sink to. If we have reliable block frequency information</i></td></tr>
<tr><th id="655">655</th><td><i>      // (frequency != 0) available, give successors with smaller frequencies</i></td></tr>
<tr><th id="656">656</th><td><i>      // higher priority, otherwise prioritize smaller loop depths.</i></td></tr>
<tr><th id="657">657</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="115SuccBlock" title='SuccBlock' data-type='llvm::MachineBasicBlock *' data-ref="115SuccBlock">SuccBlock</dfn> :</td></tr>
<tr><th id="658">658</th><td>           <a class="tu member" href="#_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" title='(anonymous namespace)::MachineSinking::GetAllSortedSuccessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">GetAllSortedSuccessors</a>(<span class='refarg'><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a></span>, <a class="local col6 ref" href="#106MBB" title='MBB' data-ref="106MBB">MBB</a>, <span class='refarg'><a class="local col8 ref" href="#108AllSuccessors" title='AllSuccessors' data-ref="108AllSuccessors">AllSuccessors</a></span>)) {</td></tr>
<tr><th id="659">659</th><td>        <em>bool</em> <dfn class="local col6 decl" id="116LocalUse" title='LocalUse' data-type='bool' data-ref="116LocalUse">LocalUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="660">660</th><td>        <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_">AllUsesDominatedByBlock</a>(<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a>, <a class="local col5 ref" href="#115SuccBlock" title='SuccBlock' data-ref="115SuccBlock">SuccBlock</a>, <a class="local col6 ref" href="#106MBB" title='MBB' data-ref="106MBB">MBB</a>,</td></tr>
<tr><th id="661">661</th><td>                                    <span class='refarg'><a class="local col7 ref" href="#107BreakPHIEdge" title='BreakPHIEdge' data-ref="107BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col6 ref" href="#116LocalUse" title='LocalUse' data-ref="116LocalUse">LocalUse</a></span>)) {</td></tr>
<tr><th id="662">662</th><td>          <a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a> = <a class="local col5 ref" href="#115SuccBlock" title='SuccBlock' data-ref="115SuccBlock">SuccBlock</a>;</td></tr>
<tr><th id="663">663</th><td>          <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>        }</td></tr>
<tr><th id="665">665</th><td>        <b>if</b> (<a class="local col6 ref" href="#116LocalUse" title='LocalUse' data-ref="116LocalUse">LocalUse</a>)</td></tr>
<tr><th id="666">666</th><td>          <i>// Def is used locally, it's never safe to move this def.</i></td></tr>
<tr><th id="667">667</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="668">668</th><td>      }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>      <i>// If we couldn't find a block to sink to, ignore this instruction.</i></td></tr>
<tr><th id="671">671</th><td>      <b>if</b> (!<a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="672">672</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="673">673</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756">isProfitableToSinkTo</a>(<a class="local col3 ref" href="#113Reg" title='Reg' data-ref="113Reg">Reg</a>, <span class='refarg'><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a></span>, <a class="local col6 ref" href="#106MBB" title='MBB' data-ref="106MBB">MBB</a>, <a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>, <span class='refarg'><a class="local col8 ref" href="#108AllSuccessors" title='AllSuccessors' data-ref="108AllSuccessors">AllSuccessors</a></span>))</td></tr>
<tr><th id="674">674</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="675">675</th><td>    }</td></tr>
<tr><th id="676">676</th><td>  }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <i>// It is not possible to sink an instruction into its own block.  This can</i></td></tr>
<tr><th id="679">679</th><td><i>  // happen with loops.</i></td></tr>
<tr><th id="680">680</th><td>  <b>if</b> (<a class="local col6 ref" href="#106MBB" title='MBB' data-ref="106MBB">MBB</a> == <a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="681">681</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i>// It's not safe to sink instructions to EH landing pad. Control flow into</i></td></tr>
<tr><th id="684">684</th><td><i>  // landing pad is implicitly defined.</i></td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (<a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a> &amp;&amp; <a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="686">686</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <b>return</b> <a class="local col9 ref" href="#109SuccToSinkTo" title='SuccToSinkTo' data-ref="109SuccToSinkTo">SuccToSinkTo</a>;</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// Return true if MI is likely to be usable as a memory operation by the</i></td></tr>
<tr><th id="692">692</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// implicit null check optimization.</i></td></tr>
<tr><th id="693">693</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">///</i></td></tr>
<tr><th id="694">694</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// This is a "best effort" heuristic, and should not be relied upon for</i></td></tr>
<tr><th id="695">695</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// correctness.  This returning true does not guarantee that the implicit null</i></td></tr>
<tr><th id="696">696</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// check optimization is legal over MI, and this returning false does not</i></td></tr>
<tr><th id="697">697</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// guarantee MI cannot possibly be used to do a null check.</i></td></tr>
<tr><th id="698">698</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='SinkingPreventsImplicitNullCheck' data-type='bool SinkingPreventsImplicitNullCheck(llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">SinkingPreventsImplicitNullCheck</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn>,</td></tr>
<tr><th id="699">699</th><td>                                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="118TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="118TII">TII</dfn>,</td></tr>
<tr><th id="700">700</th><td>                                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="119TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="119TRI">TRI</dfn>) {</td></tr>
<tr><th id="701">701</th><td>  <b>using</b> <dfn class="local col0 typedef" id="120MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="120MachineBranchPredicate">MachineBranchPredicate</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate">MachineBranchPredicate</a>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="121MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="121MBB">MBB</dfn> = <a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="704">704</th><td>  <b>if</b> (<a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="122PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *' data-ref="122PredMBB">PredMBB</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="708">708</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="123PredBB" title='PredBB' data-type='const llvm::BasicBlock *' data-ref="123PredBB">PredBB</dfn> = <a class="local col2 ref" href="#122PredMBB" title='PredMBB' data-ref="122PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// Frontends that don't use implicit null checks have no reason to emit</i></td></tr>
<tr><th id="711">711</th><td><i>  // branches with make.implicit metadata, and this function should always</i></td></tr>
<tr><th id="712">712</th><td><i>  // return false for them.</i></td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123PredBB" title='PredBB' data-ref="123PredBB">PredBB</a> ||</td></tr>
<tr><th id="714">714</th><td>      !<a class="local col3 ref" href="#123PredBB" title='PredBB' data-ref="123PredBB">PredBB</a>-&gt;<a class="ref" href="../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock13getTerminatorEv" title='llvm::BasicBlock::getTerminator' data-ref="_ZNK4llvm10BasicBlock13getTerminatorEv">getTerminator</a>()-&gt;<a class="ref" href="../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataEj" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataEj">getMetadata</a>(<a class="type" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a>::<a class="enum" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext::MD_make_implicit" title='llvm::LLVMContext::MD_make_implicit' data-ref="llvm::LLVMContext::MD_make_implicit">MD_make_implicit</a>))</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="124BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="124BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="718">718</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="125Offset" title='Offset' data-type='int64_t' data-ref="125Offset">Offset</dfn>;</td></tr>
<tr><th id="719">719</th><td>  <b>if</b> (!<a class="local col8 ref" href="#118TII" title='TII' data-ref="118TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#124BaseOp" title='BaseOp' data-ref="124BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col5 ref" href="#125Offset" title='Offset' data-ref="125Offset">Offset</a></span>, <a class="local col9 ref" href="#119TRI" title='TRI' data-ref="119TRI">TRI</a>))</td></tr>
<tr><th id="720">720</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (!<a class="local col4 ref" href="#124BaseOp" title='BaseOp' data-ref="124BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>()))</td></tr>
<tr><th id="726">726</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <a class="local col0 typedef" href="#120MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="120MachineBranchPredicate">MachineBranchPredicate</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev" title='llvm::TargetInstrInfo::MachineBranchPredicate::MachineBranchPredicate' data-ref="_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev"></a><dfn class="local col6 decl" id="126MBP" title='MBP' data-type='MachineBranchPredicate' data-ref="126MBP">MBP</dfn>;</td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (<a class="local col8 ref" href="#118TII" title='TII' data-ref="118TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb" title='llvm::TargetInstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb">analyzeBranchPredicate</a>(<span class='refarg'>*<a class="local col2 ref" href="#122PredMBB" title='PredMBB' data-ref="122PredMBB">PredMBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a></span>, <b>false</b>))</td></tr>
<tr><th id="730">730</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <b>return</b> <a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="733">733</th><td>         (<a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate">Predicate</a> == <a class="local col0 typedef" href="#120MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="120MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_NE" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_NE' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_NE">PRED_NE</a> ||</td></tr>
<tr><th id="734">734</th><td>          <a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate">Predicate</a> == <a class="local col0 typedef" href="#120MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="120MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_EQ" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_EQ' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_EQ">PRED_EQ</a>) &amp;&amp;</td></tr>
<tr><th id="735">735</th><td>         <a class="local col6 ref" href="#126MBP" title='MBP' data-ref="126MBP">MBP</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#124BaseOp" title='BaseOp' data-ref="124BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="736">736</th><td>}</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i class="doc" data-doc="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE">/// Sink an instruction and its associated debug instructions. If the debug</i></td></tr>
<tr><th id="739">739</th><td><i class="doc" data-doc="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE">/// instructions to be sunk are already known, they can be provided in DbgVals.</i></td></tr>
<tr><th id="740">740</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE" title='performSink' data-type='void performSink(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; SuccToSinkTo, MachineBasicBlock::iterator InsertPos, SmallVectorImpl&lt;llvm::MachineInstr *&gt; * DbgVals = nullptr)' data-ref="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE">performSink</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="127MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="128SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock &amp;' data-ref="128SuccToSinkTo">SuccToSinkTo</dfn>,</td></tr>
<tr><th id="741">741</th><td>                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="129InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="129InsertPos">InsertPos</dfn>,</td></tr>
<tr><th id="742">742</th><td>                        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; *<dfn class="local col0 decl" id="130DbgVals" title='DbgVals' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; *' data-ref="130DbgVals">DbgVals</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="743">743</th><td>  <i>// If debug values are provided use those, otherwise call collectDebugValues.</i></td></tr>
<tr><th id="744">744</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="131DbgValuesToSink" title='DbgValuesToSink' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="131DbgValuesToSink">DbgValuesToSink</dfn>;</td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col0 ref" href="#130DbgVals" title='DbgVals' data-ref="130DbgVals">DbgVals</a>)</td></tr>
<tr><th id="746">746</th><td>    <a class="local col1 ref" href="#131DbgValuesToSink" title='DbgValuesToSink' data-ref="131DbgValuesToSink">DbgValuesToSink</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_">insert</a>(<a class="local col1 ref" href="#131DbgValuesToSink" title='DbgValuesToSink' data-ref="131DbgValuesToSink">DbgValuesToSink</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="747">747</th><td>                           <a class="local col0 ref" href="#130DbgVals" title='DbgVals' data-ref="130DbgVals">DbgVals</a>-&gt;<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col0 ref" href="#130DbgVals" title='DbgVals' data-ref="130DbgVals">DbgVals</a>-&gt;<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="748">748</th><td>  <b>else</b></td></tr>
<tr><th id="749">749</th><td>    <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18collectDebugValuesERNS_15SmallVectorImplIPS0_EE" title='llvm::MachineInstr::collectDebugValues' data-ref="_ZN4llvm12MachineInstr18collectDebugValuesERNS_15SmallVectorImplIPS0_EE">collectDebugValues</a>(<span class='refarg'><a class="local col1 ref" href="#131DbgValuesToSink" title='DbgValuesToSink' data-ref="131DbgValuesToSink">DbgValuesToSink</a></span>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <i>// If we cannot find a location to use (merge with), then we erase the debug</i></td></tr>
<tr><th id="752">752</th><td><i>  // location to prevent debug-info driven tools from potentially reporting</i></td></tr>
<tr><th id="753">753</th><td><i>  // wrong location information.</i></td></tr>
<tr><th id="754">754</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128SuccToSinkTo" title='SuccToSinkTo' data-ref="128SuccToSinkTo">SuccToSinkTo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="local col9 ref" href="#129InsertPos" title='InsertPos' data-ref="129InsertPos">InsertPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#128SuccToSinkTo" title='SuccToSinkTo' data-ref="128SuccToSinkTo">SuccToSinkTo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="755">755</th><td>    <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1EPKNS_10DILocationE" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1EPKNS_10DILocationE"></a><a class="type" href="../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocation" title='llvm::DILocation' data-ref="llvm::DILocation">DILocation</a>::<a class="ref" href="../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm10DILocation17getMergedLocationEPKS0_S2_" title='llvm::DILocation::getMergedLocation' data-ref="_ZN4llvm10DILocation17getMergedLocationEPKS0_S2_">getMergedLocation</a>(<a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="756">756</th><td>                                                 <a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="local col9 ref" href="#129InsertPos" title='InsertPos' data-ref="129InsertPos">InsertPos</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>()));</td></tr>
<tr><th id="757">757</th><td>  <b>else</b></td></tr>
<tr><th id="758">758</th><td>    <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <i>// Move the instruction.</i></td></tr>
<tr><th id="761">761</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="132ParentBlock" title='ParentBlock' data-type='llvm::MachineBasicBlock *' data-ref="132ParentBlock">ParentBlock</dfn> = <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="762">762</th><td>  <a class="local col8 ref" href="#128SuccToSinkTo" title='SuccToSinkTo' data-ref="128SuccToSinkTo">SuccToSinkTo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#129InsertPos" title='InsertPos' data-ref="129InsertPos">InsertPos</a>, <a class="local col2 ref" href="#132ParentBlock" title='ParentBlock' data-ref="132ParentBlock">ParentBlock</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>,</td></tr>
<tr><th id="763">763</th><td>                      <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>));</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>// Move previously adjacent debug value instructions to the insert position.</i></td></tr>
<tr><th id="766">766</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::MachineInstr*}::iterator" title='llvm::SmallVectorImpl&lt;llvm::MachineInstr *&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::MachineInstr*}::iterator">iterator</a> <dfn class="local col3 decl" id="133DBI" title='DBI' data-type='SmallVectorImpl&lt;MachineInstr *&gt;::iterator' data-ref="133DBI">DBI</dfn> = <a class="local col1 ref" href="#131DbgValuesToSink" title='DbgValuesToSink' data-ref="131DbgValuesToSink">DbgValuesToSink</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="767">767</th><td>                                                 <dfn class="local col4 decl" id="134DBE" title='DBE' data-type='SmallVectorImpl&lt;MachineInstr *&gt;::iterator' data-ref="134DBE">DBE</dfn> = <a class="local col1 ref" href="#131DbgValuesToSink" title='DbgValuesToSink' data-ref="131DbgValuesToSink">DbgValuesToSink</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="768">768</th><td>       <a class="local col3 ref" href="#133DBI" title='DBI' data-ref="133DBI">DBI</a> != <a class="local col4 ref" href="#134DBE" title='DBE' data-ref="134DBE">DBE</a>; ++<a class="local col3 ref" href="#133DBI" title='DBI' data-ref="133DBI">DBI</a>) {</td></tr>
<tr><th id="769">769</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="135DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="135DbgMI">DbgMI</dfn> = *<a class="local col3 ref" href="#133DBI" title='DBI' data-ref="133DBI">DBI</a>;</td></tr>
<tr><th id="770">770</th><td>    <a class="local col8 ref" href="#128SuccToSinkTo" title='SuccToSinkTo' data-ref="128SuccToSinkTo">SuccToSinkTo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#129InsertPos" title='InsertPos' data-ref="129InsertPos">InsertPos</a>, <a class="local col2 ref" href="#132ParentBlock" title='ParentBlock' data-ref="132ParentBlock">ParentBlock</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#135DbgMI" title='DbgMI' data-ref="135DbgMI">DbgMI</a>,</td></tr>
<tr><th id="771">771</th><td>                        <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col5 ref" href="#135DbgMI" title='DbgMI' data-ref="135DbgMI">DbgMI</a>));</td></tr>
<tr><th id="772">772</th><td>  }</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">/// SinkInstruction - Determine whether it is safe to sink the specified machine</i></td></tr>
<tr><th id="776">776</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">/// instruction out of its current block into a successor.</i></td></tr>
<tr><th id="777">777</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" title='(anonymous namespace)::MachineSinking::SinkInstruction' data-type='bool (anonymous namespace)::MachineSinking::SinkInstruction(llvm::MachineInstr &amp; MI, bool &amp; SawStore, AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">SinkInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="136MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="137SawStore" title='SawStore' data-type='bool &amp;' data-ref="137SawStore">SawStore</dfn>,</td></tr>
<tr><th id="778">778</th><td>                                     <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col8 decl" id="138AllSuccessors" title='AllSuccessors' data-type='AllSuccsCache &amp;' data-ref="138AllSuccessors">AllSuccessors</dfn>) {</td></tr>
<tr><th id="779">779</th><td>  <i>// Don't sink instructions that the target prefers not to sink.</i></td></tr>
<tr><th id="780">780</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::shouldSink' data-ref="_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>))</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <i>// Check if it's safe to move the instruction.</i></td></tr>
<tr><th id="784">784</th><td>  <b>if</b> (!<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::AA">AA</a>, <span class='refarg'><a class="local col7 ref" href="#137SawStore" title='SawStore' data-ref="137SawStore">SawStore</a></span>))</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <i>// Convergent operations may not be made control-dependent on additional</i></td></tr>
<tr><th id="788">788</th><td><i>  // values.</i></td></tr>
<tr><th id="789">789</th><td>  <b>if</b> (<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE" title='llvm::MachineInstr::isConvergent' data-ref="_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE">isConvergent</a>())</td></tr>
<tr><th id="790">790</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <i>// Don't break implicit null checks.  This is a performance heuristic, and not</i></td></tr>
<tr><th id="793">793</th><td><i>  // required for correctness.</i></td></tr>
<tr><th id="794">794</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='SinkingPreventsImplicitNullCheck' data-use='c' data-ref="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">SinkingPreventsImplicitNullCheck</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TRI">TRI</a>))</td></tr>
<tr><th id="795">795</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <i>// FIXME: This should include support for sinking instructions within the</i></td></tr>
<tr><th id="798">798</th><td><i>  // block they are currently in to shorten the live ranges.  We often get</i></td></tr>
<tr><th id="799">799</th><td><i>  // instructions sunk into the top of a large block, but it would be better to</i></td></tr>
<tr><th id="800">800</th><td><i>  // also sink them down before their first use in the block.  This xform has to</i></td></tr>
<tr><th id="801">801</th><td><i>  // be careful not to *increase* register pressure though, e.g. sinking</i></td></tr>
<tr><th id="802">802</th><td><i>  // "x = y + z" down if it kills y and z would increase the live ranges of y</i></td></tr>
<tr><th id="803">803</th><td><i>  // and z and only shrink the live range of x.</i></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>  <em>bool</em> <dfn class="local col9 decl" id="139BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="139BreakPHIEdge">BreakPHIEdge</dfn> = <b>false</b>;</td></tr>
<tr><th id="806">806</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="140ParentBlock" title='ParentBlock' data-type='llvm::MachineBasicBlock *' data-ref="140ParentBlock">ParentBlock</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="807">807</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="141SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="141SuccToSinkTo">SuccToSinkTo</dfn> =</td></tr>
<tr><th id="808">808</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a></span>, <a class="local col0 ref" href="#140ParentBlock" title='ParentBlock' data-ref="140ParentBlock">ParentBlock</a>, <span class='refarg'><a class="local col9 ref" href="#139BreakPHIEdge" title='BreakPHIEdge' data-ref="139BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col8 ref" href="#138AllSuccessors" title='AllSuccessors' data-ref="138AllSuccessors">AllSuccessors</a></span>);</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <i>// If there are no outputs, it must have side-effects.</i></td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (!<a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="812">812</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <i>// If the instruction to move defines a dead physical register which is live</i></td></tr>
<tr><th id="815">815</th><td><i>  // when leaving the basic block, don't move it because it could turn into a</i></td></tr>
<tr><th id="816">816</th><td><i>  // "zombie" define of that preg. E.g., EFLAGS. (&lt;rdar://problem/8030636&gt;)</i></td></tr>
<tr><th id="817">817</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="142I" title='I' data-type='unsigned int' data-ref="142I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="143E" title='E' data-type='unsigned int' data-ref="143E">E</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#142I" title='I' data-ref="142I">I</a> != <a class="local col3 ref" href="#143E" title='E' data-ref="143E">E</a>; ++<a class="local col2 ref" href="#142I" title='I' data-ref="142I">I</a>) {</td></tr>
<tr><th id="818">818</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="144MO">MO</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142I" title='I' data-ref="142I">I</a>);</td></tr>
<tr><th id="819">819</th><td>    <b>if</b> (!<a class="local col4 ref" href="#144MO" title='MO' data-ref="144MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="820">820</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="145Reg" title='Reg' data-type='unsigned int' data-ref="145Reg">Reg</dfn> = <a class="local col4 ref" href="#144MO" title='MO' data-ref="144MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="821">821</th><td>    <b>if</b> (<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a> == <var>0</var> || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="822">822</th><td>    <b>if</b> (<a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>))</td></tr>
<tr><th id="823">823</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="824">824</th><td>  }</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot;Sink instr &quot; &lt;&lt; MI &lt;&lt; &quot;\tinto block &quot; &lt;&lt; *SuccToSinkTo; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Sink instr "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tinto block "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> *<a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>);</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <i>// If the block has multiple predecessors, this is a critical edge.</i></td></tr>
<tr><th id="829">829</th><td><i>  // Decide if we can sink along it or need to break the edge.</i></td></tr>
<tr><th id="830">830</th><td>  <b>if</b> (<a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="831">831</th><td>    <i>// We cannot sink a load across a critical edge - there may be stores in</i></td></tr>
<tr><th id="832">832</th><td><i>    // other code paths.</i></td></tr>
<tr><th id="833">833</th><td>    <em>bool</em> <dfn class="local col6 decl" id="146TryBreak" title='TryBreak' data-type='bool' data-ref="146TryBreak">TryBreak</dfn> = <b>false</b>;</td></tr>
<tr><th id="834">834</th><td>    <em>bool</em> <dfn class="local col7 decl" id="147store" title='store' data-type='bool' data-ref="147store">store</dfn> = <b>true</b>;</td></tr>
<tr><th id="835">835</th><td>    <b>if</b> (!<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::AA">AA</a>, <span class='refarg'><a class="local col7 ref" href="#147store" title='store' data-ref="147store">store</a></span>)) {</td></tr>
<tr><th id="836">836</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** NOTE: Won&apos;t sink load along critical edge.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** NOTE: Won't sink load along critical edge.\n"</q>);</td></tr>
<tr><th id="837">837</th><td>      <a class="local col6 ref" href="#146TryBreak" title='TryBreak' data-ref="146TryBreak">TryBreak</a> = <b>true</b>;</td></tr>
<tr><th id="838">838</th><td>    }</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>    <i>// We don't want to sink across a critical edge if we don't dominate the</i></td></tr>
<tr><th id="841">841</th><td><i>    // successor. We could be introducing calculations to new code paths.</i></td></tr>
<tr><th id="842">842</th><td>    <b>if</b> (!<a class="local col6 ref" href="#146TryBreak" title='TryBreak' data-ref="146TryBreak">TryBreak</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col0 ref" href="#140ParentBlock" title='ParentBlock' data-ref="140ParentBlock">ParentBlock</a>, <a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>)) {</td></tr>
<tr><th id="843">843</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** NOTE: Critical edge found\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** NOTE: Critical edge found\n"</q>);</td></tr>
<tr><th id="844">844</th><td>      <a class="local col6 ref" href="#146TryBreak" title='TryBreak' data-ref="146TryBreak">TryBreak</a> = <b>true</b>;</td></tr>
<tr><th id="845">845</th><td>    }</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <i>// Don't sink instructions into a loop.</i></td></tr>
<tr><th id="848">848</th><td>    <b>if</b> (!<a class="local col6 ref" href="#146TryBreak" title='TryBreak' data-ref="146TryBreak">TryBreak</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::isLoopHeader' data-ref="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE">isLoopHeader</a>(<a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>)) {</td></tr>
<tr><th id="849">849</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** NOTE: Loop header found\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** NOTE: Loop header found\n"</q>);</td></tr>
<tr><th id="850">850</th><td>      <a class="local col6 ref" href="#146TryBreak" title='TryBreak' data-ref="146TryBreak">TryBreak</a> = <b>true</b>;</td></tr>
<tr><th id="851">851</th><td>    }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>    <i>// Otherwise we are OK with sinking along a critical edge.</i></td></tr>
<tr><th id="854">854</th><td>    <b>if</b> (!<a class="local col6 ref" href="#146TryBreak" title='TryBreak' data-ref="146TryBreak">TryBreak</a>)</td></tr>
<tr><th id="855">855</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot;Sinking along critical edge.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Sinking along critical edge.\n"</q>);</td></tr>
<tr><th id="856">856</th><td>    <b>else</b> {</td></tr>
<tr><th id="857">857</th><td>      <i>// Mark this edge as to be split.</i></td></tr>
<tr><th id="858">858</th><td><i>      // If the edge can actually be split, the next iteration of the main loop</i></td></tr>
<tr><th id="859">859</th><td><i>      // will sink MI in the newly created block.</i></td></tr>
<tr><th id="860">860</th><td>      <em>bool</em> <dfn class="local col8 decl" id="148Status" title='Status' data-type='bool' data-ref="148Status">Status</dfn> =</td></tr>
<tr><th id="861">861</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a></span>, <a class="local col0 ref" href="#140ParentBlock" title='ParentBlock' data-ref="140ParentBlock">ParentBlock</a>, <a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>, <a class="local col9 ref" href="#139BreakPHIEdge" title='BreakPHIEdge' data-ref="139BreakPHIEdge">BreakPHIEdge</a>);</td></tr>
<tr><th id="862">862</th><td>      <b>if</b> (!<a class="local col8 ref" href="#148Status" title='Status' data-ref="148Status">Status</a>)</td></tr>
<tr><th id="863">863</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** PUNTING: Not legal or profitable to &quot; &quot;break critical edge\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** PUNTING: Not legal or profitable to "</q></td></tr>
<tr><th id="864">864</th><td>                             <q>"break critical edge\n"</q>);</td></tr>
<tr><th id="865">865</th><td>      <i>// The instruction will not be sunk this time.</i></td></tr>
<tr><th id="866">866</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="867">867</th><td>    }</td></tr>
<tr><th id="868">868</th><td>  }</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <b>if</b> (<a class="local col9 ref" href="#139BreakPHIEdge" title='BreakPHIEdge' data-ref="139BreakPHIEdge">BreakPHIEdge</a>) {</td></tr>
<tr><th id="871">871</th><td>    <i>// BreakPHIEdge is true if all the uses are in the successor MBB being</i></td></tr>
<tr><th id="872">872</th><td><i>    // sunken into and they are all PHI nodes. In this case, machine-sink must</i></td></tr>
<tr><th id="873">873</th><td><i>    // break the critical edge first.</i></td></tr>
<tr><th id="874">874</th><td>    <em>bool</em> <dfn class="local col9 decl" id="149Status" title='Status' data-type='bool' data-ref="149Status">Status</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a></span>, <a class="local col0 ref" href="#140ParentBlock" title='ParentBlock' data-ref="140ParentBlock">ParentBlock</a>,</td></tr>
<tr><th id="875">875</th><td>                                            <a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>, <a class="local col9 ref" href="#139BreakPHIEdge" title='BreakPHIEdge' data-ref="139BreakPHIEdge">BreakPHIEdge</a>);</td></tr>
<tr><th id="876">876</th><td>    <b>if</b> (!<a class="local col9 ref" href="#149Status" title='Status' data-ref="149Status">Status</a>)</td></tr>
<tr><th id="877">877</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-sink&quot;)) { dbgs() &lt;&lt; &quot; *** PUNTING: Not legal or profitable to &quot; &quot;break critical edge\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" *** PUNTING: Not legal or profitable to "</q></td></tr>
<tr><th id="878">878</th><td>                           <q>"break critical edge\n"</q>);</td></tr>
<tr><th id="879">879</th><td>    <i>// The instruction will not be sunk this time.</i></td></tr>
<tr><th id="880">880</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <i>// Determine where to insert into. Skip phi nodes.</i></td></tr>
<tr><th id="884">884</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="150InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="150InsertPos">InsertPos</dfn> = <a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="885">885</th><td>  <b>while</b> (<a class="local col0 ref" href="#150InsertPos" title='InsertPos' data-ref="150InsertPos">InsertPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col0 ref" href="#150InsertPos" title='InsertPos' data-ref="150InsertPos">InsertPos</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="886">886</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#150InsertPos" title='InsertPos' data-ref="150InsertPos">InsertPos</a>;</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <a class="tu ref" href="#_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE" title='performSink' data-use='c' data-ref="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE">performSink</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#141SuccToSinkTo" title='SuccToSinkTo' data-ref="141SuccToSinkTo">SuccToSinkTo</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150InsertPos" title='InsertPos' data-ref="150InsertPos">InsertPos</a>);</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>  <i>// Conservatively, clear any kill flags, since it's possible that they are no</i></td></tr>
<tr><th id="891">891</th><td><i>  // longer correct.</i></td></tr>
<tr><th id="892">892</th><td><i>  // Note that we have to clear the kill flags for any register this instruction</i></td></tr>
<tr><th id="893">893</th><td><i>  // uses as we may sink over another instruction which currently kills the</i></td></tr>
<tr><th id="894">894</th><td><i>  // used registers.</i></td></tr>
<tr><th id="895">895</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="151MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="151MO">MO</dfn> : <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (<a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="897">897</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags">RegsToClearKillFlags</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()); <i>// Remember to clear kill flags.</i></td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="901">901</th><td>}</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="904">904</th><td><i>// This pass is not intended to be a replacement or a complete alternative</i></td></tr>
<tr><th id="905">905</th><td><i>// for the pre-ra machine sink pass. It is only designed to sink COPY</i></td></tr>
<tr><th id="906">906</th><td><i>// instructions which should be handled after RA.</i></td></tr>
<tr><th id="907">907</th><td><i>//</i></td></tr>
<tr><th id="908">908</th><td><i>// This pass sinks COPY instructions into a successor block, if the COPY is not</i></td></tr>
<tr><th id="909">909</th><td><i>// used in the current block and the COPY is live-in to a single successor</i></td></tr>
<tr><th id="910">910</th><td><i>// (i.e., doesn't require the COPY to be duplicated).  This avoids executing the</i></td></tr>
<tr><th id="911">911</th><td><i>// copy on paths where their results aren't needed.  This also exposes</i></td></tr>
<tr><th id="912">912</th><td><i>// additional opportunites for dead copy elimination and shrink wrapping.</i></td></tr>
<tr><th id="913">913</th><td><i>//</i></td></tr>
<tr><th id="914">914</th><td><i>// These copies were either not handled by or are inserted after the MachineSink</i></td></tr>
<tr><th id="915">915</th><td><i>// pass. As an example of the former case, the MachineSink pass cannot sink</i></td></tr>
<tr><th id="916">916</th><td><i>// COPY instructions with allocatable source registers; for AArch64 these type</i></td></tr>
<tr><th id="917">917</th><td><i>// of copy instructions are frequently used to move function parameters (PhyReg)</i></td></tr>
<tr><th id="918">918</th><td><i>// into virtual registers in the entry block.</i></td></tr>
<tr><th id="919">919</th><td><i>//</i></td></tr>
<tr><th id="920">920</th><td><i>// For the machine IR below, this pass will sink %w19 in the entry into its</i></td></tr>
<tr><th id="921">921</th><td><i>// successor (%bb.1) because %w19 is only live-in in %bb.1.</i></td></tr>
<tr><th id="922">922</th><td><i>// %bb.0:</i></td></tr>
<tr><th id="923">923</th><td><i>//   %wzr = SUBSWri %w1, 1</i></td></tr>
<tr><th id="924">924</th><td><i>//   %w19 = COPY %w0</i></td></tr>
<tr><th id="925">925</th><td><i>//   Bcc 11, %bb.2</i></td></tr>
<tr><th id="926">926</th><td><i>// %bb.1:</i></td></tr>
<tr><th id="927">927</th><td><i>//   Live Ins: %w19</i></td></tr>
<tr><th id="928">928</th><td><i>//   BL @fun</i></td></tr>
<tr><th id="929">929</th><td><i>//   %w0 = ADDWrr %w0, %w19</i></td></tr>
<tr><th id="930">930</th><td><i>//   RET %w0</i></td></tr>
<tr><th id="931">931</th><td><i>// %bb.2:</i></td></tr>
<tr><th id="932">932</th><td><i>//   %w0 = COPY %wzr</i></td></tr>
<tr><th id="933">933</th><td><i>//   RET %w0</i></td></tr>
<tr><th id="934">934</th><td><i>// As we sink %w19 (CSR in AArch64) into %bb.1, the shrink-wrapping pass will be</i></td></tr>
<tr><th id="935">935</th><td><i>// able to see %bb.0 as a candidate.</i></td></tr>
<tr><th id="936">936</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="937">937</th><td><b>namespace</b> {</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking">PostRAMachineSinking</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="940">940</th><td><b>public</b>:</td></tr>
<tr><th id="941">941</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostRAMachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::PostRAMachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="152MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="152MF">MF</dfn>) override;</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID">ID</dfn>;</td></tr>
<tr><th id="944">944</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120PostRAMachineSinkingC1Ev" title='(anonymous namespace)::PostRAMachineSinking::PostRAMachineSinking' data-type='void (anonymous namespace)::PostRAMachineSinking::PostRAMachineSinking()' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinkingC1Ev">PostRAMachineSinking</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID">ID</a>) {}</td></tr>
<tr><th id="945">945</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120PostRAMachineSinking11getPassNameEv" title='(anonymous namespace)::PostRAMachineSinking::getPassName' data-type='llvm::StringRef (anonymous namespace)::PostRAMachineSinking::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120PostRAMachineSinking11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PostRA Machine Sink"</q>; }</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120PostRAMachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PostRAMachineSinking::getAnalysisUsage' data-type='void (anonymous namespace)::PostRAMachineSinking::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120PostRAMachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="153AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="153AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="948">948</th><td>    <a class="local col3 ref" href="#153AU" title='AU' data-ref="153AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="949">949</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#153AU" title='AU' data-ref="153AU">AU</a></span>);</td></tr>
<tr><th id="950">950</th><td>  }</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120PostRAMachineSinking21getRequiredPropertiesEv" title='(anonymous namespace)::PostRAMachineSinking::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::PostRAMachineSinking::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_120PostRAMachineSinking21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="953">953</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="954">954</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="955">955</th><td>  }</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><b>private</b>:</td></tr>
<tr><th id="958">958</th><td>  <i class="doc">/// Track which register units have been modified and used.</i></td></tr>
<tr><th id="959">959</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl" id="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</dfn>;</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <i class="doc" data-doc="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">/// Track DBG_VALUEs of (unmodified) register units.</i></td></tr>
<tr><th id="962">962</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/TinyPtrVector.h.html#llvm::TinyPtrVector" title='llvm::TinyPtrVector' data-ref="llvm::TinyPtrVector">TinyPtrVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-type='DenseMap&lt;unsigned int, TinyPtrVector&lt;llvm::MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">SeenDbgInstrs</dfn>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">/// Sink Copy instructions unused in the same block close to their uses in</i></td></tr>
<tr><th id="965">965</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">  /// successors.</i></td></tr>
<tr><th id="966">966</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::PostRAMachineSinking::tryToSinkCopy' data-type='bool (anonymous namespace)::PostRAMachineSinking::tryToSinkCopy(llvm::MachineBasicBlock &amp; BB, llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo * TRI, const llvm::TargetInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">tryToSinkCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="154BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="154BB">BB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="155MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="155MF">MF</dfn>,</td></tr>
<tr><th id="967">967</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="156TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="156TRI">TRI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="157TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="157TII">TII</dfn>);</td></tr>
<tr><th id="968">968</th><td>};</td></tr>
<tr><th id="969">969</th><td>} <i>// namespace</i></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking">PostRAMachineSinking</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="972">972</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::PostRAMachineSinkingID" title='llvm::PostRAMachineSinkingID' data-ref="llvm::PostRAMachineSinkingID">PostRAMachineSinkingID</dfn> = <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking">PostRAMachineSinking</a>::<a class="tu ref" href="#(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID">ID</a>;</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializePostRAMachineSinkingPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;PostRA Machine Sink&quot;, &quot;postra-machine-sink&quot;, &amp;PostRAMachineSinking::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PostRAMachineSinking&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePostRAMachineSinkingPassFlag; void llvm::initializePostRAMachineSinkingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePostRAMachineSinkingPassFlag, initializePostRAMachineSinkingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking">PostRAMachineSinking</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"postra-machine-sink"</q>,</td></tr>
<tr><th id="975">975</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PostRA Machine Sink"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" title='aliasWithRegsInLiveIn' data-type='bool aliasWithRegsInLiveIn(llvm::MachineBasicBlock &amp; MBB, unsigned int Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE">aliasWithRegsInLiveIn</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="158MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159Reg" title='Reg' data-type='unsigned int' data-ref="159Reg">Reg</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="160TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="160TRI">TRI</dfn>) {</td></tr>
<tr><th id="979">979</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="local col1 decl" id="161LiveInRegUnits" title='LiveInRegUnits' data-type='llvm::LiveRegUnits' data-ref="161LiveInRegUnits">LiveInRegUnits</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="local col0 ref" href="#160TRI" title='TRI' data-ref="160TRI">TRI</a>);</td></tr>
<tr><th id="980">980</th><td>  <a class="local col1 ref" href="#161LiveInRegUnits" title='LiveInRegUnits' data-ref="161LiveInRegUnits">LiveInRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveIns' data-ref="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a>);</td></tr>
<tr><th id="981">981</th><td>  <b>return</b> !<a class="local col1 ref" href="#161LiveInRegUnits" title='LiveInRegUnits' data-ref="161LiveInRegUnits">LiveInRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col9 ref" href="#159Reg" title='Reg' data-ref="159Reg">Reg</a>);</td></tr>
<tr><th id="982">982</th><td>}</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="985">985</th><td><dfn class="tu decl def" id="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-type='llvm::MachineBasicBlock * getSingleLiveInSuccBB(llvm::MachineBasicBlock &amp; CurBB, const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp; SinkableBBs, unsigned int Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="162CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="162CurBB">CurBB</dfn>,</td></tr>
<tr><th id="986">986</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col3 decl" id="163SinkableBBs" title='SinkableBBs' data-type='const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="163SinkableBBs">SinkableBBs</dfn>,</td></tr>
<tr><th id="987">987</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="164Reg" title='Reg' data-type='unsigned int' data-ref="164Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="165TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="165TRI">TRI</dfn>) {</td></tr>
<tr><th id="988">988</th><td>  <i>// Try to find a single sinkable successor in which Reg is live-in.</i></td></tr>
<tr><th id="989">989</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="166BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="166BB">BB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="990">990</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col7 decl" id="167SI" title='SI' data-type='llvm::MachineBasicBlock *' data-ref="167SI">SI</dfn> : <a class="local col3 ref" href="#163SinkableBBs" title='SinkableBBs' data-ref="163SinkableBBs">SinkableBBs</a>) {</td></tr>
<tr><th id="991">991</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" title='aliasWithRegsInLiveIn' data-use='c' data-ref="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE">aliasWithRegsInLiveIn</a>(<span class='refarg'>*<a class="local col7 ref" href="#167SI" title='SI' data-ref="167SI">SI</a></span>, <a class="local col4 ref" href="#164Reg" title='Reg' data-ref="164Reg">Reg</a>, <a class="local col5 ref" href="#165TRI" title='TRI' data-ref="165TRI">TRI</a>)) {</td></tr>
<tr><th id="992">992</th><td>      <i>// If BB is set here, Reg is live-in to at least two sinkable successors,</i></td></tr>
<tr><th id="993">993</th><td><i>      // so quit.</i></td></tr>
<tr><th id="994">994</th><td>      <b>if</b> (<a class="local col6 ref" href="#166BB" title='BB' data-ref="166BB">BB</a>)</td></tr>
<tr><th id="995">995</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="996">996</th><td>      <a class="local col6 ref" href="#166BB" title='BB' data-ref="166BB">BB</a> = <a class="local col7 ref" href="#167SI" title='SI' data-ref="167SI">SI</a>;</td></tr>
<tr><th id="997">997</th><td>    }</td></tr>
<tr><th id="998">998</th><td>  }</td></tr>
<tr><th id="999">999</th><td>  <i>// Reg is not live-in to any sinkable successors.</i></td></tr>
<tr><th id="1000">1000</th><td>  <b>if</b> (!<a class="local col6 ref" href="#166BB" title='BB' data-ref="166BB">BB</a>)</td></tr>
<tr><th id="1001">1001</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <i>// Check if any register aliased with Reg is live-in in other successors.</i></td></tr>
<tr><th id="1004">1004</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col8 decl" id="168SI" title='SI' data-type='llvm::MachineBasicBlock *' data-ref="168SI">SI</dfn> : <a class="local col2 ref" href="#162CurBB" title='CurBB' data-ref="162CurBB">CurBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="1005">1005</th><td>    <b>if</b> (!<a class="local col3 ref" href="#163SinkableBBs" title='SinkableBBs' data-ref="163SinkableBBs">SinkableBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col8 ref" href="#168SI" title='SI' data-ref="168SI">SI</a>) &amp;&amp; <a class="tu ref" href="#_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" title='aliasWithRegsInLiveIn' data-use='c' data-ref="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE">aliasWithRegsInLiveIn</a>(<span class='refarg'>*<a class="local col8 ref" href="#168SI" title='SI' data-ref="168SI">SI</a></span>, <a class="local col4 ref" href="#164Reg" title='Reg' data-ref="164Reg">Reg</a>, <a class="local col5 ref" href="#165TRI" title='TRI' data-ref="165TRI">TRI</a>))</td></tr>
<tr><th id="1006">1006</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1007">1007</th><td>  }</td></tr>
<tr><th id="1008">1008</th><td>  <b>return</b> <a class="local col6 ref" href="#166BB" title='BB' data-ref="166BB">BB</a>;</td></tr>
<tr><th id="1009">1009</th><td>}</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="1012">1012</th><td><dfn class="tu decl def" id="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-type='llvm::MachineBasicBlock * getSingleLiveInSuccBB(llvm::MachineBasicBlock &amp; CurBB, const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp; SinkableBBs, ArrayRef&lt;unsigned int&gt; DefedRegsInCopy, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1013">1013</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col0 decl" id="170SinkableBBs" title='SinkableBBs' data-type='const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="170SinkableBBs">SinkableBBs</dfn>,</td></tr>
<tr><th id="1014">1014</th><td>                      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="171DefedRegsInCopy" title='DefedRegsInCopy' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="171DefedRegsInCopy">DefedRegsInCopy</dfn>,</td></tr>
<tr><th id="1015">1015</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="172TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="172TRI">TRI</dfn>) {</td></tr>
<tr><th id="1016">1016</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="173SingleBB" title='SingleBB' data-type='llvm::MachineBasicBlock *' data-ref="173SingleBB">SingleBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1017">1017</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="174DefReg" title='DefReg' data-type='unsigned int' data-ref="174DefReg">DefReg</dfn> : <a class="local col1 ref" href="#171DefedRegsInCopy" title='DefedRegsInCopy' data-ref="171DefedRegsInCopy">DefedRegsInCopy</a>) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="175BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="175BB">BB</dfn> =</td></tr>
<tr><th id="1019">1019</th><td>        <a class="tu ref" href="#_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-use='c' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</a>(<span class='refarg'><a class="local col9 ref" href="#169CurBB" title='CurBB' data-ref="169CurBB">CurBB</a></span>, <a class="local col0 ref" href="#170SinkableBBs" title='SinkableBBs' data-ref="170SinkableBBs">SinkableBBs</a>, <a class="local col4 ref" href="#174DefReg" title='DefReg' data-ref="174DefReg">DefReg</a>, <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI">TRI</a>);</td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (!<a class="local col5 ref" href="#175BB" title='BB' data-ref="175BB">BB</a> || (<a class="local col3 ref" href="#173SingleBB" title='SingleBB' data-ref="173SingleBB">SingleBB</a> &amp;&amp; <a class="local col3 ref" href="#173SingleBB" title='SingleBB' data-ref="173SingleBB">SingleBB</a> != <a class="local col5 ref" href="#175BB" title='BB' data-ref="175BB">BB</a>))</td></tr>
<tr><th id="1021">1021</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col3 ref" href="#173SingleBB" title='SingleBB' data-ref="173SingleBB">SingleBB</a> = <a class="local col5 ref" href="#175BB" title='BB' data-ref="175BB">BB</a>;</td></tr>
<tr><th id="1023">1023</th><td>  }</td></tr>
<tr><th id="1024">1024</th><td>  <b>return</b> <a class="local col3 ref" href="#173SingleBB" title='SingleBB' data-ref="173SingleBB">SingleBB</a>;</td></tr>
<tr><th id="1025">1025</th><td>}</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='clearKillFlags' data-type='void clearKillFlags(llvm::MachineInstr * MI, llvm::MachineBasicBlock &amp; CurBB, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedOpsInCopy, llvm::LiveRegUnits &amp; UsedRegUnits, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">clearKillFlags</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="176MI" title='MI' data-type='llvm::MachineInstr *' data-ref="176MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="177CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="177CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>                           <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="178UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="178UsedOpsInCopy">UsedOpsInCopy</dfn>,</td></tr>
<tr><th id="1029">1029</th><td>                           <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col9 decl" id="179UsedRegUnits" title='UsedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="179UsedRegUnits">UsedRegUnits</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="180TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="180TRI">TRI</dfn>) {</td></tr>
<tr><th id="1031">1031</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="181U" title='U' data-type='unsigned int' data-ref="181U">U</dfn> : <a class="local col8 ref" href="#178UsedOpsInCopy" title='UsedOpsInCopy' data-ref="178UsedOpsInCopy">UsedOpsInCopy</a>) {</td></tr>
<tr><th id="1032">1032</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="182MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="182MO">MO</dfn> = <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#181U" title='U' data-ref="181U">U</a>);</td></tr>
<tr><th id="1033">1033</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="183SrcReg" title='SrcReg' data-type='unsigned int' data-ref="183SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#182MO" title='MO' data-ref="182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1034">1034</th><td>    <b>if</b> (!<a class="local col9 ref" href="#179UsedRegUnits" title='UsedRegUnits' data-ref="179UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col3 ref" href="#183SrcReg" title='SrcReg' data-ref="183SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1035">1035</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="184NI" title='NI' data-type='MachineBasicBlock::iterator' data-ref="184NI">NI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1036">1036</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185UI" title='UI' data-type='llvm::MachineInstr &amp;' data-ref="185UI">UI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184NI" title='NI' data-ref="184NI">NI</a>, <a class="local col7 ref" href="#177CurBB" title='CurBB' data-ref="177CurBB">CurBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())) {</td></tr>
<tr><th id="1037">1037</th><td>        <b>if</b> (<a class="local col5 ref" href="#185UI" title='UI' data-ref="185UI">UI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col3 ref" href="#183SrcReg" title='SrcReg' data-ref="183SrcReg">SrcReg</a>, <a class="local col0 ref" href="#180TRI" title='TRI' data-ref="180TRI">TRI</a>)) {</td></tr>
<tr><th id="1038">1038</th><td>          <a class="local col5 ref" href="#185UI" title='UI' data-ref="185UI">UI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="local col3 ref" href="#183SrcReg" title='SrcReg' data-ref="183SrcReg">SrcReg</a>, <a class="local col0 ref" href="#180TRI" title='TRI' data-ref="180TRI">TRI</a>);</td></tr>
<tr><th id="1039">1039</th><td>          <a class="local col2 ref" href="#182MO" title='MO' data-ref="182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1040">1040</th><td>          <b>break</b>;</td></tr>
<tr><th id="1041">1041</th><td>        }</td></tr>
<tr><th id="1042">1042</th><td>      }</td></tr>
<tr><th id="1043">1043</th><td>    }</td></tr>
<tr><th id="1044">1044</th><td>  }</td></tr>
<tr><th id="1045">1045</th><td>}</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_" title='updateLiveIn' data-type='void updateLiveIn(llvm::MachineInstr * MI, llvm::MachineBasicBlock * SuccBB, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedOpsInCopy, SmallVectorImpl&lt;unsigned int&gt; &amp; DefedRegsInCopy)' data-ref="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_">updateLiveIn</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="186MI" title='MI' data-type='llvm::MachineInstr *' data-ref="186MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="187SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="187SuccBB">SuccBB</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="188UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="188UsedOpsInCopy">UsedOpsInCopy</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="189DefedRegsInCopy" title='DefedRegsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="189DefedRegsInCopy">DefedRegsInCopy</dfn>) {</td></tr>
<tr><th id="1050">1050</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="190MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="190MF">MF</dfn> = *<a class="local col7 ref" href="#187SuccBB" title='SuccBB' data-ref="187SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1051">1051</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="191TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="191TRI">TRI</dfn> = <a class="local col0 ref" href="#190MF" title='MF' data-ref="190MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="192DefReg" title='DefReg' data-type='unsigned int' data-ref="192DefReg">DefReg</dfn> : <a class="local col9 ref" href="#189DefedRegsInCopy" title='DefedRegsInCopy' data-ref="189DefedRegsInCopy">DefedRegsInCopy</a>)</td></tr>
<tr><th id="1053">1053</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col3 decl" id="193S" title='S' data-type='llvm::MCSubRegIterator' data-ref="193S">S</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#192DefReg" title='DefReg' data-ref="192DefReg">DefReg</a>, <a class="local col1 ref" href="#191TRI" title='TRI' data-ref="191TRI">TRI</a>, <b>true</b>); <a class="local col3 ref" href="#193S" title='S' data-ref="193S">S</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#193S" title='S' data-ref="193S">S</a>)</td></tr>
<tr><th id="1054">1054</th><td>      <a class="local col7 ref" href="#187SuccBB" title='SuccBB' data-ref="187SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::removeLiveIn' data-ref="_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE">removeLiveIn</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#193S" title='S' data-ref="193S">S</a>);</td></tr>
<tr><th id="1055">1055</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="194U" title='U' data-type='unsigned int' data-ref="194U">U</dfn> : <a class="local col8 ref" href="#188UsedOpsInCopy" title='UsedOpsInCopy' data-ref="188UsedOpsInCopy">UsedOpsInCopy</a>) {</td></tr>
<tr><th id="1056">1056</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195Reg" title='Reg' data-type='unsigned int' data-ref="195Reg">Reg</dfn> = <a class="local col6 ref" href="#186MI" title='MI' data-ref="186MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#194U" title='U' data-ref="194U">U</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1057">1057</th><td>    <b>if</b> (!<a class="local col7 ref" href="#187SuccBB" title='SuccBB' data-ref="187SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col5 ref" href="#195Reg" title='Reg' data-ref="195Reg">Reg</a>))</td></tr>
<tr><th id="1058">1058</th><td>      <a class="local col7 ref" href="#187SuccBB" title='SuccBB' data-ref="187SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col5 ref" href="#195Reg" title='Reg' data-ref="195Reg">Reg</a>);</td></tr>
<tr><th id="1059">1059</th><td>  }</td></tr>
<tr><th id="1060">1060</th><td>}</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" title='hasRegisterDependency' data-type='bool hasRegisterDependency(llvm::MachineInstr * MI, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedOpsInCopy, SmallVectorImpl&lt;unsigned int&gt; &amp; DefedRegsInCopy, llvm::LiveRegUnits &amp; ModifiedRegUnits, llvm::LiveRegUnits &amp; UsedRegUnits)' data-ref="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_">hasRegisterDependency</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="196MI" title='MI' data-type='llvm::MachineInstr *' data-ref="196MI">MI</dfn>,</td></tr>
<tr><th id="1063">1063</th><td>                                  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="197UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="197UsedOpsInCopy">UsedOpsInCopy</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>                                  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="198DefedRegsInCopy" title='DefedRegsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="198DefedRegsInCopy">DefedRegsInCopy</dfn>,</td></tr>
<tr><th id="1065">1065</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col9 decl" id="199ModifiedRegUnits" title='ModifiedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="199ModifiedRegUnits">ModifiedRegUnits</dfn>,</td></tr>
<tr><th id="1066">1066</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col0 decl" id="200UsedRegUnits" title='UsedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="200UsedRegUnits">UsedRegUnits</dfn>) {</td></tr>
<tr><th id="1067">1067</th><td>  <em>bool</em> <dfn class="local col1 decl" id="201HasRegDependency" title='HasRegDependency' data-type='bool' data-ref="201HasRegDependency">HasRegDependency</dfn> = <b>false</b>;</td></tr>
<tr><th id="1068">1068</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="202i" title='i' data-type='unsigned int' data-ref="202i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="203e" title='e' data-type='unsigned int' data-ref="203e">e</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a> != <a class="local col3 ref" href="#203e" title='e' data-ref="203e">e</a>; ++<a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a>) {</td></tr>
<tr><th id="1069">1069</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="204MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="204MO">MO</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a>);</td></tr>
<tr><th id="1070">1070</th><td>    <b>if</b> (!<a class="local col4 ref" href="#204MO" title='MO' data-ref="204MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1071">1071</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1072">1072</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="205Reg" title='Reg' data-type='unsigned int' data-ref="205Reg">Reg</dfn> = <a class="local col4 ref" href="#204MO" title='MO' data-ref="204MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1073">1073</th><td>    <b>if</b> (!<a class="local col5 ref" href="#205Reg" title='Reg' data-ref="205Reg">Reg</a>)</td></tr>
<tr><th id="1074">1074</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1075">1075</th><td>    <b>if</b> (<a class="local col4 ref" href="#204MO" title='MO' data-ref="204MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1076">1076</th><td>      <b>if</b> (!<a class="local col9 ref" href="#199ModifiedRegUnits" title='ModifiedRegUnits' data-ref="199ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#205Reg" title='Reg' data-ref="205Reg">Reg</a>) || !<a class="local col0 ref" href="#200UsedRegUnits" title='UsedRegUnits' data-ref="200UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#205Reg" title='Reg' data-ref="205Reg">Reg</a>)) {</td></tr>
<tr><th id="1077">1077</th><td>        <a class="local col1 ref" href="#201HasRegDependency" title='HasRegDependency' data-ref="201HasRegDependency">HasRegDependency</a> = <b>true</b>;</td></tr>
<tr><th id="1078">1078</th><td>        <b>break</b>;</td></tr>
<tr><th id="1079">1079</th><td>      }</td></tr>
<tr><th id="1080">1080</th><td>      <a class="local col8 ref" href="#198DefedRegsInCopy" title='DefedRegsInCopy' data-ref="198DefedRegsInCopy">DefedRegsInCopy</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#205Reg" title='Reg' data-ref="205Reg">Reg</a>);</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>      <i>// FIXME: instead of isUse(), readsReg() would be a better fix here,</i></td></tr>
<tr><th id="1083">1083</th><td><i>      // For example, we can ignore modifications in reg with undef. However,</i></td></tr>
<tr><th id="1084">1084</th><td><i>      // it's not perfectly clear if skipping the internal read is safe in all</i></td></tr>
<tr><th id="1085">1085</th><td><i>      // other targets.</i></td></tr>
<tr><th id="1086">1086</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204MO" title='MO' data-ref="204MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1087">1087</th><td>      <b>if</b> (!<a class="local col9 ref" href="#199ModifiedRegUnits" title='ModifiedRegUnits' data-ref="199ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#205Reg" title='Reg' data-ref="205Reg">Reg</a>)) {</td></tr>
<tr><th id="1088">1088</th><td>        <a class="local col1 ref" href="#201HasRegDependency" title='HasRegDependency' data-ref="201HasRegDependency">HasRegDependency</a> = <b>true</b>;</td></tr>
<tr><th id="1089">1089</th><td>        <b>break</b>;</td></tr>
<tr><th id="1090">1090</th><td>      }</td></tr>
<tr><th id="1091">1091</th><td>      <a class="local col7 ref" href="#197UsedOpsInCopy" title='UsedOpsInCopy' data-ref="197UsedOpsInCopy">UsedOpsInCopy</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a>);</td></tr>
<tr><th id="1092">1092</th><td>    }</td></tr>
<tr><th id="1093">1093</th><td>  }</td></tr>
<tr><th id="1094">1094</th><td>  <b>return</b> <a class="local col1 ref" href="#201HasRegDependency" title='HasRegDependency' data-ref="201HasRegDependency">HasRegDependency</a>;</td></tr>
<tr><th id="1095">1095</th><td>}</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking">PostRAMachineSinking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::PostRAMachineSinking::tryToSinkCopy' data-type='bool (anonymous namespace)::PostRAMachineSinking::tryToSinkCopy(llvm::MachineBasicBlock &amp; CurBB, llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo * TRI, const llvm::TargetInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">tryToSinkCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="206CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="206CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1098">1098</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="207MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="207MF">MF</dfn>,</td></tr>
<tr><th id="1099">1099</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="208TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="208TRI">TRI</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="209TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="209TII">TII</dfn>) {</td></tr>
<tr><th id="1101">1101</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col0 decl" id="210SinkableBBs" title='SinkableBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 2&gt;' data-ref="210SinkableBBs">SinkableBBs</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>  <i>// FIXME: For now, we sink only to a successor which has a single predecessor</i></td></tr>
<tr><th id="1103">1103</th><td><i>  // so that we can directly sink COPY instructions to the successor without</i></td></tr>
<tr><th id="1104">1104</th><td><i>  // adding any new block or branch instruction.</i></td></tr>
<tr><th id="1105">1105</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="211SI" title='SI' data-type='llvm::MachineBasicBlock *' data-ref="211SI">SI</dfn> : <a class="local col6 ref" href="#206CurBB" title='CurBB' data-ref="206CurBB">CurBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="1106">1106</th><td>    <b>if</b> (!<a class="local col1 ref" href="#211SI" title='SI' data-ref="211SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>() &amp;&amp; <a class="local col1 ref" href="#211SI" title='SI' data-ref="211SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>)</td></tr>
<tr><th id="1107">1107</th><td>      <a class="local col0 ref" href="#210SinkableBBs" title='SinkableBBs' data-ref="210SinkableBBs">SinkableBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#211SI" title='SI' data-ref="211SI">SI</a>);</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <b>if</b> (<a class="local col0 ref" href="#210SinkableBBs" title='SinkableBBs' data-ref="210SinkableBBs">SinkableBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1110">1110</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>  <em>bool</em> <dfn class="local col2 decl" id="212Changed" title='Changed' data-type='bool' data-ref="212Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>  <i>// Track which registers have been modified and used between the end of the</i></td></tr>
<tr><th id="1115">1115</th><td><i>  // block and the current instruction.</i></td></tr>
<tr><th id="1116">1116</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1117">1117</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1118">1118</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">SeenDbgInstrs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="213I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="213I">I</dfn> = <a class="local col6 ref" href="#206CurBB" title='CurBB' data-ref="206CurBB">CurBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col4 decl" id="214E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="214E">E</dfn> = <a class="local col6 ref" href="#206CurBB" title='CurBB' data-ref="206CurBB">CurBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col3 ref" href="#213I" title='I' data-ref="213I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#214E" title='E' data-ref="214E">E</a>;) {</td></tr>
<tr><th id="1121">1121</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="215MI" title='MI' data-type='llvm::MachineInstr *' data-ref="215MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#213I" title='I' data-ref="213I">I</a>;</td></tr>
<tr><th id="1122">1122</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#213I" title='I' data-ref="213I">I</a>;</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>    <i>// Track the operand index for use in Copy.</i></td></tr>
<tr><th id="1125">1125</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="216UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="216UsedOpsInCopy">UsedOpsInCopy</dfn>;</td></tr>
<tr><th id="1126">1126</th><td>    <i>// Track the register number defed in Copy.</i></td></tr>
<tr><th id="1127">1127</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="217DefedRegsInCopy" title='DefedRegsInCopy' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="217DefedRegsInCopy">DefedRegsInCopy</dfn>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>    <i>// We must sink this DBG_VALUE if its operand is sunk. To avoid searching</i></td></tr>
<tr><th id="1130">1130</th><td><i>    // for DBG_VALUEs later, record them when they're encountered.</i></td></tr>
<tr><th id="1131">1131</th><td>    <b>if</b> (<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="1132">1132</th><td>      <em>auto</em> &amp;<dfn class="local col8 decl" id="218MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="218MO">MO</dfn> = <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1133">1133</th><td>      <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#208TRI" title='TRI' data-ref="208TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1134">1134</th><td>        <i>// Bail if we can already tell the sink would be rejected, rather</i></td></tr>
<tr><th id="1135">1135</th><td><i>        // than needlessly accumulating lots of DBG_VALUEs.</i></td></tr>
<tr><th id="1136">1136</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" title='hasRegisterDependency' data-use='c' data-ref="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_">hasRegisterDependency</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#216UsedOpsInCopy" title='UsedOpsInCopy' data-ref="216UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="local col7 ref" href="#217DefedRegsInCopy" title='DefedRegsInCopy' data-ref="217DefedRegsInCopy">DefedRegsInCopy</a></span>,</td></tr>
<tr><th id="1137">1137</th><td>                                  <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a></span>))</td></tr>
<tr><th id="1138">1138</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>        <i>// Record debug use of this register.</i></td></tr>
<tr><th id="1141">1141</th><td>        <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">SeenDbgInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>.<a class="ref" href="../../include/llvm/ADT/TinyPtrVector.h.html#_ZN4llvm13TinyPtrVector9push_backET_" title='llvm::TinyPtrVector::push_back' data-ref="_ZN4llvm13TinyPtrVector9push_backET_">push_back</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>);</td></tr>
<tr><th id="1142">1142</th><td>      }</td></tr>
<tr><th id="1143">1143</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1144">1144</th><td>    }</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>    <b>if</b> (<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1147">1147</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>    <i>// Do not move any instruction across function call.</i></td></tr>
<tr><th id="1150">1150</th><td>    <b>if</b> (<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1151">1151</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (!<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || !<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()) {</td></tr>
<tr><th id="1154">1154</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(*<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1155">1155</th><td>                                        <a class="local col8 ref" href="#208TRI" title='TRI' data-ref="208TRI">TRI</a>);</td></tr>
<tr><th id="1156">1156</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1157">1157</th><td>    }</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>    <i>// Don't sink the COPY if it would violate a register dependency.</i></td></tr>
<tr><th id="1160">1160</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" title='hasRegisterDependency' data-use='c' data-ref="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_">hasRegisterDependency</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#216UsedOpsInCopy" title='UsedOpsInCopy' data-ref="216UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="local col7 ref" href="#217DefedRegsInCopy" title='DefedRegsInCopy' data-ref="217DefedRegsInCopy">DefedRegsInCopy</a></span>,</td></tr>
<tr><th id="1161">1161</th><td>                              <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a></span>)) {</td></tr>
<tr><th id="1162">1162</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(*<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1163">1163</th><td>                                        <a class="local col8 ref" href="#208TRI" title='TRI' data-ref="208TRI">TRI</a>);</td></tr>
<tr><th id="1164">1164</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1165">1165</th><td>    }</td></tr>
<tr><th id="1166">1166</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!UsedOpsInCopy.empty() &amp;&amp; !DefedRegsInCopy.empty()) &amp;&amp; &quot;Unexpect SrcReg or DefReg&quot;) ? void (0) : __assert_fail (&quot;(!UsedOpsInCopy.empty() &amp;&amp; !DefedRegsInCopy.empty()) &amp;&amp; \&quot;Unexpect SrcReg or DefReg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineSink.cpp&quot;, 1167, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col6 ref" href="#216UsedOpsInCopy" title='UsedOpsInCopy' data-ref="216UsedOpsInCopy">UsedOpsInCopy</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; !<a class="local col7 ref" href="#217DefedRegsInCopy" title='DefedRegsInCopy' data-ref="217DefedRegsInCopy">DefedRegsInCopy</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) &amp;&amp;</td></tr>
<tr><th id="1167">1167</th><td>           <q>"Unexpect SrcReg or DefReg"</q>);</td></tr>
<tr><th id="1168">1168</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="219SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="219SuccBB">SuccBB</dfn> =</td></tr>
<tr><th id="1169">1169</th><td>        <a class="tu ref" href="#_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-use='c' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</a>(<span class='refarg'><a class="local col6 ref" href="#206CurBB" title='CurBB' data-ref="206CurBB">CurBB</a></span>, <a class="local col0 ref" href="#210SinkableBBs" title='SinkableBBs' data-ref="210SinkableBBs">SinkableBBs</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#217DefedRegsInCopy" title='DefedRegsInCopy' data-ref="217DefedRegsInCopy">DefedRegsInCopy</a>, <a class="local col8 ref" href="#208TRI" title='TRI' data-ref="208TRI">TRI</a>);</td></tr>
<tr><th id="1170">1170</th><td>    <i>// Don't sink if we cannot find a single sinkable successor in which Reg</i></td></tr>
<tr><th id="1171">1171</th><td><i>    // is live-in.</i></td></tr>
<tr><th id="1172">1172</th><td>    <b>if</b> (!<a class="local col9 ref" href="#219SuccBB" title='SuccBB' data-ref="219SuccBB">SuccBB</a>) {</td></tr>
<tr><th id="1173">1173</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(*<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1174">1174</th><td>                                        <a class="local col8 ref" href="#208TRI" title='TRI' data-ref="208TRI">TRI</a>);</td></tr>
<tr><th id="1175">1175</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1176">1176</th><td>    }</td></tr>
<tr><th id="1177">1177</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SuccBB-&gt;pred_size() == 1 &amp;&amp; *SuccBB-&gt;pred_begin() == &amp;CurBB) &amp;&amp; &quot;Unexpected predecessor&quot;) ? void (0) : __assert_fail (&quot;(SuccBB-&gt;pred_size() == 1 &amp;&amp; *SuccBB-&gt;pred_begin() == &amp;CurBB) &amp;&amp; \&quot;Unexpected predecessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineSink.cpp&quot;, 1178, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#219SuccBB" title='SuccBB' data-ref="219SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var> &amp;&amp; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#219SuccBB" title='SuccBB' data-ref="219SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>() == &amp;<a class="local col6 ref" href="#206CurBB" title='CurBB' data-ref="206CurBB">CurBB</a>) &amp;&amp;</td></tr>
<tr><th id="1178">1178</th><td>           <q>"Unexpected predecessor"</q>);</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>    <i>// Collect DBG_VALUEs that must sink with this copy.</i></td></tr>
<tr><th id="1181">1181</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="220DbgValsToSink" title='DbgValsToSink' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="220DbgValsToSink">DbgValsToSink</dfn>;</td></tr>
<tr><th id="1182">1182</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="221MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="221MO">MO</dfn> : <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1183">1183</th><td>      <b>if</b> (!<a class="local col1 ref" href="#221MO" title='MO' data-ref="221MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#221MO" title='MO' data-ref="221MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1184">1184</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1185">1185</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="222reg" title='reg' data-type='unsigned int' data-ref="222reg">reg</dfn> = <a class="local col1 ref" href="#221MO" title='MO' data-ref="221MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1186">1186</th><td>      <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="223MI" title='MI' data-type='llvm::MachineInstr *' data-ref="223MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">SeenDbgInstrs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col2 ref" href="#222reg" title='reg' data-ref="222reg">reg</a>))</td></tr>
<tr><th id="1187">1187</th><td>        <a class="local col0 ref" href="#220DbgValsToSink" title='DbgValsToSink' data-ref="220DbgValsToSink">DbgValsToSink</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#223MI" title='MI' data-ref="223MI">MI</a>);</td></tr>
<tr><th id="1188">1188</th><td>    }</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>    <i>// Clear the kill flag if SrcReg is killed between MI and the end of the</i></td></tr>
<tr><th id="1191">1191</th><td><i>    // block.</i></td></tr>
<tr><th id="1192">1192</th><td>    <a class="tu ref" href="#_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='clearKillFlags' data-use='c' data-ref="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">clearKillFlags</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#206CurBB" title='CurBB' data-ref="206CurBB">CurBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#216UsedOpsInCopy" title='UsedOpsInCopy' data-ref="216UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a></span>, <a class="local col8 ref" href="#208TRI" title='TRI' data-ref="208TRI">TRI</a>);</td></tr>
<tr><th id="1193">1193</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="224InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="224InsertPos">InsertPos</dfn> = <a class="local col9 ref" href="#219SuccBB" title='SuccBB' data-ref="219SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="1194">1194</th><td>    <a class="tu ref" href="#_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE" title='performSink' data-use='c' data-ref="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEEPNS_15SmallVectorImplIPS0_EE">performSink</a>(<span class='refarg'>*<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#219SuccBB" title='SuccBB' data-ref="219SuccBB">SuccBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#224InsertPos" title='InsertPos' data-ref="224InsertPos">InsertPos</a>, &amp;<a class="local col0 ref" href="#220DbgValsToSink" title='DbgValsToSink' data-ref="220DbgValsToSink">DbgValsToSink</a>);</td></tr>
<tr><th id="1195">1195</th><td>    <a class="tu ref" href="#_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_" title='updateLiveIn' data-use='c' data-ref="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_">updateLiveIn</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI">MI</a>, <a class="local col9 ref" href="#219SuccBB" title='SuccBB' data-ref="219SuccBB">SuccBB</a>, <span class='refarg'><a class="local col6 ref" href="#216UsedOpsInCopy" title='UsedOpsInCopy' data-ref="216UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="local col7 ref" href="#217DefedRegsInCopy" title='DefedRegsInCopy' data-ref="217DefedRegsInCopy">DefedRegsInCopy</a></span>);</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>    <a class="local col2 ref" href="#212Changed" title='Changed' data-ref="212Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1198">1198</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#79" title='NumPostRACopySink' data-ref="NumPostRACopySink">NumPostRACopySink</a>;</td></tr>
<tr><th id="1199">1199</th><td>  }</td></tr>
<tr><th id="1200">1200</th><td>  <b>return</b> <a class="local col2 ref" href="#212Changed" title='Changed' data-ref="212Changed">Changed</a>;</td></tr>
<tr><th id="1201">1201</th><td>}</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking">PostRAMachineSinking</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostRAMachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::PostRAMachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="225MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="225MF">MF</dfn>) {</td></tr>
<tr><th id="1204">1204</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col5 ref" href="#225MF" title='MF' data-ref="225MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1205">1205</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <em>bool</em> <dfn class="local col6 decl" id="226Changed" title='Changed' data-type='bool' data-ref="226Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1208">1208</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="227TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="227TRI">TRI</dfn> = <a class="local col5 ref" href="#225MF" title='MF' data-ref="225MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1209">1209</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="228TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="228TII">TII</dfn> = <a class="local col5 ref" href="#225MF" title='MF' data-ref="225MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col7 ref" href="#227TRI" title='TRI' data-ref="227TRI">TRI</a>);</td></tr>
<tr><th id="1212">1212</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col7 ref" href="#227TRI" title='TRI' data-ref="227TRI">TRI</a>);</td></tr>
<tr><th id="1213">1213</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="229BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="229BB">BB</dfn> : <a class="local col5 ref" href="#225MF" title='MF' data-ref="225MF">MF</a>)</td></tr>
<tr><th id="1214">1214</th><td>    <a class="local col6 ref" href="#226Changed" title='Changed' data-ref="226Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::PostRAMachineSinking::tryToSinkCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">tryToSinkCopy</a>(<span class='refarg'><a class="local col9 ref" href="#229BB" title='BB' data-ref="229BB">BB</a></span>, <span class='refarg'><a class="local col5 ref" href="#225MF" title='MF' data-ref="225MF">MF</a></span>, <a class="local col7 ref" href="#227TRI" title='TRI' data-ref="227TRI">TRI</a>, <a class="local col8 ref" href="#228TII" title='TII' data-ref="228TII">TII</a>);</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <b>return</b> <a class="local col6 ref" href="#226Changed" title='Changed' data-ref="226Changed">Changed</a>;</td></tr>
<tr><th id="1217">1217</th><td>}</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
