<div id="pf87" class="pf w0 h0" data-page-no="87"><div class="pc pc87 w0 h0"><img class="bi x18 y194 we h20" alt="" src="bg87.png"/><div class="t m0 x18 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">10.3.<span class="_ _22"> </span>INTERRUPTS<span class="_ _5"> </span>ON<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I</div><div class="c xd y167b w2a he3"><div class="t m0 xe9 he4 y167c ffbe fs59 fc0 sc0 ls0 ws0">SIE<span class="_ _3c"> </span>UIE<span class="_ _cf"></span>MIE<span class="_ _a"> </span>WPRI<span class="_ _d0"></span>SPIE<span class="_ _3"> </span>UPIE<span class="_ _d0"></span>MPIE<span class="_ _3b"> </span>WPRI<span class="_ _d1"></span>WPRI<span class="_ _41"> </span>SPP<span class="_ _d2"></span>MPP[1:0]<span class="_ _d3"></span>FS[1:0]<span class="_ _d4"></span>XS[1:0]</div><div class="t m0 xae he4 y167d ffbe fs59 fc0 sc0 ls0 ws0">1<span class="_ _40"> </span>1<span class="_ _d5"></span>1<span class="_ _40"> </span>1<span class="_ _d5"></span>1<span class="_ _bf"> </span>1<span class="_ _d5"></span>1<span class="_ _40"> </span>1<span class="_ _d6"></span>2<span class="_ _9e"> </span>1<span class="_ _d6"></span>2<span class="_ _d7"></span>2<span class="_ _d7"></span>2</div><div class="t m0 xae he4 y167e ffbe fs59 fc0 sc0 ls0 ws0">1<span class="_ _40"> </span>0<span class="_ _d5"></span>3<span class="_ _40"> </span>2<span class="_ _d5"></span>5<span class="_ _bf"> </span>4<span class="_ _d5"></span>7<span class="_ _40"> </span>6<span class="_ _d7"></span>8<span class="_ _d8"></span>9<span class="_ _d9"></span>1<span class="_ _1"></span>1<span class="_ _21"> </span>10<span class="_ _da"></span>13<span class="_ _6c"> </span>12<span class="_ _db"></span>15<span class="_ _6c"> </span>14<span class="_ _dc"></span>16</div><div class="t m0 xb1 he4 y167f ffbe fs59 fc0 sc0 ls0 ws0">SUM</div><div class="t m0 x96 he5 y1680 ffbe fs5a fc0 sc0 ls0 ws0">MPR<span class="_ _8"></span>V</div><div class="t m0 x89 he4 y167f ffbe fs59 fc0 sc0 ls0 ws0">TVM<span class="_ _2"> </span>MXR<span class="_ _dd"></span>TSR<span class="_ _0"> </span>TW<span class="_ _de"></span>WPRI</div><div class="t m0 x9c he4 y1681 ffbe fs59 fc0 sc0 ls0 ws0">1<span class="_ _40"> </span>1<span class="_ _d5"></span>1<span class="_ _40"> </span>1<span class="_ _d5"></span>1<span class="_ _bf"> </span>1</div><div class="t m0 x16 he4 y1682 ffbe fs59 fc0 sc0 ls0 ws0">8<span class="_ _df"></span>1</div><div class="t m0 x9c he4 y1683 ffbe fs59 fc0 sc0 ls0 ws0">18<span class="_ _6c"> </span>17<span class="_ _db"></span>20<span class="_ _6c"> </span>19<span class="_ _da"></span>22<span class="_ _21"> </span>21<span class="_ _dc"></span>23<span class="_ _e0"></span>30<span class="_ _e1"></span>31</div><div class="t m0 x125 he4 y167f ffbe fs59 fc0 sc0 ls0 ws0">SD</div></div><div class="t m0 x103 h7 y1684 ff3 fs4 fc0 sc0 ls0 ws0">Figure<span class="_ _2"> </span>10.5:<span class="_ _3"> </span>The<span class="_ _2"> </span><span class="ff5">mstatus<span class="_ _2"> </span></span>CSR<span class="_ _2"> </span>and<span class="_ _2"> </span>its<span class="_ _2"> </span>subﬁelds.</div><div class="t m0 x18 h7 y1685 ff5 fs4 fc0 sc0 ls0 ws0">mstatus<span class="_ _2"> </span><span class="ff3">CSR.</span></div><div class="t m0 x18 ha y1686 ff6 fs6 fc0 sc0 ls0 ws0">10.3.2<span class="_ _17"> </span>In<span class="_ _8"></span>terrupt<span class="_ _c"> </span>related<span class="_ _c"> </span>Control<span class="_ _3"> </span>and<span class="_ _c"> </span>Status<span class="_ _c"> </span>Registers</div><div class="t m0 x18 h7 y1687 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>follo<span class="_ _1"></span>wing<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>Con<span class="_ _1"></span>trol<span class="_ _2"> </span>and<span class="_ _2"> </span>Status<span class="_ _2"> </span>Registers<span class="_ _2"> </span>contain<span class="_ _5"> </span>status<span class="_ _2"> </span>or<span class="_ _2"> </span>may<span class="_ _5"> </span>control<span class="_ _5"> </span>the</div><div class="t m0 x18 h7 y1688 ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _4"></span>eha<span class="_ _8"></span>vior<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>handling<span class="_ _2"> </span>mechanism<span class="_ _5"> </span>on<span class="_ _2"> </span>Machine<span class="_ _5"> </span>level:</div><div class="t m0 xd h7 y1689 ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff5">mstatus<span class="ff3">:<span class="_ _1b"> </span>The<span class="_ _3"> </span>following<span class="_ _a"> </span></span>mstatus<span class="_ _a"> </span><span class="ff3">subﬁelds<span class="_ _3"> </span>provide<span class="_ _a"> </span>information<span class="_ _3"> </span>or<span class="_ _a"> </span>control<span class="_ _a"> </span>the</span></span></div><div class="t m0 x16 h7 y168a ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>handling<span class="_ _2"> </span>mec<span class="_ _1"></span>hanism.</div><div class="t m0 x140 h7 y168b ff7 fs4 fc0 sc0 ls0 ws0">–<span class="_ _f"> </span><span class="ff5">mstatus<span class="ff3">.</span>MIE<span class="_ _3"> </span><span class="ff3">(Machine<span class="_ _d"> </span>Interrupt<span class="_ _a"> </span>Enable):<span class="_ _1b"> </span>The<span class="_ _a"> </span>mac<span class="_ _1"></span>hine<span class="_ _a"> </span>interrupt<span class="_ _a"> </span>enable</span></span></div><div class="t m0 xb7 h7 y168c ff3 fs4 fc0 sc0 ls0 ws0">subﬁeld<span class="_ _f"> </span>controls<span class="_ _c"> </span>whether<span class="_ _11"> </span>or<span class="_ _f"> </span>not<span class="_ _f"> </span>the<span class="_ _11"> </span>CPU<span class="_ _f"> </span>will<span class="_ _f"> </span>handle<span class="_ _11"> </span>interrupts.<span class="_ _24"> </span>If<span class="_ _11"> </span>it</div><div class="t m0 xb7 h7 y168d ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>tains<span class="_ _c"> </span>zero,<span class="_ _c"> </span>the<span class="_ _c"> </span>CPU<span class="_ _c"> </span>ignores<span class="_ _c"> </span>all<span class="_ _c"> </span>interrupts.<span class="_ _22"> </span>This<span class="_ _3"> </span>bit<span class="_ _c"> </span>is<span class="_ _c"> </span>cleared<span class="_ _c"> </span>up<span class="_ _4"></span>on</div><div class="t m0 xb7 h7 y168e ff3 fs4 fc0 sc0 ls0 ws0">reset<span class="_ _d"> </span>and<span class="_ _d"> </span>the<span class="_ _d"> </span>b<span class="_ _4"></span>o<span class="_ _4"></span>ot<span class="_ _2"> </span>softw<span class="_ _8"></span>are<span class="_ _a"> </span>usually<span class="_ _d"> </span>sets<span class="_ _d"> </span>it<span class="_ _d"> </span>with<span class="_ _a"> </span>one<span class="_ _d"> </span>once<span class="_ _d"> </span>p<span class="_ _4"></span>eripherals<span class="_ _d"> </span>and</div><div class="t m0 xb7 h7 y168f ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>handling<span class="_ _2"> </span>mec<span class="_ _1"></span>hanism<span class="_ _2"> </span>are<span class="_ _2"> </span>prop<span class="_ _4"></span>erly<span class="_ _5"> </span>conﬁgured;</div><div class="t m0 xf h7 y1690 ff7 fs4 fc0 sc0 ls0 ws0">NOTE:<span class="_ _1a"> </span><span class="ff3">There<span class="_ _3"> </span>is<span class="_ _c"> </span>also<span class="_ _c"> </span>a<span class="_ _f"> </span>CSR<span class="_ _c"> </span>called<span class="_ _c"> </span>Machine<span class="_ _3"> </span>Interrupt<span class="_ _3"> </span>Enable;</span></div><div class="t m0 xf h7 y1691 ff3 fs4 fc0 sc0 ls0 ws0">ho<span class="_ _1"></span>w<span class="_ _1"></span>ev<span class="_ _1"></span>er,<span class="_ _2"> </span>it<span class="_ _2"> </span>has<span class="_ _2"> </span>a<span class="_ _2"> </span>diﬀerent<span class="_ _5"> </span>purp<span class="_ _4"></span>ose<span class="_ _5"> </span>and<span class="_ _2"> </span>should<span class="_ _2"> </span>not<span class="_ _d"> </span>e<span class="_ _2"> </span>confused<span class="_ _2"> </span>with</div><div class="t m0 xf h7 y1692 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _2"> </span></span>subﬁeld.</div><div class="t m0 x140 h7 y1693 ff7 fs4 fc0 sc0 ls0 ws0">–<span class="_ _f"> </span><span class="ff5">mstatus<span class="ff3">.</span>MPIE<span class="_ _3"> </span><span class="ff3">(Machine<span class="_ _a"> </span>Previous<span class="_ _3"> </span>In<span class="_ _1"></span>terrupt<span class="_ _3"> </span>Enable):<span class="_ _1b"> </span>Upon<span class="_ _3"> </span>an<span class="_ _3"> </span>in<span class="_ _1"></span>terrupt,</span></span></div><div class="t m0 xb7 h7 y1694 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _f"> </span>CPU<span class="_ _11"> </span>c<span class="_ _1"></span>hanges<span class="_ _f"> </span>the<span class="_ _11"> </span>v<span class="_ _8"></span>alue<span class="_ _f"> </span>of<span class="_ _11"> </span>the<span class="_ _f"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _11"> </span></span>subﬁeld<span class="_ _f"> </span>to<span class="_ _11"> </span>ignore<span class="_ _f"> </span>new</div><div class="t m0 xb7 h7 y1695 ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts un<span class="_ _8"></span>til the in<span class="_ _8"></span>terrupt service<span class="_ _13"> </span>routine enables<span class="_ _12"> </span>it again.<span class="_ _3"> </span>The previous</div><div class="t m0 xb7 h7 y1696 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _a"> </span>of<span class="_ _a"> </span>the<span class="_ _a"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _a"> </span></span>subﬁeld<span class="_ _a"> </span>is<span class="_ _a"> </span>automatically<span class="_ _a"> </span>sav<span class="_ _8"></span>ed<span class="_ _a"> </span>by<span class="_ _d"> </span>the<span class="_ _a"> </span>CPU<span class="_ _a"> </span>on</div><div class="t m0 xb7 h7 y1697 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span><span class="ff5">mstatus</span>.<span class="ff5">MPIE<span class="_ _2"> </span></span>subﬁeld;</div><div class="t m0 x140 h7 y1698 ff7 fs4 fc0 sc0 ls0 ws0">–<span class="_ _f"> </span><span class="ff5">mstatus<span class="ff3">.</span>MPP<span class="ff3">: Up<span class="_ _4"></span>on an in<span class="_ _8"></span>terrupt,<span class="_ _5"> </span>the CPU ma<span class="_ _1"></span>y c<span class="_ _1"></span>hange the privilege mode.</span></span></div><div class="t m0 xb7 h7 y1699 ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _2"> </span>this<span class="_ _2"> </span>case,<span class="_ _2"> </span>it<span class="_ _2"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>es<span class="_ _2"> </span>the<span class="_ _2"> </span>previous<span class="_ _2"> </span>curren<span class="_ _1"></span>t<span class="_ _2"> </span>privilege<span class="_ _2"> </span>mo<span class="_ _4"></span>de<span class="_ _5"> </span>on<span class="_ _2"> </span>this<span class="_ _2"> </span>subﬁeld.</div><div class="t m0 xd h7 y169a ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff5">mcause<span class="_ _3"> </span><span class="ff3">(Machine<span class="_ _a"> </span>Interrupt<span class="_ _a"> </span>Cause):<span class="_ _1b"> </span>The<span class="_ _a"> </span>machine<span class="_ _a"> </span>interrupt<span class="_ _a"> </span>cause<span class="_ _3"> </span>CSR<span class="_ _a"> </span>stores</span></span></div><div class="t m0 x16 h7 y169b ff3 fs4 fc0 sc0 ls0 ws0">the interrupt cause,<span class="_ _5"> </span><span class="ff8">i.e.</span>,<span class="_ _5"> </span>a<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>that<span class="_ _5"> </span>identiﬁes wh<span class="_ _1"></span>y an<span class="_ _5"> </span>interrupt was generated.</div><div class="t m0 x16 h7 y169c ff3 fs4 fc0 sc0 ls0 ws0">It<span class="_ _3"> </span>has<span class="_ _3"> </span>tw<span class="_ _8"></span>o<span class="_ _c"> </span>ﬁelds:<span class="_ _2d"> </span><span class="ff5">mcause</span>.<span class="ff5">EXCCODE<span class="_ _3"> </span></span>(bits<span class="_ _c"> </span>0<span class="_ _3"> </span>to<span class="_ _3"> </span>30)<span class="_ _c"> </span>and<span class="_ _3"> </span><span class="ff5">mcause</span>.<span class="ff5">INTERRUPT<span class="_ _c"> </span></span>(bit</div><div class="t m0 x16 h7 y169d ff3 fs4 fc0 sc0 ls0 ws0">31).<span class="_ _2d"> </span>The<span class="_ _a"> </span><span class="ff5">mcause</span>.<span class="ff5">INTERRUPT<span class="_ _a"> </span></span>subﬁeld<span class="_ _3"> </span>sp<span class="_ _4"></span>eciﬁes<span class="_ _d"> </span>whether<span class="_ _3"> </span>the<span class="_ _a"> </span>interrupt<span class="_ _d"> </span>is<span class="_ _3"> </span>an<span class="_ _a"> </span>ac-</div><div class="t m0 x16 h7 y169e ff3 fs4 fc0 sc0 ls0 ws0">tual<span class="_ _2"> </span>interrupt<span class="_ _2"> </span>(<span class="ff5">1</span>)<span class="_ _d"> </span>or<span class="_ _d"> </span>an<span class="_ _d"> </span>exception<span class="_ _2"> </span>(<span class="_ _4"></span><span class="ff5">0</span>)</div><div class="t m0 x9c h11 y169f ffc fs7 fc0 sc0 ls0 ws0">7</div><div class="t m0 x59 h7 y169e ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _11"> </span>The<span class="_ _d"> </span><span class="ff5">mcause</span>.<span class="ff5">EXCCODE<span class="_ _d"> </span></span>subﬁeld<span class="_ _2"> </span>sp<span class="_ _4"></span>eciﬁes</div><div class="t m0 x16 h7 y16a0 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _5"> </span>interrupt<span class="_ _5"> </span>(or<span class="_ _5"> </span>exception)<span class="_ _2"> </span>identiﬁer.<span class="_ _3"> </span>On<span class="_ _5"> </span>Machine<span class="_ _5"> </span>mo<span class="_ _4"></span>de,<span class="_ _5"> </span>interrupts caused<span class="_ _2"> </span>by</div><div class="t m0 x16 h7 y16a1 ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>eripherals<span class="_ _d"> </span>are<span class="_ _a"> </span>classiﬁed<span class="_ _a"> </span>as<span class="_ _a"> </span>“Mac<span class="_ _1"></span>hine<span class="_ _a"> </span>external<span class="_ _a"> </span>in<span class="_ _1"></span>terrupt”<span class="_ _a"> </span>and<span class="_ _d"> </span>the<span class="_ _a"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>regis-</div><div class="t m0 x16 h7 y16a2 ff3 fs4 fc0 sc0 ls0 ws0">tered on the <span class="ff5">mcause</span>.<span class="ff5">INTERRUPT<span class="_ _5"> </span></span>and <span class="ff5">mcause</span>.<span class="ff5">EXCCODE<span class="_ _38"> </span></span>subﬁelds are<span class="_ _5"> </span><span class="ff5">0x1<span class="_ _38"> </span></span>and <span class="ff5">0xB</span>,</div><div class="t m0 x16 h7 y16a3 ff3 fs4 fc0 sc0 ls0 ws0">resp<span class="_ _4"></span>ectiv<span class="_ _8"></span>ely<span class="_ _7"></span>.</div><div class="t m0 xd h7 y16a4 ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff5">mtvec<span class="_ _38"> </span><span class="ff3">(Machine<span class="_ _13"> </span>T<span class="_ _7"></span>rap V<span class="_ _2c"></span>ector):<span class="_ _3"> </span>The mac<span class="_ _8"></span>hine trap v<span class="_ _8"></span>ector CSR stores information</span></span></div><div class="t m0 x16 h7 y16a5 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _3"> </span>allows<span class="_ _3"> </span>the<span class="_ _c"> </span>CPU<span class="_ _3"> </span>to<span class="_ _c"> </span>iden<span class="_ _1"></span>tify<span class="_ _3"> </span>the<span class="_ _c"> </span>prop<span class="_ _4"></span>er<span class="_ _3"> </span>interrupt<span class="_ _a"> </span>service<span class="_ _c"> </span>routine<span class="_ _c"> </span>address</div><div class="t m0 x16 h7 y16a6 ff3 fs4 fc0 sc0 ls0 ws0">when<span class="_ _f"> </span>an<span class="_ _f"> </span>interrupt<span class="_ _f"> </span>o<span class="_ _4"></span>ccurs.<span class="_ _31"> </span>It<span class="_ _f"> </span>has<span class="_ _11"> </span>t<span class="_ _8"></span>wo<span class="_ _f"> </span>ﬁelds:<span class="_ _0"> </span><span class="ff5">mtvec</span>.<span class="ff5">MODE<span class="_ _11"> </span></span>(bits<span class="_ _f"> </span>0<span class="_ _11"> </span>to<span class="_ _f"> </span>1)<span class="_ _f"> </span>and</div><div class="t m0 x16 h7 y16a7 ff5 fs4 fc0 sc0 ls0 ws0">mtvec<span class="ff3">.</span>BASE<span class="_ _12"> </span><span class="ff3">(bits<span class="_ _13"> </span>2<span class="_ _12"> </span>to<span class="_ _13"> </span>31).<span class="_ _a"> </span>The<span class="_ _13"> </span></span>mtvec<span class="ff3">.</span>MODE<span class="_ _12"> </span><span class="ff3">sp<span class="_ _4"></span>eciﬁes<span class="_ _12"> </span>whether<span class="_ _12"> </span>the CPU<span class="_ _12"> </span>is<span class="_ _12"> </span>working</span></div><div class="t m0 x16 h7 y16a8 ff3 fs4 fc0 sc0 ls0 ws0">in the direct (<span class="ff5">00</span>) of vectored (<span class="ff5">01</span>) mo<span class="_ _4"></span>de.<span class="_ _a"> </span>In the direct<span class="_ _5"> </span>mo<span class="_ _4"></span>de, upon<span class="_ _5"> </span>an interrupt,</div><div class="t m0 x16 h7 y16a9 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _c"> </span>CPU<span class="_ _f"> </span>sets<span class="_ _f"> </span>the<span class="_ _c"> </span>PC<span class="_ _f"> </span>with<span class="_ _f"> </span>the<span class="_ _c"> </span>conten<span class="_ _8"></span>ts<span class="_ _f"> </span>of<span class="_ _f"> </span>the<span class="_ _c"> </span><span class="ff5">mtvec</span>.<span class="ff5">BASE<span class="_ _f"> </span></span>subﬁeld.<span class="_ _24"> </span>In<span class="_ _c"> </span>the</div><div class="t m0 x16 h7 y16aa ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _1"></span>ectored<span class="_ _5"> </span>mo<span class="_ _4"></span>de,<span class="_ _5"> </span>up<span class="_ _4"></span>on<span class="_ _5"> </span>an<span class="_ _2"> </span>in<span class="_ _8"></span>terrupt,<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _5"> </span>sets<span class="_ _2"> </span>the<span class="_ _5"> </span>PC<span class="_ _2"> </span>with<span class="_ _5"> </span><span class="ff5">mtvec</span>.<span class="ff5">BASE<span class="_ _2"> </span></span>+<span class="_ _5"> </span>(4</div><div class="t m0 x16 h7 y16ab ff4 fs4 fc0 sc0 ls0 ws0">×<span class="_ _2"> </span><span class="ff5">mcause<span class="ff3">.</span>EXCCODE<span class="ff3">).</span></span></div><div class="t m0 x3e h1e y21b ff12 fse fc0 sc0 ls0 ws0">7</div><div class="t m0 xd h1f y21c ff13 fsf fc0 sc0 ls0 ws0">In RISC-V terminology<span class="_ _7"></span>, exceptions are interrupts caused by the<span class="_ _12"> </span>CPU. W<span class="_ _7"></span>e will discuss these kind</div><div class="t m0 x18 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">of<span class="_ _38"> </span>interrupts<span class="_ _13"> </span>on<span class="_ _38"> </span>Chapter<span class="_ _5"> </span>11.</div><div class="t m0 x3f h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>Ma<span class="_ _8"></span>y<span class="_ _2"> </span>9,<span class="_ _2"> </span>2022)<span class="_ _4b"> </span>121</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:284.038000px;bottom:669.166000px;width:22.056000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:129.646000px;bottom:638.986000px;width:22.056000px;height:8.801000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.848000px;bottom:589.724000px;width:128.283000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:305.025000px;bottom:508.708000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:220.290000px;bottom:496.753000px;width:23.439000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:270.297000px;bottom:447.796000px;width:22.057000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:155.264000px;bottom:382.642000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:221.399000px;bottom:370.687000px;width:106.444000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:422.346000px;bottom:358.732000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:298.209000px;bottom:330.544000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:409.001000px;bottom:295.387000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:275.265000px;bottom:271.477000px;width:18.099000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:446.040000px;bottom:271.477000px;width:14.169000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf87" data-dest-detail='[135,"XYZ",105.952,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:278.759000px;bottom:247.567000px;width:6.462000px;height:12.592000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:357.159000px;bottom:179.236000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:186.168000px;bottom:167.835000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:313.636000px;bottom:167.835000px;width:109.965000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:383.898000px;bottom:155.326000px;width:18.099000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:170.675000px;bottom:143.371000px;width:18.098000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:391.045000px;bottom:143.371000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:133.118000px;bottom:121.951000px;width:23.440000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:198.550000px;bottom:121.951000px;width:15.968000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:284.687000px;bottom:107.505000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:345.686000px;bottom:107.505000px;width:15.968000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:340.311000px;bottom:77.785000px;width:20.210000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8d" data-dest-detail='[141,"XYZ",90.709,771.024,null]'><div class="d m1" style="border-style:none;position:absolute;left:183.403000px;bottom:67.030000px;width:10.461000px;height:10.367000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:148.560000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
