
*** Running vivado
    with args -log design_1_aes_128_decryption_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_aes_128_decryption_ip_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_aes_128_decryption_ip_0_0.tcl -notrace
Command: synth_design -top design_1_aes_128_decryption_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 405.852 ; gain = 100.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_aes_128_decryption_ip_0_0' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ip/design_1_aes_128_decryption_ip_0_0/synth/design_1_aes_128_decryption_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'aes_128_decryption_ip_v1_0' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes_128_decryption_ip_v1_0_S00_AXI' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:255]
INFO: [Synth 8-226] default block is never used [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:492]
INFO: [Synth 8-638] synthesizing module 'aes_128' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/aes_128.v:1]
INFO: [Synth 8-638] synthesizing module 'expand_key_128' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/aes_128.v:47]
INFO: [Synth 8-638] synthesizing module 'S4' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:358]
INFO: [Synth 8-638] synthesizing module 'S' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:371]
INFO: [Synth 8-256] done synthesizing module 'S' (1#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:371]
INFO: [Synth 8-256] done synthesizing module 'S4' (2#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:358]
INFO: [Synth 8-256] done synthesizing module 'expand_key_128' (3#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/aes_128.v:47]
INFO: [Synth 8-638] synthesizing module 'one_round' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/round.v:1]
INFO: [Synth 8-638] synthesizing module 'iS4' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:77]
INFO: [Synth 8-638] synthesizing module 'iS' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:90]
INFO: [Synth 8-256] done synthesizing module 'iS' (4#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:90]
INFO: [Synth 8-256] done synthesizing module 'iS4' (5#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:77]
INFO: [Synth 8-638] synthesizing module 'table_lookup' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:16]
INFO: [Synth 8-638] synthesizing module 'T' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:49]
INFO: [Synth 8-638] synthesizing module 'xtime' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:1]
INFO: [Synth 8-256] done synthesizing module 'xtime' (6#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:1]
INFO: [Synth 8-256] done synthesizing module 'T' (7#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:49]
INFO: [Synth 8-256] done synthesizing module 'table_lookup' (8#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:16]
INFO: [Synth 8-256] done synthesizing module 'one_round' (9#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/round.v:1]
INFO: [Synth 8-638] synthesizing module 'final_round' [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/round.v:78]
INFO: [Synth 8-256] done synthesizing module 'final_round' (10#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/round.v:78]
INFO: [Synth 8-256] done synthesizing module 'aes_128' (11#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/aes_128.v:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:246]
INFO: [Synth 8-256] done synthesizing module 'aes_128_decryption_ip_v1_0_S00_AXI' (12#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'aes_128_decryption_ip_v1_0' (13#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/hdl/aes_128_decryption_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_aes_128_decryption_ip_0_0' (14#1) [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ip/design_1_aes_128_decryption_ip_0_0/synth/design_1_aes_128_decryption_ip_0_0.v:57]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 458.395 ; gain = 152.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 458.395 ; gain = 152.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 854.543 ; gain = 9.711
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 854.543 ; gain = 549.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 854.543 ; gain = 549.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 854.543 ; gain = 549.090
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 854.543 ; gain = 549.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 110   
	   4 Input     32 Bit         XORs := 36    
	   2 Input      8 Bit         XORs := 874   
	   3 Input      8 Bit         XORs := 144   
+---Registers : 
	              128 Bit    Registers := 22    
	               32 Bit    Registers := 53    
	                8 Bit    Registers := 632   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 200   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  16 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 432   
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module S 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module iS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xtime 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module T 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
Module one_round 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module final_round 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module aes_128_decryption_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  16 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:378]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_3/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_4/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_1/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_1/S_0/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_3/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
WARNING: [Synth 8-6014] Unused sequential element S4_2/S_2/out_reg was removed.  [d:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.srcs/sources_1/bd/design_1/ipshared/d6e6/src/table.v:97]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design aes_128_decryption_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_aes_128_decryption_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_aes_128_decryption_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_aes_128_decryption_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_aes_128_decryption_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_aes_128_decryption_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_aes_128_decryption_ip_0_0.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[127]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[126]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[125]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[124]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[123]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[122]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[121]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[120]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[119]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[118]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[117]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[116]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[115]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[114]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[113]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[112]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[111]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[110]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[109]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[108]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[107]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[106]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[105]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[104]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[103]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[102]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[101]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[100]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[99]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[98]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[97]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[96]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[95]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[94]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[93]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[92]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[91]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[90]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[89]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[88]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[87]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[86]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[85]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[84]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[83]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[82]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[81]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[80]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[79]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[78]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[77]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[76]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[75]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[74]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[73]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[72]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[71]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[70]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[69]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[68]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[67]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[66]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[65]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[64]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[63]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[62]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[61]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[60]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[59]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[58]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[57]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[56]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[55]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[54]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[53]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[52]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[51]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[50]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[49]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[48]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[47]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[46]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[45]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[44]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[43]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[42]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[41]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[40]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[39]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[38]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[37]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[36]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[35]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[34]) is unused and will be removed from module expand_key_128.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 854.543 ; gain = 549.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|S              | out_reg          | 256x8         | Block RAM      | 
|iS             | out_reg          | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_1/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|one_round      | S4_4/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_1/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_0/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_3/out_reg | 256x8         | Block RAM      | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 918.645 ; gain = 613.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 937.602 ; gain = 632.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_4/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_4/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_4/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_4/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_4/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_4/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_4/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_4/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_4/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_4/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_4/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r3/S4_4/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_1/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_1/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_2/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_2/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_3/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r4/S4_3/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |    17|
|2     |LUT2       |  3689|
|3     |LUT3       |   449|
|4     |LUT4       |  1620|
|5     |LUT5       |   288|
|6     |LUT6       |  1618|
|7     |MUXF7      |    64|
|8     |MUXF8      |    32|
|9     |RAMB18E1   |    20|
|10    |RAMB18E1_1 |    80|
|11    |FDRE       |  7853|
|12    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   | 15731|
|2     |  inst                                      |aes_128_decryption_ip_v1_0         | 15731|
|3     |    aes_128_decryption_ip_v1_0_S00_AXI_inst |aes_128_decryption_ip_v1_0_S00_AXI | 15727|
|4     |      aes_i                                 |aes_128                            | 15020|
|5     |        a1                                  |expand_key_128                     |   626|
|6     |          S4_0                              |S4_769                             |   178|
|7     |            S_1                             |S_770                              |    89|
|8     |            S_3                             |S_771                              |    89|
|9     |        a10                                 |expand_key_128_0                   |   258|
|10    |          S4_0                              |S4_766                             |   130|
|11    |            S_1                             |S_767                              |    65|
|12    |            S_3                             |S_768                              |    65|
|13    |        a2                                  |expand_key_128_1                   |   530|
|14    |          S4_0                              |S4_763                             |   178|
|15    |            S_1                             |S_764                              |    89|
|16    |            S_3                             |S_765                              |    89|
|17    |        a3                                  |expand_key_128_2                   |   530|
|18    |          S4_0                              |S4_760                             |   178|
|19    |            S_1                             |S_761                              |    89|
|20    |            S_3                             |S_762                              |    89|
|21    |        a4                                  |expand_key_128_3                   |   530|
|22    |          S4_0                              |S4_757                             |   178|
|23    |            S_1                             |S_758                              |    89|
|24    |            S_3                             |S_759                              |    89|
|25    |        a5                                  |expand_key_128_4                   |   530|
|26    |          S4_0                              |S4_754                             |   178|
|27    |            S_1                             |S_755                              |    89|
|28    |            S_3                             |S_756                              |    89|
|29    |        a6                                  |expand_key_128_5                   |   530|
|30    |          S4_0                              |S4_751                             |   178|
|31    |            S_1                             |S_752                              |    89|
|32    |            S_3                             |S_753                              |    89|
|33    |        a7                                  |expand_key_128_6                   |   530|
|34    |          S4_0                              |S4_748                             |   178|
|35    |            S_1                             |S_749                              |    89|
|36    |            S_3                             |S_750                              |    89|
|37    |        a8                                  |expand_key_128_7                   |   530|
|38    |          S4_0                              |S4_745                             |   178|
|39    |            S_1                             |S_746                              |    89|
|40    |            S_3                             |S_747                              |    89|
|41    |        a9                                  |expand_key_128_8                   |   530|
|42    |          S4_0                              |S4                                 |   178|
|43    |            S_1                             |S                                  |    89|
|44    |            S_3                             |S_744                              |    89|
|45    |        r1                                  |one_round                          |  1040|
|46    |          S4_1                              |iS4_664                            |    36|
|47    |            S_1                             |iS_742                             |    14|
|48    |            S_3                             |iS_743                             |    22|
|49    |          S4_2                              |iS4_665                            |    36|
|50    |            S_1                             |iS_740                             |    14|
|51    |            S_3                             |iS_741                             |    22|
|52    |          S4_3                              |iS4_666                            |    36|
|53    |            S_1                             |iS_738                             |    14|
|54    |            S_3                             |iS_739                             |    22|
|55    |          S4_4                              |iS4_667                            |    36|
|56    |            S_1                             |iS_736                             |    14|
|57    |            S_3                             |iS_737                             |    22|
|58    |          t0                                |table_lookup_668                   |   192|
|59    |            t0                              |T_720                              |    70|
|60    |              x0                            |xtime_733                          |    11|
|61    |              x1                            |xtime_734                          |    19|
|62    |              x2                            |xtime_735                          |    40|
|63    |            t1                              |T_721                              |    46|
|64    |              x0                            |xtime_730                          |    11|
|65    |              x1                            |xtime_731                          |    11|
|66    |              x2                            |xtime_732                          |    24|
|67    |            t2                              |T_722                              |    38|
|68    |              x0                            |xtime_727                          |    19|
|69    |              x1                            |xtime_728                          |    11|
|70    |              x2                            |xtime_729                          |     8|
|71    |            t3                              |T_723                              |    38|
|72    |              x0                            |xtime_724                          |    11|
|73    |              x1                            |xtime_725                          |    19|
|74    |              x2                            |xtime_726                          |     8|
|75    |          t1                                |table_lookup_669                   |   192|
|76    |            t0                              |T_704                              |    70|
|77    |              x0                            |xtime_717                          |    11|
|78    |              x1                            |xtime_718                          |    19|
|79    |              x2                            |xtime_719                          |    40|
|80    |            t1                              |T_705                              |    46|
|81    |              x0                            |xtime_714                          |    11|
|82    |              x1                            |xtime_715                          |    11|
|83    |              x2                            |xtime_716                          |    24|
|84    |            t2                              |T_706                              |    38|
|85    |              x0                            |xtime_711                          |    19|
|86    |              x1                            |xtime_712                          |    11|
|87    |              x2                            |xtime_713                          |     8|
|88    |            t3                              |T_707                              |    38|
|89    |              x0                            |xtime_708                          |    11|
|90    |              x1                            |xtime_709                          |    19|
|91    |              x2                            |xtime_710                          |     8|
|92    |          t2                                |table_lookup_670                   |   192|
|93    |            t0                              |T_688                              |    70|
|94    |              x0                            |xtime_701                          |    11|
|95    |              x1                            |xtime_702                          |    19|
|96    |              x2                            |xtime_703                          |    40|
|97    |            t1                              |T_689                              |    46|
|98    |              x0                            |xtime_698                          |    11|
|99    |              x1                            |xtime_699                          |    11|
|100   |              x2                            |xtime_700                          |    24|
|101   |            t2                              |T_690                              |    38|
|102   |              x0                            |xtime_695                          |    19|
|103   |              x1                            |xtime_696                          |    11|
|104   |              x2                            |xtime_697                          |     8|
|105   |            t3                              |T_691                              |    38|
|106   |              x0                            |xtime_692                          |    11|
|107   |              x1                            |xtime_693                          |    19|
|108   |              x2                            |xtime_694                          |     8|
|109   |          t3                                |table_lookup_671                   |   192|
|110   |            t0                              |T_672                              |    70|
|111   |              x0                            |xtime_685                          |    11|
|112   |              x1                            |xtime_686                          |    19|
|113   |              x2                            |xtime_687                          |    40|
|114   |            t1                              |T_673                              |    46|
|115   |              x0                            |xtime_682                          |    11|
|116   |              x1                            |xtime_683                          |    11|
|117   |              x2                            |xtime_684                          |    24|
|118   |            t2                              |T_674                              |    38|
|119   |              x0                            |xtime_679                          |    19|
|120   |              x1                            |xtime_680                          |    11|
|121   |              x2                            |xtime_681                          |     8|
|122   |            t3                              |T_675                              |    38|
|123   |              x0                            |xtime_676                          |    11|
|124   |              x1                            |xtime_677                          |    19|
|125   |              x2                            |xtime_678                          |     8|
|126   |        r2                                  |one_round_9                        |  1040|
|127   |          S4_1                              |iS4_584                            |    36|
|128   |            S_1                             |iS_662                             |    14|
|129   |            S_3                             |iS_663                             |    22|
|130   |          S4_2                              |iS4_585                            |    36|
|131   |            S_1                             |iS_660                             |    14|
|132   |            S_3                             |iS_661                             |    22|
|133   |          S4_3                              |iS4_586                            |    36|
|134   |            S_1                             |iS_658                             |    14|
|135   |            S_3                             |iS_659                             |    22|
|136   |          S4_4                              |iS4_587                            |    36|
|137   |            S_1                             |iS_656                             |    14|
|138   |            S_3                             |iS_657                             |    22|
|139   |          t0                                |table_lookup_588                   |   192|
|140   |            t0                              |T_640                              |    70|
|141   |              x0                            |xtime_653                          |    11|
|142   |              x1                            |xtime_654                          |    19|
|143   |              x2                            |xtime_655                          |    40|
|144   |            t1                              |T_641                              |    46|
|145   |              x0                            |xtime_650                          |    11|
|146   |              x1                            |xtime_651                          |    11|
|147   |              x2                            |xtime_652                          |    24|
|148   |            t2                              |T_642                              |    38|
|149   |              x0                            |xtime_647                          |    19|
|150   |              x1                            |xtime_648                          |    11|
|151   |              x2                            |xtime_649                          |     8|
|152   |            t3                              |T_643                              |    38|
|153   |              x0                            |xtime_644                          |    11|
|154   |              x1                            |xtime_645                          |    19|
|155   |              x2                            |xtime_646                          |     8|
|156   |          t1                                |table_lookup_589                   |   192|
|157   |            t0                              |T_624                              |    70|
|158   |              x0                            |xtime_637                          |    11|
|159   |              x1                            |xtime_638                          |    19|
|160   |              x2                            |xtime_639                          |    40|
|161   |            t1                              |T_625                              |    46|
|162   |              x0                            |xtime_634                          |    11|
|163   |              x1                            |xtime_635                          |    11|
|164   |              x2                            |xtime_636                          |    24|
|165   |            t2                              |T_626                              |    38|
|166   |              x0                            |xtime_631                          |    19|
|167   |              x1                            |xtime_632                          |    11|
|168   |              x2                            |xtime_633                          |     8|
|169   |            t3                              |T_627                              |    38|
|170   |              x0                            |xtime_628                          |    11|
|171   |              x1                            |xtime_629                          |    19|
|172   |              x2                            |xtime_630                          |     8|
|173   |          t2                                |table_lookup_590                   |   192|
|174   |            t0                              |T_608                              |    70|
|175   |              x0                            |xtime_621                          |    11|
|176   |              x1                            |xtime_622                          |    19|
|177   |              x2                            |xtime_623                          |    40|
|178   |            t1                              |T_609                              |    46|
|179   |              x0                            |xtime_618                          |    11|
|180   |              x1                            |xtime_619                          |    11|
|181   |              x2                            |xtime_620                          |    24|
|182   |            t2                              |T_610                              |    38|
|183   |              x0                            |xtime_615                          |    19|
|184   |              x1                            |xtime_616                          |    11|
|185   |              x2                            |xtime_617                          |     8|
|186   |            t3                              |T_611                              |    38|
|187   |              x0                            |xtime_612                          |    11|
|188   |              x1                            |xtime_613                          |    19|
|189   |              x2                            |xtime_614                          |     8|
|190   |          t3                                |table_lookup_591                   |   192|
|191   |            t0                              |T_592                              |    70|
|192   |              x0                            |xtime_605                          |    11|
|193   |              x1                            |xtime_606                          |    19|
|194   |              x2                            |xtime_607                          |    40|
|195   |            t1                              |T_593                              |    46|
|196   |              x0                            |xtime_602                          |    11|
|197   |              x1                            |xtime_603                          |    11|
|198   |              x2                            |xtime_604                          |    24|
|199   |            t2                              |T_594                              |    38|
|200   |              x0                            |xtime_599                          |    19|
|201   |              x1                            |xtime_600                          |    11|
|202   |              x2                            |xtime_601                          |     8|
|203   |            t3                              |T_595                              |    38|
|204   |              x0                            |xtime_596                          |    11|
|205   |              x1                            |xtime_597                          |    19|
|206   |              x2                            |xtime_598                          |     8|
|207   |        r3                                  |one_round_10                       |  1040|
|208   |          S4_1                              |iS4_504                            |    36|
|209   |            S_1                             |iS_582                             |    14|
|210   |            S_3                             |iS_583                             |    22|
|211   |          S4_2                              |iS4_505                            |    36|
|212   |            S_1                             |iS_580                             |    14|
|213   |            S_3                             |iS_581                             |    22|
|214   |          S4_3                              |iS4_506                            |    36|
|215   |            S_1                             |iS_578                             |    14|
|216   |            S_3                             |iS_579                             |    22|
|217   |          S4_4                              |iS4_507                            |    36|
|218   |            S_1                             |iS_576                             |    14|
|219   |            S_3                             |iS_577                             |    22|
|220   |          t0                                |table_lookup_508                   |   192|
|221   |            t0                              |T_560                              |    70|
|222   |              x0                            |xtime_573                          |    11|
|223   |              x1                            |xtime_574                          |    19|
|224   |              x2                            |xtime_575                          |    40|
|225   |            t1                              |T_561                              |    46|
|226   |              x0                            |xtime_570                          |    11|
|227   |              x1                            |xtime_571                          |    11|
|228   |              x2                            |xtime_572                          |    24|
|229   |            t2                              |T_562                              |    38|
|230   |              x0                            |xtime_567                          |    19|
|231   |              x1                            |xtime_568                          |    11|
|232   |              x2                            |xtime_569                          |     8|
|233   |            t3                              |T_563                              |    38|
|234   |              x0                            |xtime_564                          |    11|
|235   |              x1                            |xtime_565                          |    19|
|236   |              x2                            |xtime_566                          |     8|
|237   |          t1                                |table_lookup_509                   |   192|
|238   |            t0                              |T_544                              |    70|
|239   |              x0                            |xtime_557                          |    11|
|240   |              x1                            |xtime_558                          |    19|
|241   |              x2                            |xtime_559                          |    40|
|242   |            t1                              |T_545                              |    46|
|243   |              x0                            |xtime_554                          |    11|
|244   |              x1                            |xtime_555                          |    11|
|245   |              x2                            |xtime_556                          |    24|
|246   |            t2                              |T_546                              |    38|
|247   |              x0                            |xtime_551                          |    19|
|248   |              x1                            |xtime_552                          |    11|
|249   |              x2                            |xtime_553                          |     8|
|250   |            t3                              |T_547                              |    38|
|251   |              x0                            |xtime_548                          |    11|
|252   |              x1                            |xtime_549                          |    19|
|253   |              x2                            |xtime_550                          |     8|
|254   |          t2                                |table_lookup_510                   |   192|
|255   |            t0                              |T_528                              |    70|
|256   |              x0                            |xtime_541                          |    11|
|257   |              x1                            |xtime_542                          |    19|
|258   |              x2                            |xtime_543                          |    40|
|259   |            t1                              |T_529                              |    46|
|260   |              x0                            |xtime_538                          |    11|
|261   |              x1                            |xtime_539                          |    11|
|262   |              x2                            |xtime_540                          |    24|
|263   |            t2                              |T_530                              |    38|
|264   |              x0                            |xtime_535                          |    19|
|265   |              x1                            |xtime_536                          |    11|
|266   |              x2                            |xtime_537                          |     8|
|267   |            t3                              |T_531                              |    38|
|268   |              x0                            |xtime_532                          |    11|
|269   |              x1                            |xtime_533                          |    19|
|270   |              x2                            |xtime_534                          |     8|
|271   |          t3                                |table_lookup_511                   |   192|
|272   |            t0                              |T_512                              |    70|
|273   |              x0                            |xtime_525                          |    11|
|274   |              x1                            |xtime_526                          |    19|
|275   |              x2                            |xtime_527                          |    40|
|276   |            t1                              |T_513                              |    46|
|277   |              x0                            |xtime_522                          |    11|
|278   |              x1                            |xtime_523                          |    11|
|279   |              x2                            |xtime_524                          |    24|
|280   |            t2                              |T_514                              |    38|
|281   |              x0                            |xtime_519                          |    19|
|282   |              x1                            |xtime_520                          |    11|
|283   |              x2                            |xtime_521                          |     8|
|284   |            t3                              |T_515                              |    38|
|285   |              x0                            |xtime_516                          |    11|
|286   |              x1                            |xtime_517                          |    19|
|287   |              x2                            |xtime_518                          |     8|
|288   |        r4                                  |one_round_11                       |  1040|
|289   |          S4_1                              |iS4_424                            |    36|
|290   |            S_1                             |iS_502                             |    14|
|291   |            S_3                             |iS_503                             |    22|
|292   |          S4_2                              |iS4_425                            |    36|
|293   |            S_1                             |iS_500                             |    14|
|294   |            S_3                             |iS_501                             |    22|
|295   |          S4_3                              |iS4_426                            |    36|
|296   |            S_1                             |iS_498                             |    14|
|297   |            S_3                             |iS_499                             |    22|
|298   |          S4_4                              |iS4_427                            |    36|
|299   |            S_1                             |iS_496                             |    14|
|300   |            S_3                             |iS_497                             |    22|
|301   |          t0                                |table_lookup_428                   |   192|
|302   |            t0                              |T_480                              |    70|
|303   |              x0                            |xtime_493                          |    11|
|304   |              x1                            |xtime_494                          |    19|
|305   |              x2                            |xtime_495                          |    40|
|306   |            t1                              |T_481                              |    46|
|307   |              x0                            |xtime_490                          |    11|
|308   |              x1                            |xtime_491                          |    11|
|309   |              x2                            |xtime_492                          |    24|
|310   |            t2                              |T_482                              |    38|
|311   |              x0                            |xtime_487                          |    19|
|312   |              x1                            |xtime_488                          |    11|
|313   |              x2                            |xtime_489                          |     8|
|314   |            t3                              |T_483                              |    38|
|315   |              x0                            |xtime_484                          |    11|
|316   |              x1                            |xtime_485                          |    19|
|317   |              x2                            |xtime_486                          |     8|
|318   |          t1                                |table_lookup_429                   |   192|
|319   |            t0                              |T_464                              |    70|
|320   |              x0                            |xtime_477                          |    11|
|321   |              x1                            |xtime_478                          |    19|
|322   |              x2                            |xtime_479                          |    40|
|323   |            t1                              |T_465                              |    46|
|324   |              x0                            |xtime_474                          |    11|
|325   |              x1                            |xtime_475                          |    11|
|326   |              x2                            |xtime_476                          |    24|
|327   |            t2                              |T_466                              |    38|
|328   |              x0                            |xtime_471                          |    19|
|329   |              x1                            |xtime_472                          |    11|
|330   |              x2                            |xtime_473                          |     8|
|331   |            t3                              |T_467                              |    38|
|332   |              x0                            |xtime_468                          |    11|
|333   |              x1                            |xtime_469                          |    19|
|334   |              x2                            |xtime_470                          |     8|
|335   |          t2                                |table_lookup_430                   |   192|
|336   |            t0                              |T_448                              |    70|
|337   |              x0                            |xtime_461                          |    11|
|338   |              x1                            |xtime_462                          |    19|
|339   |              x2                            |xtime_463                          |    40|
|340   |            t1                              |T_449                              |    46|
|341   |              x0                            |xtime_458                          |    11|
|342   |              x1                            |xtime_459                          |    11|
|343   |              x2                            |xtime_460                          |    24|
|344   |            t2                              |T_450                              |    38|
|345   |              x0                            |xtime_455                          |    19|
|346   |              x1                            |xtime_456                          |    11|
|347   |              x2                            |xtime_457                          |     8|
|348   |            t3                              |T_451                              |    38|
|349   |              x0                            |xtime_452                          |    11|
|350   |              x1                            |xtime_453                          |    19|
|351   |              x2                            |xtime_454                          |     8|
|352   |          t3                                |table_lookup_431                   |   192|
|353   |            t0                              |T_432                              |    70|
|354   |              x0                            |xtime_445                          |    11|
|355   |              x1                            |xtime_446                          |    19|
|356   |              x2                            |xtime_447                          |    40|
|357   |            t1                              |T_433                              |    46|
|358   |              x0                            |xtime_442                          |    11|
|359   |              x1                            |xtime_443                          |    11|
|360   |              x2                            |xtime_444                          |    24|
|361   |            t2                              |T_434                              |    38|
|362   |              x0                            |xtime_439                          |    19|
|363   |              x1                            |xtime_440                          |    11|
|364   |              x2                            |xtime_441                          |     8|
|365   |            t3                              |T_435                              |    38|
|366   |              x0                            |xtime_436                          |    11|
|367   |              x1                            |xtime_437                          |    19|
|368   |              x2                            |xtime_438                          |     8|
|369   |        r5                                  |one_round_12                       |  1040|
|370   |          S4_1                              |iS4_344                            |    36|
|371   |            S_1                             |iS_422                             |    14|
|372   |            S_3                             |iS_423                             |    22|
|373   |          S4_2                              |iS4_345                            |    36|
|374   |            S_1                             |iS_420                             |    14|
|375   |            S_3                             |iS_421                             |    22|
|376   |          S4_3                              |iS4_346                            |    36|
|377   |            S_1                             |iS_418                             |    14|
|378   |            S_3                             |iS_419                             |    22|
|379   |          S4_4                              |iS4_347                            |    36|
|380   |            S_1                             |iS_416                             |    14|
|381   |            S_3                             |iS_417                             |    22|
|382   |          t0                                |table_lookup_348                   |   192|
|383   |            t0                              |T_400                              |    70|
|384   |              x0                            |xtime_413                          |    11|
|385   |              x1                            |xtime_414                          |    19|
|386   |              x2                            |xtime_415                          |    40|
|387   |            t1                              |T_401                              |    46|
|388   |              x0                            |xtime_410                          |    11|
|389   |              x1                            |xtime_411                          |    11|
|390   |              x2                            |xtime_412                          |    24|
|391   |            t2                              |T_402                              |    38|
|392   |              x0                            |xtime_407                          |    19|
|393   |              x1                            |xtime_408                          |    11|
|394   |              x2                            |xtime_409                          |     8|
|395   |            t3                              |T_403                              |    38|
|396   |              x0                            |xtime_404                          |    11|
|397   |              x1                            |xtime_405                          |    19|
|398   |              x2                            |xtime_406                          |     8|
|399   |          t1                                |table_lookup_349                   |   192|
|400   |            t0                              |T_384                              |    70|
|401   |              x0                            |xtime_397                          |    11|
|402   |              x1                            |xtime_398                          |    19|
|403   |              x2                            |xtime_399                          |    40|
|404   |            t1                              |T_385                              |    46|
|405   |              x0                            |xtime_394                          |    11|
|406   |              x1                            |xtime_395                          |    11|
|407   |              x2                            |xtime_396                          |    24|
|408   |            t2                              |T_386                              |    38|
|409   |              x0                            |xtime_391                          |    19|
|410   |              x1                            |xtime_392                          |    11|
|411   |              x2                            |xtime_393                          |     8|
|412   |            t3                              |T_387                              |    38|
|413   |              x0                            |xtime_388                          |    11|
|414   |              x1                            |xtime_389                          |    19|
|415   |              x2                            |xtime_390                          |     8|
|416   |          t2                                |table_lookup_350                   |   192|
|417   |            t0                              |T_368                              |    70|
|418   |              x0                            |xtime_381                          |    11|
|419   |              x1                            |xtime_382                          |    19|
|420   |              x2                            |xtime_383                          |    40|
|421   |            t1                              |T_369                              |    46|
|422   |              x0                            |xtime_378                          |    11|
|423   |              x1                            |xtime_379                          |    11|
|424   |              x2                            |xtime_380                          |    24|
|425   |            t2                              |T_370                              |    38|
|426   |              x0                            |xtime_375                          |    19|
|427   |              x1                            |xtime_376                          |    11|
|428   |              x2                            |xtime_377                          |     8|
|429   |            t3                              |T_371                              |    38|
|430   |              x0                            |xtime_372                          |    11|
|431   |              x1                            |xtime_373                          |    19|
|432   |              x2                            |xtime_374                          |     8|
|433   |          t3                                |table_lookup_351                   |   192|
|434   |            t0                              |T_352                              |    70|
|435   |              x0                            |xtime_365                          |    11|
|436   |              x1                            |xtime_366                          |    19|
|437   |              x2                            |xtime_367                          |    40|
|438   |            t1                              |T_353                              |    46|
|439   |              x0                            |xtime_362                          |    11|
|440   |              x1                            |xtime_363                          |    11|
|441   |              x2                            |xtime_364                          |    24|
|442   |            t2                              |T_354                              |    38|
|443   |              x0                            |xtime_359                          |    19|
|444   |              x1                            |xtime_360                          |    11|
|445   |              x2                            |xtime_361                          |     8|
|446   |            t3                              |T_355                              |    38|
|447   |              x0                            |xtime_356                          |    11|
|448   |              x1                            |xtime_357                          |    19|
|449   |              x2                            |xtime_358                          |     8|
|450   |        r6                                  |one_round_13                       |  1040|
|451   |          S4_1                              |iS4_264                            |    36|
|452   |            S_1                             |iS_342                             |    14|
|453   |            S_3                             |iS_343                             |    22|
|454   |          S4_2                              |iS4_265                            |    36|
|455   |            S_1                             |iS_340                             |    14|
|456   |            S_3                             |iS_341                             |    22|
|457   |          S4_3                              |iS4_266                            |    36|
|458   |            S_1                             |iS_338                             |    14|
|459   |            S_3                             |iS_339                             |    22|
|460   |          S4_4                              |iS4_267                            |    36|
|461   |            S_1                             |iS_336                             |    14|
|462   |            S_3                             |iS_337                             |    22|
|463   |          t0                                |table_lookup_268                   |   192|
|464   |            t0                              |T_320                              |    70|
|465   |              x0                            |xtime_333                          |    11|
|466   |              x1                            |xtime_334                          |    19|
|467   |              x2                            |xtime_335                          |    40|
|468   |            t1                              |T_321                              |    46|
|469   |              x0                            |xtime_330                          |    11|
|470   |              x1                            |xtime_331                          |    11|
|471   |              x2                            |xtime_332                          |    24|
|472   |            t2                              |T_322                              |    38|
|473   |              x0                            |xtime_327                          |    19|
|474   |              x1                            |xtime_328                          |    11|
|475   |              x2                            |xtime_329                          |     8|
|476   |            t3                              |T_323                              |    38|
|477   |              x0                            |xtime_324                          |    11|
|478   |              x1                            |xtime_325                          |    19|
|479   |              x2                            |xtime_326                          |     8|
|480   |          t1                                |table_lookup_269                   |   192|
|481   |            t0                              |T_304                              |    70|
|482   |              x0                            |xtime_317                          |    11|
|483   |              x1                            |xtime_318                          |    19|
|484   |              x2                            |xtime_319                          |    40|
|485   |            t1                              |T_305                              |    46|
|486   |              x0                            |xtime_314                          |    11|
|487   |              x1                            |xtime_315                          |    11|
|488   |              x2                            |xtime_316                          |    24|
|489   |            t2                              |T_306                              |    38|
|490   |              x0                            |xtime_311                          |    19|
|491   |              x1                            |xtime_312                          |    11|
|492   |              x2                            |xtime_313                          |     8|
|493   |            t3                              |T_307                              |    38|
|494   |              x0                            |xtime_308                          |    11|
|495   |              x1                            |xtime_309                          |    19|
|496   |              x2                            |xtime_310                          |     8|
|497   |          t2                                |table_lookup_270                   |   192|
|498   |            t0                              |T_288                              |    70|
|499   |              x0                            |xtime_301                          |    11|
|500   |              x1                            |xtime_302                          |    19|
|501   |              x2                            |xtime_303                          |    40|
|502   |            t1                              |T_289                              |    46|
|503   |              x0                            |xtime_298                          |    11|
|504   |              x1                            |xtime_299                          |    11|
|505   |              x2                            |xtime_300                          |    24|
|506   |            t2                              |T_290                              |    38|
|507   |              x0                            |xtime_295                          |    19|
|508   |              x1                            |xtime_296                          |    11|
|509   |              x2                            |xtime_297                          |     8|
|510   |            t3                              |T_291                              |    38|
|511   |              x0                            |xtime_292                          |    11|
|512   |              x1                            |xtime_293                          |    19|
|513   |              x2                            |xtime_294                          |     8|
|514   |          t3                                |table_lookup_271                   |   192|
|515   |            t0                              |T_272                              |    70|
|516   |              x0                            |xtime_285                          |    11|
|517   |              x1                            |xtime_286                          |    19|
|518   |              x2                            |xtime_287                          |    40|
|519   |            t1                              |T_273                              |    46|
|520   |              x0                            |xtime_282                          |    11|
|521   |              x1                            |xtime_283                          |    11|
|522   |              x2                            |xtime_284                          |    24|
|523   |            t2                              |T_274                              |    38|
|524   |              x0                            |xtime_279                          |    19|
|525   |              x1                            |xtime_280                          |    11|
|526   |              x2                            |xtime_281                          |     8|
|527   |            t3                              |T_275                              |    38|
|528   |              x0                            |xtime_276                          |    11|
|529   |              x1                            |xtime_277                          |    19|
|530   |              x2                            |xtime_278                          |     8|
|531   |        r7                                  |one_round_14                       |  1040|
|532   |          S4_1                              |iS4_184                            |    36|
|533   |            S_1                             |iS_262                             |    14|
|534   |            S_3                             |iS_263                             |    22|
|535   |          S4_2                              |iS4_185                            |    36|
|536   |            S_1                             |iS_260                             |    14|
|537   |            S_3                             |iS_261                             |    22|
|538   |          S4_3                              |iS4_186                            |    36|
|539   |            S_1                             |iS_258                             |    14|
|540   |            S_3                             |iS_259                             |    22|
|541   |          S4_4                              |iS4_187                            |    36|
|542   |            S_1                             |iS_256                             |    14|
|543   |            S_3                             |iS_257                             |    22|
|544   |          t0                                |table_lookup_188                   |   192|
|545   |            t0                              |T_240                              |    70|
|546   |              x0                            |xtime_253                          |    11|
|547   |              x1                            |xtime_254                          |    19|
|548   |              x2                            |xtime_255                          |    40|
|549   |            t1                              |T_241                              |    46|
|550   |              x0                            |xtime_250                          |    11|
|551   |              x1                            |xtime_251                          |    11|
|552   |              x2                            |xtime_252                          |    24|
|553   |            t2                              |T_242                              |    38|
|554   |              x0                            |xtime_247                          |    19|
|555   |              x1                            |xtime_248                          |    11|
|556   |              x2                            |xtime_249                          |     8|
|557   |            t3                              |T_243                              |    38|
|558   |              x0                            |xtime_244                          |    11|
|559   |              x1                            |xtime_245                          |    19|
|560   |              x2                            |xtime_246                          |     8|
|561   |          t1                                |table_lookup_189                   |   192|
|562   |            t0                              |T_224                              |    70|
|563   |              x0                            |xtime_237                          |    11|
|564   |              x1                            |xtime_238                          |    19|
|565   |              x2                            |xtime_239                          |    40|
|566   |            t1                              |T_225                              |    46|
|567   |              x0                            |xtime_234                          |    11|
|568   |              x1                            |xtime_235                          |    11|
|569   |              x2                            |xtime_236                          |    24|
|570   |            t2                              |T_226                              |    38|
|571   |              x0                            |xtime_231                          |    19|
|572   |              x1                            |xtime_232                          |    11|
|573   |              x2                            |xtime_233                          |     8|
|574   |            t3                              |T_227                              |    38|
|575   |              x0                            |xtime_228                          |    11|
|576   |              x1                            |xtime_229                          |    19|
|577   |              x2                            |xtime_230                          |     8|
|578   |          t2                                |table_lookup_190                   |   192|
|579   |            t0                              |T_208                              |    70|
|580   |              x0                            |xtime_221                          |    11|
|581   |              x1                            |xtime_222                          |    19|
|582   |              x2                            |xtime_223                          |    40|
|583   |            t1                              |T_209                              |    46|
|584   |              x0                            |xtime_218                          |    11|
|585   |              x1                            |xtime_219                          |    11|
|586   |              x2                            |xtime_220                          |    24|
|587   |            t2                              |T_210                              |    38|
|588   |              x0                            |xtime_215                          |    19|
|589   |              x1                            |xtime_216                          |    11|
|590   |              x2                            |xtime_217                          |     8|
|591   |            t3                              |T_211                              |    38|
|592   |              x0                            |xtime_212                          |    11|
|593   |              x1                            |xtime_213                          |    19|
|594   |              x2                            |xtime_214                          |     8|
|595   |          t3                                |table_lookup_191                   |   192|
|596   |            t0                              |T_192                              |    70|
|597   |              x0                            |xtime_205                          |    11|
|598   |              x1                            |xtime_206                          |    19|
|599   |              x2                            |xtime_207                          |    40|
|600   |            t1                              |T_193                              |    46|
|601   |              x0                            |xtime_202                          |    11|
|602   |              x1                            |xtime_203                          |    11|
|603   |              x2                            |xtime_204                          |    24|
|604   |            t2                              |T_194                              |    38|
|605   |              x0                            |xtime_199                          |    19|
|606   |              x1                            |xtime_200                          |    11|
|607   |              x2                            |xtime_201                          |     8|
|608   |            t3                              |T_195                              |    38|
|609   |              x0                            |xtime_196                          |    11|
|610   |              x1                            |xtime_197                          |    19|
|611   |              x2                            |xtime_198                          |     8|
|612   |        r8                                  |one_round_15                       |  1040|
|613   |          S4_1                              |iS4_104                            |    36|
|614   |            S_1                             |iS_182                             |    14|
|615   |            S_3                             |iS_183                             |    22|
|616   |          S4_2                              |iS4_105                            |    36|
|617   |            S_1                             |iS_180                             |    14|
|618   |            S_3                             |iS_181                             |    22|
|619   |          S4_3                              |iS4_106                            |    36|
|620   |            S_1                             |iS_178                             |    14|
|621   |            S_3                             |iS_179                             |    22|
|622   |          S4_4                              |iS4_107                            |    36|
|623   |            S_1                             |iS_176                             |    14|
|624   |            S_3                             |iS_177                             |    22|
|625   |          t0                                |table_lookup_108                   |   192|
|626   |            t0                              |T_160                              |    70|
|627   |              x0                            |xtime_173                          |    11|
|628   |              x1                            |xtime_174                          |    19|
|629   |              x2                            |xtime_175                          |    40|
|630   |            t1                              |T_161                              |    46|
|631   |              x0                            |xtime_170                          |    11|
|632   |              x1                            |xtime_171                          |    11|
|633   |              x2                            |xtime_172                          |    24|
|634   |            t2                              |T_162                              |    38|
|635   |              x0                            |xtime_167                          |    19|
|636   |              x1                            |xtime_168                          |    11|
|637   |              x2                            |xtime_169                          |     8|
|638   |            t3                              |T_163                              |    38|
|639   |              x0                            |xtime_164                          |    11|
|640   |              x1                            |xtime_165                          |    19|
|641   |              x2                            |xtime_166                          |     8|
|642   |          t1                                |table_lookup_109                   |   192|
|643   |            t0                              |T_144                              |    70|
|644   |              x0                            |xtime_157                          |    11|
|645   |              x1                            |xtime_158                          |    19|
|646   |              x2                            |xtime_159                          |    40|
|647   |            t1                              |T_145                              |    46|
|648   |              x0                            |xtime_154                          |    11|
|649   |              x1                            |xtime_155                          |    11|
|650   |              x2                            |xtime_156                          |    24|
|651   |            t2                              |T_146                              |    38|
|652   |              x0                            |xtime_151                          |    19|
|653   |              x1                            |xtime_152                          |    11|
|654   |              x2                            |xtime_153                          |     8|
|655   |            t3                              |T_147                              |    38|
|656   |              x0                            |xtime_148                          |    11|
|657   |              x1                            |xtime_149                          |    19|
|658   |              x2                            |xtime_150                          |     8|
|659   |          t2                                |table_lookup_110                   |   192|
|660   |            t0                              |T_128                              |    70|
|661   |              x0                            |xtime_141                          |    11|
|662   |              x1                            |xtime_142                          |    19|
|663   |              x2                            |xtime_143                          |    40|
|664   |            t1                              |T_129                              |    46|
|665   |              x0                            |xtime_138                          |    11|
|666   |              x1                            |xtime_139                          |    11|
|667   |              x2                            |xtime_140                          |    24|
|668   |            t2                              |T_130                              |    38|
|669   |              x0                            |xtime_135                          |    19|
|670   |              x1                            |xtime_136                          |    11|
|671   |              x2                            |xtime_137                          |     8|
|672   |            t3                              |T_131                              |    38|
|673   |              x0                            |xtime_132                          |    11|
|674   |              x1                            |xtime_133                          |    19|
|675   |              x2                            |xtime_134                          |     8|
|676   |          t3                                |table_lookup_111                   |   192|
|677   |            t0                              |T_112                              |    70|
|678   |              x0                            |xtime_125                          |    11|
|679   |              x1                            |xtime_126                          |    19|
|680   |              x2                            |xtime_127                          |    40|
|681   |            t1                              |T_113                              |    46|
|682   |              x0                            |xtime_122                          |    11|
|683   |              x1                            |xtime_123                          |    11|
|684   |              x2                            |xtime_124                          |    24|
|685   |            t2                              |T_114                              |    38|
|686   |              x0                            |xtime_119                          |    19|
|687   |              x1                            |xtime_120                          |    11|
|688   |              x2                            |xtime_121                          |     8|
|689   |            t3                              |T_115                              |    38|
|690   |              x0                            |xtime_116                          |    11|
|691   |              x1                            |xtime_117                          |    19|
|692   |              x2                            |xtime_118                          |     8|
|693   |        r9                                  |one_round_16                       |  1040|
|694   |          S4_1                              |iS4_27                             |    36|
|695   |            S_1                             |iS_102                             |    14|
|696   |            S_3                             |iS_103                             |    22|
|697   |          S4_2                              |iS4_28                             |    36|
|698   |            S_1                             |iS_100                             |    14|
|699   |            S_3                             |iS_101                             |    22|
|700   |          S4_3                              |iS4_29                             |    36|
|701   |            S_1                             |iS_98                              |    14|
|702   |            S_3                             |iS_99                              |    22|
|703   |          S4_4                              |iS4_30                             |    36|
|704   |            S_1                             |iS_96                              |    14|
|705   |            S_3                             |iS_97                              |    22|
|706   |          t0                                |table_lookup                       |   192|
|707   |            t0                              |T_80                               |    70|
|708   |              x0                            |xtime_93                           |    11|
|709   |              x1                            |xtime_94                           |    19|
|710   |              x2                            |xtime_95                           |    40|
|711   |            t1                              |T_81                               |    46|
|712   |              x0                            |xtime_90                           |    11|
|713   |              x1                            |xtime_91                           |    11|
|714   |              x2                            |xtime_92                           |    24|
|715   |            t2                              |T_82                               |    38|
|716   |              x0                            |xtime_87                           |    19|
|717   |              x1                            |xtime_88                           |    11|
|718   |              x2                            |xtime_89                           |     8|
|719   |            t3                              |T_83                               |    38|
|720   |              x0                            |xtime_84                           |    11|
|721   |              x1                            |xtime_85                           |    19|
|722   |              x2                            |xtime_86                           |     8|
|723   |          t1                                |table_lookup_31                    |   192|
|724   |            t0                              |T_64                               |    70|
|725   |              x0                            |xtime_77                           |    11|
|726   |              x1                            |xtime_78                           |    19|
|727   |              x2                            |xtime_79                           |    40|
|728   |            t1                              |T_65                               |    46|
|729   |              x0                            |xtime_74                           |    11|
|730   |              x1                            |xtime_75                           |    11|
|731   |              x2                            |xtime_76                           |    24|
|732   |            t2                              |T_66                               |    38|
|733   |              x0                            |xtime_71                           |    19|
|734   |              x1                            |xtime_72                           |    11|
|735   |              x2                            |xtime_73                           |     8|
|736   |            t3                              |T_67                               |    38|
|737   |              x0                            |xtime_68                           |    11|
|738   |              x1                            |xtime_69                           |    19|
|739   |              x2                            |xtime_70                           |     8|
|740   |          t2                                |table_lookup_32                    |   192|
|741   |            t0                              |T_48                               |    70|
|742   |              x0                            |xtime_61                           |    11|
|743   |              x1                            |xtime_62                           |    19|
|744   |              x2                            |xtime_63                           |    40|
|745   |            t1                              |T_49                               |    46|
|746   |              x0                            |xtime_58                           |    11|
|747   |              x1                            |xtime_59                           |    11|
|748   |              x2                            |xtime_60                           |    24|
|749   |            t2                              |T_50                               |    38|
|750   |              x0                            |xtime_55                           |    19|
|751   |              x1                            |xtime_56                           |    11|
|752   |              x2                            |xtime_57                           |     8|
|753   |            t3                              |T_51                               |    38|
|754   |              x0                            |xtime_52                           |    11|
|755   |              x1                            |xtime_53                           |    19|
|756   |              x2                            |xtime_54                           |     8|
|757   |          t3                                |table_lookup_33                    |   192|
|758   |            t0                              |T                                  |    70|
|759   |              x0                            |xtime_45                           |    11|
|760   |              x1                            |xtime_46                           |    19|
|761   |              x2                            |xtime_47                           |    40|
|762   |            t1                              |T_34                               |    46|
|763   |              x0                            |xtime_42                           |    11|
|764   |              x1                            |xtime_43                           |    11|
|765   |              x2                            |xtime_44                           |    24|
|766   |            t2                              |T_35                               |    38|
|767   |              x0                            |xtime_39                           |    19|
|768   |              x1                            |xtime_40                           |    11|
|769   |              x2                            |xtime_41                           |     8|
|770   |            t3                              |T_36                               |    38|
|771   |              x0                            |xtime                              |    11|
|772   |              x1                            |xtime_37                           |    19|
|773   |              x2                            |xtime_38                           |     8|
|774   |        rf                                  |final_round                        |   264|
|775   |          S4_1                              |iS4                                |    34|
|776   |            S_1                             |iS_25                              |    17|
|777   |            S_3                             |iS_26                              |    17|
|778   |          S4_2                              |iS4_17                             |    34|
|779   |            S_1                             |iS_23                              |    17|
|780   |            S_3                             |iS_24                              |    17|
|781   |          S4_3                              |iS4_18                             |    34|
|782   |            S_1                             |iS_21                              |    17|
|783   |            S_3                             |iS_22                              |    17|
|784   |          S4_4                              |iS4_19                             |    34|
|785   |            S_1                             |iS                                 |    17|
|786   |            S_3                             |iS_20                              |    17|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1009.637 ; gain = 704.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 336 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1009.637 ; gain = 308.035
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1009.637 ; gain = 704.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1009.637 ; gain = 715.691
INFO: [Common 17-1381] The checkpoint 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_Overlay/AES_128_Decryption_Overlay.runs/design_1_aes_128_decryption_ip_0_0_synth_1/design_1_aes_128_decryption_ip_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1009.637 ; gain = 0.000
