Quartus II 64-Bit
Version 11.0 Build 157 04/27/2011 SJ Full Version
14
1076
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
nios_system
# storage
db|DE2_Media_Computer.(1).cnf
db|DE2_Media_Computer.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII
}
# macro_sequence

# end
# entity
AV_Config_avalon_av_config_slave_arbitrator
# storage
db|DE2_Media_Computer.(2).cnf
db|DE2_Media_Computer.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|AV_Config_avalon_av_config_slave_arbitrator:the_AV_Config_avalon_av_config_slave
}
# macro_sequence

# end
# entity
AV_Config
# storage
db|DE2_Media_Computer.(3).cnf
db|DE2_Media_Computer.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
av_config.v
59964debe55ae5971d3c8e1ad7ead7e1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
26
PARAMETER_SIGNED_DEC
DEF
CFG_TYPE
00000010
PARAMETER_UNSIGNED_BIN
DEF
READ_MASK
000000001111111110000000001
PARAMETER_UNSIGNED_BIN
DEF
WRITE_MASK
000000001000000001000000001
PARAMETER_UNSIGNED_BIN
DEF
RESTART_COUNTER
00000000000000000000000000001001
PARAMETER_UNSIGNED_BIN
DEF
AIRS
50
PARAMETER_SIGNED_DEC
DEF
AIAW
5
PARAMETER_SIGNED_DEC
DEF
AUD_LINE_IN_LC
000011010
PARAMETER_UNSIGNED_BIN
DEF
AUD_LINE_IN_RC
000011010
PARAMETER_UNSIGNED_BIN
DEF
AUD_LINE_OUT_LC
001111011
PARAMETER_UNSIGNED_BIN
DEF
AUD_LINE_OUT_RC
001111011
PARAMETER_UNSIGNED_BIN
DEF
AUD_ADC_PATH
010011101
PARAMETER_UNSIGNED_BIN
DEF
AUD_DAC_PATH
000000110
PARAMETER_UNSIGNED_BIN
DEF
AUD_POWER
000000000
PARAMETER_UNSIGNED_BIN
DEF
AUD_DATA_FORMAT
001001101
PARAMETER_UNSIGNED_BIN
DEF
AUD_SAMPLE_CTRL
000000000
PARAMETER_UNSIGNED_BIN
DEF
AUD_SET_ACTIVE
000000001
PARAMETER_UNSIGNED_BIN
DEF
SBCW
4
PARAMETER_SIGNED_DEC
DEF
SCCW
11
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config
}
# macro_sequence

# end
# entity
altera_up_av_config_auto_init
# storage
db|DE2_Media_Computer.(4).cnf
db|DE2_Media_Computer.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_av_config_auto_init.v
d3fa01e66fe391a3c817b4242ab82e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ROM_SIZE
50
PARAMETER_SIGNED_DEC
USR
AW
5
PARAMETER_SIGNED_DEC
USR
DW
26
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config|altera_up_av_config_auto_init:AV_Config_Auto_Init
}
# macro_sequence

# end
# entity
altera_up_av_config_auto_init_ob_de2_35
# storage
db|DE2_Media_Computer.(5).cnf
db|DE2_Media_Computer.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_av_config_auto_init_ob_de2_35.v
622ae2a2ebfe4c8e60e70a1a64134ad
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AUD_LINE_IN_LC
000011010
PARAMETER_UNSIGNED_BIN
USR
AUD_LINE_IN_RC
000011010
PARAMETER_UNSIGNED_BIN
USR
AUD_LINE_OUT_LC
001111011
PARAMETER_UNSIGNED_BIN
USR
AUD_LINE_OUT_RC
001111011
PARAMETER_UNSIGNED_BIN
USR
AUD_ADC_PATH
010011101
PARAMETER_UNSIGNED_BIN
USR
AUD_DAC_PATH
000000110
PARAMETER_UNSIGNED_BIN
USR
AUD_POWER
000000000
PARAMETER_UNSIGNED_BIN
USR
AUD_DATA_FORMAT
001001101
PARAMETER_UNSIGNED_BIN
USR
AUD_SAMPLE_CTRL
000000000
PARAMETER_UNSIGNED_BIN
USR
AUD_SET_ACTIVE
000000001
PARAMETER_UNSIGNED_BIN
USR
VID_INPUT_CONTROL
0000000001000000
PARAMETER_UNSIGNED_BIN
USR
VID_CHROMA_GAIN_1
0010110111110100
PARAMETER_UNSIGNED_BIN
USR
VID_CHROMA_GAIN_2
0010111000000000
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM
}
# macro_sequence

# end
# entity
altera_up_av_config_auto_init_ob_audio
# storage
db|DE2_Media_Computer.(6).cnf
db|DE2_Media_Computer.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_av_config_auto_init_ob_audio.v
6376742aa76b1b85a461ac87c5e61f4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AUD_LINE_IN_LC
000011010
PARAMETER_UNSIGNED_BIN
USR
AUD_LINE_IN_RC
000011010
PARAMETER_UNSIGNED_BIN
USR
AUD_LINE_OUT_LC
001111011
PARAMETER_UNSIGNED_BIN
USR
AUD_LINE_OUT_RC
001111011
PARAMETER_UNSIGNED_BIN
USR
AUD_ADC_PATH
010011101
PARAMETER_UNSIGNED_BIN
USR
AUD_DAC_PATH
000000110
PARAMETER_UNSIGNED_BIN
USR
AUD_POWER
000000000
PARAMETER_UNSIGNED_BIN
USR
AUD_DATA_FORMAT
001001101
PARAMETER_UNSIGNED_BIN
USR
AUD_SAMPLE_CTRL
000000000
PARAMETER_UNSIGNED_BIN
USR
AUD_SET_ACTIVE
000000001
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
}
# macro_sequence

# end
# entity
altera_up_av_config_auto_init_ob_adv7181
# storage
db|DE2_Media_Computer.(7).cnf
db|DE2_Media_Computer.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_av_config_auto_init_ob_adv7181.v
4d5df7bfb41eeb41d5e93b878b42ede4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INPUT_CONTROL
0000000001000000
PARAMETER_UNSIGNED_BIN
USR
CHROMA_GAIN_1
0010110111110100
PARAMETER_UNSIGNED_BIN
USR
CHROMA_GAIN_2
0010111000000000
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7181:Auto_Init_Video_ROM
}
# macro_sequence

# end
# entity
altera_up_av_config_serial_bus_controller
# storage
db|DE2_Media_Computer.(8).cnf
db|DE2_Media_Computer.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_av_config_serial_bus_controller.v
87bea9e3ab363a706db45f7e1ab2b5a3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
26
PARAMETER_SIGNED_DEC
USR
CW
4
PARAMETER_SIGNED_DEC
USR
SCCW
11
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
}
# macro_sequence

# end
# entity
altera_up_slow_clock_generator
# storage
db|DE2_Media_Computer.(9).cnf
db|DE2_Media_Computer.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_slow_clock_generator.v
c7b1663039792158c291da106d3b92d4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
COUNTER_BITS
11
PARAMETER_SIGNED_DEC
USR
COUNTER_INC
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|AV_Config:the_AV_Config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
}
# macro_sequence

# end
# entity
Alpha_Blending_avalon_background_sink_arbitrator
# storage
db|DE2_Media_Computer.(10).cnf
db|DE2_Media_Computer.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Alpha_Blending_avalon_background_sink_arbitrator:the_Alpha_Blending_avalon_background_sink
}
# macro_sequence

# end
# entity
Alpha_Blending_avalon_foreground_sink_arbitrator
# storage
db|DE2_Media_Computer.(11).cnf
db|DE2_Media_Computer.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Alpha_Blending_avalon_foreground_sink_arbitrator:the_Alpha_Blending_avalon_foreground_sink
}
# macro_sequence

# end
# entity
Alpha_Blending_avalon_blended_source_arbitrator
# storage
db|DE2_Media_Computer.(12).cnf
db|DE2_Media_Computer.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Alpha_Blending_avalon_blended_source_arbitrator:the_Alpha_Blending_avalon_blended_source
}
# macro_sequence

# end
# entity
Alpha_Blending
# storage
db|DE2_Media_Computer.(13).cnf
db|DE2_Media_Computer.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alpha_blending.v
b87cc877d565e0fb997a6eb9a173317f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending
}
# macro_sequence

# end
# entity
altera_up_video_alpha_blender_normal
# storage
db|DE2_Media_Computer.(14).cnf
db|DE2_Media_Computer.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_video_alpha_blender_normal.v
54acf3b0422f20bff65aa71582fdc344
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(15).cnf
db|DE2_Media_Computer.(15).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
18
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_UNKNOWN
DEF
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_e8n
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
sum
-1
1
clock
-1
1
aclr
-1
1
clken
-1
2
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
mult_e8n
# storage
db|DE2_Media_Computer.(16).cnf
db|DE2_Media_Computer.(16).cnf
# case_insensitive
# source_file
db|mult_e8n.tdf
912aa8174e20a48f8d22c04b49d3cc5
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_alpha|mult_e8n:auto_generated
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_alpha|mult_e8n:auto_generated
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_alpha|mult_e8n:auto_generated
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_e8n:auto_generated
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_e8n:auto_generated
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_e8n:auto_generated
}
# macro_sequence

# end
# entity
Audio_avalon_audio_slave_arbitrator
# storage
db|DE2_Media_Computer.(17).cnf
db|DE2_Media_Computer.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Audio_avalon_audio_slave_arbitrator:the_Audio_avalon_audio_slave
}
# macro_sequence

# end
# entity
Audio
# storage
db|DE2_Media_Computer.(18).cnf
db|DE2_Media_Computer.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
audio.v
4d74495b4f54a6af5dcb2aa3c6b565c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AUDIO_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
BIT_COUNTER_INIT
11111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio
}
# macro_sequence

# end
# entity
altera_up_clock_edge
# storage
db|DE2_Media_Computer.(19).cnf
db|DE2_Media_Computer.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_clock_edge.v
549ca887f0c6fd5caa526f6f743bf889
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_clock_edge:Bit_Clock_Edges
nios_system:NiosII|Audio:the_Audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges
nios_system:NiosII|Audio:the_Audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges
}
# macro_sequence

# end
# entity
altera_up_audio_in_deserializer
# storage
db|DE2_Media_Computer.(20).cnf
db|DE2_Media_Computer.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_audio_in_deserializer.v
04a7b2df32dd4e4c6ab6c714a4681f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AUDIO_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
BIT_COUNTER_INIT
11111
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer
}
# macro_sequence

# end
# entity
altera_up_audio_bit_counter
# storage
db|DE2_Media_Computer.(21).cnf
db|DE2_Media_Computer.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_audio_bit_counter.v
a3d525d6ee6c7c59c8b2e49eae4843a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BIT_COUNTER_INIT
11111
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
}
# macro_sequence

# end
# entity
altera_up_sync_fifo
# storage
db|DE2_Media_Computer.(22).cnf
db|DE2_Media_Computer.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_sync_fifo.v
b196d23246a28b5a6e6bdd98ee2944e6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
DATA_DEPTH
128
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
7
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(23).cnf
db|DE2_Media_Computer.(23).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_5041
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
}
# macro_sequence

# end
# entity
scfifo_5041
# storage
db|DE2_Media_Computer.(24).cnf
db|DE2_Media_Computer.(24).cnf
# case_insensitive
# source_file
db|scfifo_5041.tdf
6e26be737cfe52181cef4db8a95a37
7
# used_port {
wrreq
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_on31
# storage
db|DE2_Media_Computer.(25).cnf
db|DE2_Media_Computer.(25).cnf
# case_insensitive
# source_file
db|a_dpfifo_on31.tdf
8caa8f966659715aaea16ba6d6c622f
7
# used_port {
wreq
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_rc81
# storage
db|DE2_Media_Computer.(26).cnf
db|DE2_Media_Computer.(26).cnf
# case_insensitive
# source_file
db|altsyncram_rc81.tdf
e9a0365a6639dec8d9a4889fcc9634ad
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
}
# macro_sequence

# end
# entity
cmpr_2o8
# storage
db|DE2_Media_Computer.(27).cnf
db|DE2_Media_Computer.(27).cnf
# case_insensitive
# source_file
db|cmpr_2o8.tdf
2e34ca38dfeb6954b45167886fe053db
7
# used_port {
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa6
-1
2
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cmpr_2o8:almost_full_comparer
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cmpr_2o8:almost_full_comparer
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cmpr_2o8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_2o8
# storage
db|DE2_Media_Computer.(28).cnf
db|DE2_Media_Computer.(28).cnf
# case_insensitive
# source_file
db|cmpr_2o8.tdf
2e34ca38dfeb6954b45167886fe053db
7
# used_port {
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab6
-1
1
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab1
-1
2
datab0
-1
2
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cmpr_2o8:three_comparison
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cmpr_2o8:three_comparison
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cmpr_2o8:three_comparison
}
# macro_sequence

# end
# entity
cntr_d5b
# storage
db|DE2_Media_Computer.(29).cnf
db|DE2_Media_Computer.(29).cnf
# case_insensitive
# source_file
db|cntr_d5b.tdf
2dc2883d7bf0b2a9505fb6662893a16
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cntr_d5b:rd_ptr_msb
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cntr_d5b:rd_ptr_msb
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_d5b:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_q57
# storage
db|DE2_Media_Computer.(30).cnf
db|DE2_Media_Computer.(30).cnf
# case_insensitive
# source_file
db|cntr_q57.tdf
9ad0f73646791798e58e5ae2ff479f18
7
# used_port {
updown
-1
3
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cntr_q57:usedw_counter
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cntr_q57:usedw_counter
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter
}
# macro_sequence

# end
# entity
cntr_e5b
# storage
db|DE2_Media_Computer.(31).cnf
db|DE2_Media_Computer.(31).cnf
# case_insensitive
# source_file
db|cntr_e5b.tdf
f8fdbf8d4f3351f1cdc1a89c582958eb
7
# used_port {
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cntr_e5b:wr_ptr
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|cntr_e5b:wr_ptr
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr
}
# macro_sequence

# end
# entity
altera_up_audio_out_serializer
# storage
db|DE2_Media_Computer.(32).cnf
db|DE2_Media_Computer.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_audio_out_serializer.v
b8d685527ccb1865d11231d7f4ec0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AUDIO_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer
}
# macro_sequence

# end
# entity
CPU_jtag_debug_module_arbitrator
# storage
db|DE2_Media_Computer.(33).cnf
db|DE2_Media_Computer.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module
}
# macro_sequence

# end
# entity
CPU_custom_instruction_master_arbitrator
# storage
db|DE2_Media_Computer.(34).cnf
db|DE2_Media_Computer.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_custom_instruction_master_arbitrator:the_CPU_custom_instruction_master
}
# macro_sequence

# end
# entity
CPU_data_master_arbitrator
# storage
db|DE2_Media_Computer.(35).cnf
db|DE2_Media_Computer.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_data_master_arbitrator:the_CPU_data_master
}
# macro_sequence

# end
# entity
CPU_instruction_master_arbitrator
# storage
db|DE2_Media_Computer.(36).cnf
db|DE2_Media_Computer.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_instruction_master_arbitrator:the_CPU_instruction_master
}
# macro_sequence

# end
# entity
CPU
# storage
db|DE2_Media_Computer.(37).cnf
db|DE2_Media_Computer.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU
}
# macro_sequence

# end
# entity
CPU_test_bench
# storage
db|DE2_Media_Computer.(38).cnf
db|DE2_Media_Computer.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_test_bench.v
2df7aa3b4d21578018d2ce248831fb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench
}
# macro_sequence

# end
# entity
CPU_ic_data_module
# storage
db|DE2_Media_Computer.(39).cnf
db|DE2_Media_Computer.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(40).cnf
db|DE2_Media_Computer.(40).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_qed1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_qed1
# storage
db|DE2_Media_Computer.(41).cnf
db|DE2_Media_Computer.(41).cnf
# case_insensitive
# source_file
db|altsyncram_qed1.tdf
3466ca4ef0c4378482269152929d2628
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
}
# macro_sequence

# end
# entity
CPU_ic_tag_module
# storage
db|DE2_Media_Computer.(42).cnf
db|DE2_Media_Computer.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
CPU_ic_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(43).cnf
db|DE2_Media_Computer.(43).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_41g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_41g1
# storage
db|DE2_Media_Computer.(44).cnf
db|DE2_Media_Computer.(44).cnf
# case_insensitive
# source_file
db|altsyncram_41g1.tdf
e144ccb87eb8b97bb74d87982f4aec
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_ic_tag_ram.mif
761370466e41e7aaaede5ed973248930
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated
}
# macro_sequence

# end
# entity
CPU_register_bank_a_module
# storage
db|DE2_Media_Computer.(45).cnf
db|DE2_Media_Computer.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
CPU_rf_ram_a.mif
PARAMETER_STRING
USR
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(46).cnf
db|DE2_Media_Computer.(46).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_3nf1
# storage
db|DE2_Media_Computer.(47).cnf
db|DE2_Media_Computer.(47).cnf
# case_insensitive
# source_file
db|altsyncram_3nf1.tdf
128478ffbfdca62dbf5e21e593ecca
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_rf_ram_a.mif
37e6bb46f593b58f68ad218371e525
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated
}
# macro_sequence

# end
# entity
CPU_register_bank_b_module
# storage
db|DE2_Media_Computer.(48).cnf
db|DE2_Media_Computer.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
CPU_rf_ram_b.mif
PARAMETER_STRING
USR
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(49).cnf
db|DE2_Media_Computer.(49).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_4nf1
# storage
db|DE2_Media_Computer.(50).cnf
db|DE2_Media_Computer.(50).cnf
# case_insensitive
# source_file
db|altsyncram_4nf1.tdf
b52c1aa6aaf6bb2a4366ed2816379a6b
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_rf_ram_b.mif
37e6bb46f593b58f68ad218371e525
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated
}
# macro_sequence

# end
# entity
CPU_mult_cell
# storage
db|DE2_Media_Computer.(51).cnf
db|DE2_Media_Computer.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_mult_cell.v
5984eee9b388e5a7b561321ef29f48b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(52).cnf
db|DE2_Media_Computer.(52).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
mult_add_4cr2
# storage
db|DE2_Media_Computer.(53).cnf
db|DE2_Media_Computer.(53).cnf
# case_insensitive
# source_file
db|mult_add_4cr2.tdf
5e5d17db711d9c8393be4422bb303e
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_2o81
# storage
db|DE2_Media_Computer.(54).cnf
db|DE2_Media_Computer.(54).cnf
# case_insensitive
# source_file
db|ded_mult_2o81.tdf
28b694bf559b3a9340fbc0d0f47492e
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|DE2_Media_Computer.(55).cnf
db|DE2_Media_Computer.(55).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
b5dee48140de60c4716eda9c2cc57a3
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(56).cnf
db|DE2_Media_Computer.(56).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_6cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
mult_add_6cr2
# storage
db|DE2_Media_Computer.(57).cnf
db|DE2_Media_Computer.(57).cnf
# case_insensitive
# source_file
db|mult_add_6cr2.tdf
ef8d9f4f51feb4b25151ab445f0faa2
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
}
# macro_sequence

# end
# entity
CPU_nios2_oci
# storage
db|DE2_Media_Computer.(58).cnf
db|DE2_Media_Computer.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci
}
# macro_sequence

# end
# entity
CPU_nios2_oci_debug
# storage
db|DE2_Media_Computer.(59).cnf
db|DE2_Media_Computer.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug
}
# macro_sequence

# end
# entity
CPU_nios2_ocimem
# storage
db|DE2_Media_Computer.(60).cnf
db|DE2_Media_Computer.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem
}
# macro_sequence

# end
# entity
CPU_ociram_lpm_dram_bdp_component_module
# storage
db|DE2_Media_Computer.(61).cnf
db|DE2_Media_Computer.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
CPU_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(62).cnf
db|DE2_Media_Computer.(62).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t072
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
CPU_nios2_avalon_reg
# storage
db|DE2_Media_Computer.(64).cnf
db|DE2_Media_Computer.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg
}
# macro_sequence

# end
# entity
CPU_nios2_oci_break
# storage
db|DE2_Media_Computer.(65).cnf
db|DE2_Media_Computer.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break
}
# macro_sequence

# end
# entity
CPU_nios2_oci_xbrk
# storage
db|DE2_Media_Computer.(66).cnf
db|DE2_Media_Computer.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk
}
# macro_sequence

# end
# entity
CPU_nios2_oci_dbrk
# storage
db|DE2_Media_Computer.(67).cnf
db|DE2_Media_Computer.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk
}
# macro_sequence

# end
# entity
CPU_nios2_oci_match_single
# storage
db|DE2_Media_Computer.(68).cnf
db|DE2_Media_Computer.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_single:CPU_nios2_oci_dbrk_hit0_match_single
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_single:CPU_nios2_oci_dbrk_hit1_match_single
}
# macro_sequence

# end
# entity
CPU_nios2_oci_match_paired
# storage
db|DE2_Media_Computer.(69).cnf
db|DE2_Media_Computer.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_paired:CPU_nios2_oci_dbrk_hit0_match_paired
}
# macro_sequence

# end
# entity
CPU_nios2_oci_itrace
# storage
db|DE2_Media_Computer.(70).cnf
db|DE2_Media_Computer.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace
}
# macro_sequence

# end
# entity
CPU_nios2_oci_dtrace
# storage
db|DE2_Media_Computer.(71).cnf
db|DE2_Media_Computer.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace
}
# macro_sequence

# end
# entity
CPU_nios2_oci_td_mode
# storage
db|DE2_Media_Computer.(72).cnf
db|DE2_Media_Computer.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence

# end
# entity
CPU_nios2_oci_fifo
# storage
db|DE2_Media_Computer.(73).cnf
db|DE2_Media_Computer.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo
}
# macro_sequence

# end
# entity
CPU_nios2_oci_compute_tm_count
# storage
db|DE2_Media_Computer.(74).cnf
db|DE2_Media_Computer.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence

# end
# entity
CPU_nios2_oci_fifowp_inc
# storage
db|DE2_Media_Computer.(75).cnf
db|DE2_Media_Computer.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence

# end
# entity
CPU_nios2_oci_fifocount_inc
# storage
db|DE2_Media_Computer.(76).cnf
db|DE2_Media_Computer.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence

# end
# entity
CPU_oci_test_bench
# storage
db|DE2_Media_Computer.(77).cnf
db|DE2_Media_Computer.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_oci_test_bench.v
331a9b2893da62dd7ef2cf8c8c982e4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_oci_test_bench:the_CPU_oci_test_bench
}
# macro_sequence

# end
# entity
CPU_nios2_oci_pib
# storage
db|DE2_Media_Computer.(78).cnf
db|DE2_Media_Computer.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib
}
# macro_sequence

# end
# entity
CPU_nios2_oci_im
# storage
db|DE2_Media_Computer.(79).cnf
db|DE2_Media_Computer.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im
}
# macro_sequence

# end
# entity
CPU_traceram_lpm_dram_bdp_component_module
# storage
db|DE2_Media_Computer.(80).cnf
db|DE2_Media_Computer.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu.v
cea4e2223eadd27f3bfa2fbe3fe4dc89
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(81).cnf
db|DE2_Media_Computer.(81).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e502
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_e502
# storage
db|DE2_Media_Computer.(82).cnf
db|DE2_Media_Computer.(82).cnf
# case_insensitive
# source_file
db|altsyncram_e502.tdf
32cd8163a7eec6671765b34d8363fd8d
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
}
# macro_sequence

# end
# entity
CPU_jtag_debug_module_wrapper
# storage
db|DE2_Media_Computer.(83).cnf
db|DE2_Media_Computer.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_jtag_debug_module_wrapper.v
d3976917e15e2c5f233e8ff59286ffb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper
}
# macro_sequence

# end
# entity
CPU_jtag_debug_module_tck
# storage
db|DE2_Media_Computer.(84).cnf
db|DE2_Media_Computer.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_jtag_debug_module_tck.v
ff46400e67874245677709891a92f6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_Media_Computer.(85).cnf
db|DE2_Media_Computer.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# macro_sequence

# end
# entity
CPU_jtag_debug_module_sysclk
# storage
db|DE2_Media_Computer.(86).cnf
db|DE2_Media_Computer.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_jtag_debug_module_sysclk.v
a89566cd83538a9ddf153125d204dd1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|DE2_Media_Computer.(87).cnf
db|DE2_Media_Computer.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|DE2_Media_Computer.(88).cnf
db|DE2_Media_Computer.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
CPU_fpoint_s1_arbitrator
# storage
db|DE2_Media_Computer.(89).cnf
db|DE2_Media_Computer.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint_s1_arbitrator:the_CPU_fpoint_s1
}
# macro_sequence

# end
# entity
fpoint_wrapper
# storage
db|DE2_Media_Computer.(91).cnf
db|DE2_Media_Computer.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_wrapper.v
679bd682652139ecc6cca2b4155f7247
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
useDivider
1
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
fpoint_hw_qsys
# storage
db|DE2_Media_Computer.(92).cnf
db|DE2_Media_Computer.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_mult_single
# storage
db|DE2_Media_Computer.(93).cnf
db|DE2_Media_Computer.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(94).cnf
db|DE2_Media_Computer.(94).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_fjd
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_fjd
# storage
db|DE2_Media_Computer.(95).cnf
db|DE2_Media_Computer.(95).cnf
# case_insensitive
# source_file
db|add_sub_fjd.tdf
d84ccfe7d201c7855d858a2fa1d62fc
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(96).cnf
db|DE2_Media_Computer.(96).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r3c
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_r3c
# storage
db|DE2_Media_Computer.(97).cnf
db|DE2_Media_Computer.(97).cnf
# case_insensitive
# source_file
db|add_sub_r3c.tdf
9ee0dcd82d903d64c66a7c2c16a92c12
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_r3c:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(98).cnf
db|DE2_Media_Computer.(98).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_egg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_egg
# storage
db|DE2_Media_Computer.(99).cnf
db|DE2_Media_Computer.(99).cnf
# case_insensitive
# source_file
db|add_sub_egg.tdf
e2aaa5a7dd424b34d38716c2f5ec1a
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(100).cnf
db|DE2_Media_Computer.(100).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_7pb
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_7pb
# storage
db|DE2_Media_Computer.(101).cnf
db|DE2_Media_Computer.(101).cnf
# case_insensitive
# source_file
db|add_sub_7pb.tdf
73846e5963eca4ecef9753f866312b8
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(102).cnf
db|DE2_Media_Computer.(102).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
48
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
5
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_5ft
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
mult_5ft
# storage
db|DE2_Media_Computer.(103).cnf
db|DE2_Media_Computer.(103).cnf
# case_insensitive
# source_file
db|mult_5ft.tdf
2886b883bcb096d4f288b137cf9259
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single
# storage
db|DE2_Media_Computer.(104).cnf
db|DE2_Media_Computer.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
# storage
db|DE2_Media_Computer.(105).cnf
db|DE2_Media_Computer.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
# storage
db|DE2_Media_Computer.(106).cnf
db|DE2_Media_Computer.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
# storage
db|DE2_Media_Computer.(107).cnf
db|DE2_Media_Computer.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
# storage
db|DE2_Media_Computer.(108).cnf
db|DE2_Media_Computer.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
# storage
db|DE2_Media_Computer.(109).cnf
db|DE2_Media_Computer.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
# storage
db|DE2_Media_Computer.(110).cnf
db|DE2_Media_Computer.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
# storage
db|DE2_Media_Computer.(111).cnf
db|DE2_Media_Computer.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
# storage
db|DE2_Media_Computer.(112).cnf
db|DE2_Media_Computer.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
# storage
db|DE2_Media_Computer.(113).cnf
db|DE2_Media_Computer.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
# storage
db|DE2_Media_Computer.(114).cnf
db|DE2_Media_Computer.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
# storage
db|DE2_Media_Computer.(115).cnf
db|DE2_Media_Computer.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
# storage
db|DE2_Media_Computer.(116).cnf
db|DE2_Media_Computer.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
# storage
db|DE2_Media_Computer.(117).cnf
db|DE2_Media_Computer.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
# storage
db|DE2_Media_Computer.(118).cnf
db|DE2_Media_Computer.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
# storage
db|DE2_Media_Computer.(119).cnf
db|DE2_Media_Computer.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
# storage
db|DE2_Media_Computer.(120).cnf
db|DE2_Media_Computer.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
# storage
db|DE2_Media_Computer.(121).cnf
db|DE2_Media_Computer.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
# storage
db|DE2_Media_Computer.(122).cnf
db|DE2_Media_Computer.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
# storage
db|DE2_Media_Computer.(123).cnf
db|DE2_Media_Computer.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
# storage
db|DE2_Media_Computer.(124).cnf
db|DE2_Media_Computer.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(125).cnf
db|DE2_Media_Computer.(125).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_voh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_voh
# storage
db|DE2_Media_Computer.(126).cnf
db|DE2_Media_Computer.(126).cnf
# case_insensitive
# source_file
db|add_sub_voh.tdf
228ef4cd34299df04363853f96b7dfc0
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_voh:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9|add_sub_voh:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(127).cnf
db|DE2_Media_Computer.(127).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_lre
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_lre
# storage
db|DE2_Media_Computer.(128).cnf
db|DE2_Media_Computer.(128).cnf
# case_insensitive
# source_file
db|add_sub_lre.tdf
5e77a5ecc494c16d6fe1d1359efa18
7
# used_port {
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(129).cnf
db|DE2_Media_Computer.(129).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_nqe
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_nqe
# storage
db|DE2_Media_Computer.(130).cnf
db|DE2_Media_Computer.(130).cnf
# case_insensitive
# source_file
db|add_sub_nqe.tdf
e21d9be8def2952ff27fbc76fb0ca52
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_nqe:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(131).cnf
db|DE2_Media_Computer.(131).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_unh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_unh
# storage
db|DE2_Media_Computer.(132).cnf
db|DE2_Media_Computer.(132).cnf
# case_insensitive
# source_file
db|add_sub_unh.tdf
bbf0a78ff1bd4aa6a2e1c4bc6b41bec3
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_unh:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(133).cnf
db|DE2_Media_Computer.(133).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_ugh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
add_sub
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_ugh
# storage
db|DE2_Media_Computer.(134).cnf
db|DE2_Media_Computer.(134).cnf
# case_insensitive
# source_file
db|add_sub_ugh.tdf
5d1d2a2846e7af5ae1128b6eb09544
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
add_sub
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_ugh:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_ugh:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(135).cnf
db|DE2_Media_Computer.(135).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_32h
# storage
db|DE2_Media_Computer.(136).cnf
db|DE2_Media_Computer.(136).cnf
# case_insensitive
# source_file
db|add_sub_32h.tdf
7f3569bcfd237693750c9b4d3bd8f61
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
add_sub
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_32h:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_32h:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_32h:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_32h:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(137).cnf
db|DE2_Media_Computer.(137).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(138).cnf
db|DE2_Media_Computer.(138).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_taf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_taf
# storage
db|DE2_Media_Computer.(139).cnf
db|DE2_Media_Computer.(139).cnf
# case_insensitive
# source_file
db|add_sub_taf.tdf
76b552af0366c25e3aff982f049a8f1
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(140).cnf
db|DE2_Media_Computer.(140).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_6jf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
dataa
-1
3
datab
-1
1
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_6jf
# storage
db|DE2_Media_Computer.(141).cnf
db|DE2_Media_Computer.(141).cnf
# case_insensitive
# source_file
db|add_sub_6jf.tdf
2c5b14d3b2d3eefc036ad03fe3f62b
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(142).cnf
db|DE2_Media_Computer.(142).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_aag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_aag
# storage
db|DE2_Media_Computer.(143).cnf
db|DE2_Media_Computer.(143).cnf
# case_insensitive
# source_file
db|cmpr_aag.tdf
e5d72acf8857366eadd8136c4f452246
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single
# storage
db|DE2_Media_Computer.(144).cnf
db|DE2_Media_Computer.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_vhf
# storage
db|DE2_Media_Computer.(145).cnf
db|DE2_Media_Computer.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(146).cnf
db|DE2_Media_Computer.(146).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_mlf
# storage
db|DE2_Media_Computer.(147).cnf
db|DE2_Media_Computer.(147).cnf
# case_insensitive
# source_file
db|add_sub_mlf.tdf
35635ee5e7449e43bc47b335fb5cb79
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_lower|add_sub_mlf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_upper1|add_sub_mlf:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(148).cnf
db|DE2_Media_Computer.(148).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
# storage
db|DE2_Media_Computer.(149).cnf
db|DE2_Media_Computer.(149).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_mke
# storage
db|DE2_Media_Computer.(150).cnf
db|DE2_Media_Computer.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(151).cnf
db|DE2_Media_Computer.(151).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_saf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_saf
# storage
db|DE2_Media_Computer.(152).cnf
db|DE2_Media_Computer.(152).cnf
# case_insensitive
# source_file
db|add_sub_saf.tdf
a7bd447de74a9e36a4cf652ed78293
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_lower|add_sub_saf:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(153).cnf
db|DE2_Media_Computer.(153).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_r6f
# storage
db|DE2_Media_Computer.(154).cnf
db|DE2_Media_Computer.(154).cnf
# case_insensitive
# source_file
db|add_sub_r6f.tdf
5ba4b39591ace238d6e972c4945db1e0
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper0|add_sub_r6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper1|add_sub_r6f:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(155).cnf
db|DE2_Media_Computer.(155).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_2jh
# storage
db|DE2_Media_Computer.(156).cnf
db|DE2_Media_Computer.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(157).cnf
db|DE2_Media_Computer.(157).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_69i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_69i
# storage
db|DE2_Media_Computer.(158).cnf
db|DE2_Media_Computer.(158).cnf
# case_insensitive
# source_file
db|add_sub_69i.tdf
6e6d679421aaba4f33fb4e4ad42e810
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_lower|add_sub_69i:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(159).cnf
db|DE2_Media_Computer.(159).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_55i
# storage
db|DE2_Media_Computer.(160).cnf
db|DE2_Media_Computer.(160).cnf
# case_insensitive
# source_file
db|add_sub_55i.tdf
bfb645d57775b080ffbca37f8a7d81
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper0|add_sub_55i:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper1|add_sub_55i:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(161).cnf
db|DE2_Media_Computer.(161).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_rle
# storage
db|DE2_Media_Computer.(162).cnf
db|DE2_Media_Computer.(162).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(163).cnf
db|DE2_Media_Computer.(163).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_vbf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_vbf
# storage
db|DE2_Media_Computer.(164).cnf
db|DE2_Media_Computer.(164).cnf
# case_insensitive
# source_file
db|add_sub_vbf.tdf
561ccfd9646214d07c9ee93a758db
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(165).cnf
db|DE2_Media_Computer.(165).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_u7f
# storage
db|DE2_Media_Computer.(166).cnf
db|DE2_Media_Computer.(166).cnf
# case_insensitive
# source_file
db|add_sub_u7f.tdf
b1594d351b980466a111e114db75
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_upper0|add_sub_u7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_upper1|add_sub_u7f:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(167).cnf
db|DE2_Media_Computer.(167).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_srt_block_int_02n
# storage
db|DE2_Media_Computer.(168).cnf
db|DE2_Media_Computer.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_pke
# storage
db|DE2_Media_Computer.(169).cnf
db|DE2_Media_Computer.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(170).cnf
db|DE2_Media_Computer.(170).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_uaf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_uaf
# storage
db|DE2_Media_Computer.(171).cnf
db|DE2_Media_Computer.(171).cnf
# case_insensitive
# source_file
db|add_sub_uaf.tdf
ae32b8f54fc8e312393d635d2ecee40
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(172).cnf
db|DE2_Media_Computer.(172).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_s6f
# storage
db|DE2_Media_Computer.(173).cnf
db|DE2_Media_Computer.(173).cnf
# case_insensitive
# source_file
db|add_sub_s6f.tdf
c7d948a2b346436bc4aa230a0ebd
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_upper1|add_sub_s6f:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(174).cnf
db|DE2_Media_Computer.(174).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_qle
# storage
db|DE2_Media_Computer.(175).cnf
db|DE2_Media_Computer.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(176).cnf
db|DE2_Media_Computer.(176).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_t7f
# storage
db|DE2_Media_Computer.(177).cnf
db|DE2_Media_Computer.(177).cnf
# case_insensitive
# source_file
db|add_sub_t7f.tdf
66484140d7a8fb41d35242bbb9eca31f
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_upper1|add_sub_t7f:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(178).cnf
db|DE2_Media_Computer.(178).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(179).cnf
db|DE2_Media_Computer.(179).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_joc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# macro_sequence

# end
# entity
mux_joc
# storage
db|DE2_Media_Computer.(180).cnf
db|DE2_Media_Computer.(180).cnf
# case_insensitive
# source_file
db|mux_joc.tdf
22a3eaf828927fb3b82bd1e7df56e8
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|lpm_mux:mux33|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|lpm_mux:mux44|mux_joc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|lpm_mux:mux44|mux_joc:auto_generated
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_qds_block_mab
# storage
db|DE2_Media_Computer.(181).cnf
db|DE2_Media_Computer.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(182).cnf
db|DE2_Media_Computer.(182).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ndg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
aleb
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_ndg
# storage
db|DE2_Media_Computer.(183).cnf
db|DE2_Media_Computer.(183).cnf
# case_insensitive
# source_file
db|cmpr_ndg.tdf
672041e75dc63413f43bd5e1ef93bc
7
# used_port {
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aleb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr35|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr36|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr37|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr38|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr46|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr47|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr48|cmpr_ndg:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr49|cmpr_ndg:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(184).cnf
db|DE2_Media_Computer.(184).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_1qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# macro_sequence

# end
# entity
mux_1qc
# storage
db|DE2_Media_Computer.(185).cnf
db|DE2_Media_Computer.(185).cnf
# case_insensitive
# source_file
db|mux_1qc.tdf
304386c66cbbc6b9c0bfb21c71ed1a1
7
# used_port {
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data511
-1
3
data510
-1
3
data51
-1
3
data509
-1
3
data508
-1
3
data507
-1
3
data506
-1
3
data505
-1
3
data504
-1
3
data503
-1
3
data502
-1
3
data501
-1
3
data500
-1
3
data50
-1
3
data5
-1
3
data499
-1
3
data498
-1
3
data497
-1
3
data496
-1
3
data495
-1
3
data494
-1
3
data493
-1
3
data492
-1
3
data491
-1
3
data490
-1
3
data49
-1
3
data489
-1
3
data488
-1
3
data487
-1
3
data486
-1
3
data485
-1
3
data484
-1
3
data483
-1
3
data482
-1
3
data481
-1
3
data480
-1
3
data48
-1
3
data479
-1
3
data478
-1
3
data477
-1
3
data476
-1
3
data475
-1
3
data474
-1
3
data473
-1
3
data472
-1
3
data471
-1
3
data470
-1
3
data47
-1
3
data469
-1
3
data468
-1
3
data467
-1
3
data466
-1
3
data465
-1
3
data464
-1
3
data463
-1
3
data462
-1
3
data461
-1
3
data460
-1
3
data46
-1
3
data459
-1
3
data458
-1
3
data457
-1
3
data456
-1
3
data455
-1
3
data454
-1
3
data453
-1
3
data452
-1
3
data451
-1
3
data450
-1
3
data45
-1
3
data449
-1
3
data448
-1
3
data447
-1
3
data446
-1
3
data445
-1
3
data444
-1
3
data443
-1
3
data442
-1
3
data441
-1
3
data440
-1
3
data44
-1
3
data439
-1
3
data438
-1
3
data437
-1
3
data436
-1
3
data435
-1
3
data434
-1
3
data433
-1
3
data432
-1
3
data431
-1
3
data430
-1
3
data43
-1
3
data429
-1
3
data428
-1
3
data427
-1
3
data426
-1
3
data425
-1
3
data424
-1
3
data423
-1
3
data422
-1
3
data421
-1
3
data420
-1
3
data42
-1
3
data419
-1
3
data418
-1
3
data417
-1
3
data416
-1
3
data415
-1
3
data414
-1
3
data413
-1
3
data412
-1
3
data411
-1
3
data410
-1
3
data41
-1
3
data409
-1
3
data408
-1
3
data407
-1
3
data406
-1
3
data405
-1
3
data404
-1
3
data403
-1
3
data402
-1
3
data401
-1
3
data400
-1
3
data40
-1
3
data4
-1
3
data399
-1
3
data398
-1
3
data397
-1
3
data396
-1
3
data395
-1
3
data394
-1
3
data393
-1
3
data392
-1
3
data391
-1
3
data390
-1
3
data39
-1
3
data389
-1
3
data388
-1
3
data387
-1
3
data386
-1
3
data385
-1
3
data384
-1
3
data383
-1
3
data382
-1
3
data381
-1
3
data380
-1
3
data38
-1
3
data379
-1
3
data378
-1
3
data377
-1
3
data376
-1
3
data375
-1
3
data374
-1
3
data373
-1
3
data372
-1
3
data371
-1
3
data370
-1
3
data37
-1
3
data369
-1
3
data368
-1
3
data367
-1
3
data366
-1
3
data365
-1
3
data364
-1
3
data363
-1
3
data362
-1
3
data361
-1
3
data360
-1
3
data36
-1
3
data359
-1
3
data358
-1
3
data357
-1
3
data356
-1
3
data355
-1
3
data354
-1
3
data353
-1
3
data352
-1
3
data351
-1
3
data350
-1
3
data35
-1
3
data349
-1
3
data348
-1
3
data347
-1
3
data346
-1
3
data345
-1
3
data344
-1
3
data343
-1
3
data342
-1
3
data341
-1
3
data340
-1
3
data34
-1
3
data339
-1
3
data338
-1
3
data337
-1
3
data336
-1
3
data335
-1
3
data334
-1
3
data333
-1
3
data332
-1
3
data331
-1
3
data330
-1
3
data33
-1
3
data329
-1
3
data328
-1
3
data327
-1
3
data326
-1
3
data325
-1
3
data324
-1
3
data323
-1
3
data322
-1
3
data321
-1
3
data320
-1
3
data32
-1
3
data319
-1
3
data318
-1
3
data317
-1
3
data316
-1
3
data315
-1
3
data314
-1
3
data313
-1
3
data312
-1
3
data311
-1
3
data310
-1
3
data31
-1
3
data309
-1
3
data308
-1
3
data307
-1
3
data306
-1
3
data305
-1
3
data304
-1
3
data303
-1
3
data302
-1
3
data301
-1
3
data300
-1
3
data30
-1
3
data3
-1
3
data299
-1
3
data298
-1
3
data297
-1
3
data296
-1
3
data295
-1
3
data294
-1
3
data293
-1
3
data292
-1
3
data291
-1
3
data290
-1
3
data29
-1
3
data289
-1
3
data288
-1
3
data287
-1
3
data286
-1
3
data285
-1
3
data284
-1
3
data283
-1
3
data282
-1
3
data281
-1
3
data280
-1
3
data28
-1
3
data279
-1
3
data278
-1
3
data277
-1
3
data276
-1
3
data275
-1
3
data274
-1
3
data273
-1
3
data272
-1
3
data271
-1
3
data270
-1
3
data27
-1
3
data269
-1
3
data268
-1
3
data267
-1
3
data266
-1
3
data265
-1
3
data264
-1
3
data263
-1
3
data262
-1
3
data261
-1
3
data260
-1
3
data26
-1
3
data259
-1
3
data258
-1
3
data257
-1
3
data256
-1
3
data255
-1
3
data254
-1
3
data253
-1
3
data252
-1
3
data251
-1
3
data250
-1
3
data25
-1
3
data249
-1
3
data248
-1
3
data247
-1
3
data246
-1
3
data245
-1
3
data244
-1
3
data243
-1
3
data242
-1
3
data241
-1
3
data240
-1
3
data24
-1
3
data239
-1
3
data238
-1
3
data237
-1
3
data236
-1
3
data235
-1
3
data234
-1
3
data233
-1
3
data232
-1
3
data231
-1
3
data230
-1
3
data23
-1
3
data229
-1
3
data228
-1
3
data227
-1
3
data226
-1
3
data225
-1
3
data224
-1
3
data223
-1
3
data222
-1
3
data221
-1
3
data220
-1
3
data22
-1
3
data219
-1
3
data218
-1
3
data217
-1
3
data216
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_mux:mux34|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_mux:mux45|mux_1qc:auto_generated
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_srt_block_int_84n
# storage
db|DE2_Media_Computer.(186).cnf
db|DE2_Media_Computer.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_qds_block_ls9
# storage
db|DE2_Media_Computer.(187).cnf
db|DE2_Media_Computer.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_srt_block_int_fum
# storage
db|DE2_Media_Computer.(188).cnf
db|DE2_Media_Computer.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(189).cnf
db|DE2_Media_Computer.(189).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
27
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_loc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# macro_sequence

# end
# entity
mux_loc
# storage
db|DE2_Media_Computer.(190).cnf
db|DE2_Media_Computer.(190).cnf
# case_insensitive
# source_file
db|mux_loc.tdf
9d64c9a1797bbe4e91df214c8fe81ef
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|lpm_mux:mux55|mux_loc:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(191).cnf
db|DE2_Media_Computer.(191).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_bnf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
overflow
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_bnf
# storage
db|DE2_Media_Computer.(192).cnf
db|DE2_Media_Computer.(192).cnf
# case_insensitive
# source_file
db|add_sub_bnf.tdf
28f73ae56798eac4e1dcf30df3ebd38
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
overflow
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub10|add_sub_bnf:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(193).cnf
db|DE2_Media_Computer.(193).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_8cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_8cg
# storage
db|DE2_Media_Computer.(194).cnf
db|DE2_Media_Computer.(194).cnf
# case_insensitive
# source_file
db|cmpr_8cg.tdf
26f0b12a50ccf48a84a14a2a8511d957
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr2|cmpr_8cg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(195).cnf
db|DE2_Media_Computer.(195).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_7cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_7cg
# storage
db|DE2_Media_Computer.(196).cnf
db|DE2_Media_Computer.(196).cnf
# case_insensitive
# source_file
db|cmpr_7cg.tdf
d5ad365481206d111bad9b6273cfc4a
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr3|cmpr_7cg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(197).cnf
db|DE2_Media_Computer.(197).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_9cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
agb
-1
3
aeb
-1
3
dataa
-1
1
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_9cg
# storage
db|DE2_Media_Computer.(198).cnf
db|DE2_Media_Computer.(198).cnf
# case_insensitive
# source_file
db|cmpr_9cg.tdf
e1a472205cf16bbbdd9052aae8e059cc
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr4|cmpr_9cg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(199).cnf
db|DE2_Media_Computer.(199).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_55g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_55g
# storage
db|DE2_Media_Computer.(200).cnf
db|DE2_Media_Computer.(200).cnf
# case_insensitive
# source_file
db|cmpr_55g.tdf
e78f76faffcb2db9e24689f5f478e4
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
ageb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr5|cmpr_55g:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(201).cnf
db|DE2_Media_Computer.(201).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ccg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_ccg
# storage
db|DE2_Media_Computer.(202).cnf
db|DE2_Media_Computer.(202).cnf
# case_insensitive
# source_file
db|cmpr_ccg.tdf
8b11dc2170fa763a1970999a58bda012
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr6|cmpr_ccg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(203).cnf
db|DE2_Media_Computer.(203).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_a5g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
cmpr_a5g
# storage
db|DE2_Media_Computer.(204).cnf
db|DE2_Media_Computer.(204).cnf
# case_insensitive
# source_file
db|cmpr_a5g.tdf
15b14925406c1e6b1ddac25596e18ab
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
ageb
-1
3
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr7|cmpr_a5g:auto_generated
}
# macro_sequence

# end
# entity
Char_LCD_16x2_avalon_lcd_slave_arbitrator
# storage
db|DE2_Media_Computer.(205).cnf
db|DE2_Media_Computer.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Char_LCD_16x2_avalon_lcd_slave_arbitrator:the_Char_LCD_16x2_avalon_lcd_slave
}
# macro_sequence

# end
# entity
Char_LCD_16x2
# storage
db|DE2_Media_Computer.(206).cnf
db|DE2_Media_Computer.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
char_lcd_16x2.v
8ffa14406792b79ef4faaecfa5a8ba94
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CURSOR_ON
1
PARAMETER_UNSIGNED_BIN
DEF
BLINKING_ON
1
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|Char_LCD_16x2:the_Char_LCD_16x2
}
# macro_sequence

# end
# entity
altera_up_character_lcd_communication
# storage
db|DE2_Media_Computer.(207).cnf
db|DE2_Media_Computer.(207).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_character_lcd_communication.v
3aa33dc01f614a9b5a4cae5a2faf42f5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CLOCK_CYCLES_FOR_IDLE_STATE
1111111
PARAMETER_UNSIGNED_BIN
DEF
NUM_BITS_FOR_IDLE_COUNTER
7
PARAMETER_SIGNED_DEC
DEF
IDLE_COUNTER_INCREMENT
0000001
PARAMETER_UNSIGNED_BIN
DEF
CLOCK_CYCLES_FOR_OPERATION_STATE
3
PARAMETER_SIGNED_DEC
DEF
CLOCK_CYCLES_FOR_ENABLE_STATE
15
PARAMETER_SIGNED_DEC
DEF
CLOCK_CYCLES_FOR_HOLD_STATE
1
PARAMETER_SIGNED_DEC
DEF
NUM_BITS_FOR_STATES_COUNTER
4
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT
0001
PARAMETER_UNSIGNED_BIN
DEF
LCD_STATE_4_IDLE
100
PARAMETER_UNSIGNED_BIN
DEF
LCD_STATE_0_OPERATION
000
PARAMETER_UNSIGNED_BIN
DEF
LCD_STATE_1_ENABLE
001
PARAMETER_UNSIGNED_BIN
DEF
LCD_STATE_2_HOLD
010
PARAMETER_UNSIGNED_BIN
DEF
LCD_STATE_3_END
011
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|Char_LCD_16x2:the_Char_LCD_16x2|altera_up_character_lcd_communication:Char_LCD_Comm
}
# macro_sequence

# end
# entity
altera_up_character_lcd_initialization
# storage
db|DE2_Media_Computer.(208).cnf
db|DE2_Media_Computer.(208).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_character_lcd_initialization.v
c2c52bd93b26d69deb1c53dfe86fab
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CURSOR_ON
1
PARAMETER_UNSIGNED_BIN
USR
BLINKING_ON
1
PARAMETER_UNSIGNED_BIN
USR
CLOCK_CYCLES_FOR_15MS
750000
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_15MS
20
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_15MS
00000000000000000001
PARAMETER_UNSIGNED_BIN
DEF
CLOCK_CYCLES_FOR_5MS
250000
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_5MS
18
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_5MS
000000000000000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|Char_LCD_16x2:the_Char_LCD_16x2|altera_up_character_lcd_initialization:Char_LCD_Init
}
# macro_sequence

# end
# entity
Expansion_JP1_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(209).cnf
db|DE2_Media_Computer.(209).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Expansion_JP1_avalon_parallel_port_slave_arbitrator:the_Expansion_JP1_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
Expansion_JP1
# storage
db|DE2_Media_Computer.(210).cnf
db|DE2_Media_Computer.(210).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
expansion_jp1.v
da30557a3a3524fe473737193d3d3f53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
31
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|Expansion_JP1:the_Expansion_JP1
}
# macro_sequence

# end
# entity
Expansion_JP2_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(211).cnf
db|DE2_Media_Computer.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Expansion_JP2_avalon_parallel_port_slave_arbitrator:the_Expansion_JP2_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
Expansion_JP2
# storage
db|DE2_Media_Computer.(212).cnf
db|DE2_Media_Computer.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
expansion_jp2.v
5a9c8ca6ddb44979fdfc091e5f11c5c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
31
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|Expansion_JP2:the_Expansion_JP2
}
# macro_sequence

# end
# entity
External_Clocks_avalon_clocks_slave_arbitrator
# storage
db|DE2_Media_Computer.(213).cnf
db|DE2_Media_Computer.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|External_Clocks_avalon_clocks_slave_arbitrator:the_External_Clocks_avalon_clocks_slave
}
# macro_sequence

# end
# entity
External_Clocks
# storage
db|DE2_Media_Computer.(214).cnf
db|DE2_Media_Computer.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
external_clocks.v
8e246a4fa4a32ec59d5ea988aee23a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYS_CLK_MULT
1
PARAMETER_SIGNED_DEC
DEF
SYS_CLK_DIV
1
PARAMETER_SIGNED_DEC
DEF
AUD_CLK_MULT
14
PARAMETER_SIGNED_DEC
DEF
AUD_CLK_DIV
31
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|External_Clocks:the_External_Clocks
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(215).cnf
db|DE2_Media_Computer.(215).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
20000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
-3000
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
altpll.tdf
452f627ba8b04372419df6af11f0325f
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(216).cnf
db|DE2_Media_Computer.(216).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
37037
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
14
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
31
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
altpll.tdf
452f627ba8b04372419df6af11f0325f
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
}
# macro_sequence

# end
# entity
Green_LEDs_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(217).cnf
db|DE2_Media_Computer.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Green_LEDs_avalon_parallel_port_slave_arbitrator:the_Green_LEDs_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
Green_LEDs
# storage
db|DE2_Media_Computer.(218).cnf
db|DE2_Media_Computer.(218).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
green_leds.v
17fdc67726b4d407117e16092cb9163
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
8
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|Green_LEDs:the_Green_LEDs
}
# macro_sequence

# end
# entity
HEX3_HEX0_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(219).cnf
db|DE2_Media_Computer.(219).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|HEX3_HEX0_avalon_parallel_port_slave_arbitrator:the_HEX3_HEX0_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
HEX3_HEX0
# storage
db|DE2_Media_Computer.(220).cnf
db|DE2_Media_Computer.(220).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
hex3_hex0.v
b28d6947c7c520f4d17f88ed305413a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
31
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|HEX3_HEX0:the_HEX3_HEX0
}
# macro_sequence

# end
# entity
HEX7_HEX4_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(221).cnf
db|DE2_Media_Computer.(221).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|HEX7_HEX4_avalon_parallel_port_slave_arbitrator:the_HEX7_HEX4_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
HEX7_HEX4
# storage
db|DE2_Media_Computer.(222).cnf
db|DE2_Media_Computer.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
hex7_hex4.v
56e1bf737a8d15ac4a26523831e2ca5d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
31
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|HEX7_HEX4:the_HEX7_HEX4
}
# macro_sequence

# end
# entity
Interval_Timer_s1_arbitrator
# storage
db|DE2_Media_Computer.(223).cnf
db|DE2_Media_Computer.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Interval_Timer_s1_arbitrator:the_Interval_Timer_s1
}
# macro_sequence

# end
# entity
Interval_Timer
# storage
db|DE2_Media_Computer.(224).cnf
db|DE2_Media_Computer.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
interval_timer.v
7b3bacfa7a2547130925b2a5d353f8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Interval_Timer:the_Interval_Timer
}
# macro_sequence

# end
# entity
JTAG_UART_avalon_jtag_slave_arbitrator
# storage
db|DE2_Media_Computer.(225).cnf
db|DE2_Media_Computer.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|JTAG_UART_avalon_jtag_slave_arbitrator:the_JTAG_UART_avalon_jtag_slave
}
# macro_sequence

# end
# entity
JTAG_UART
# storage
db|DE2_Media_Computer.(226).cnf
db|DE2_Media_Computer.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart.v
baa88f92b54b7fc3156acd13d1f2a289
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART
}
# macro_sequence

# end
# entity
JTAG_UART_scfifo_w
# storage
db|DE2_Media_Computer.(227).cnf
db|DE2_Media_Computer.(227).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart.v
baa88f92b54b7fc3156acd13d1f2a289
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(228).cnf
db|DE2_Media_Computer.(228).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1n21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
}
# macro_sequence

# end
# entity
scfifo_1n21
# storage
db|DE2_Media_Computer.(229).cnf
db|DE2_Media_Computer.(229).cnf
# case_insensitive
# source_file
db|scfifo_1n21.tdf
d160b4d69ec2d6c2cfccc8177cd09a7f
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_8t21
# storage
db|DE2_Media_Computer.(230).cnf
db|DE2_Media_Computer.(230).cnf
# case_insensitive
# source_file
db|a_dpfifo_8t21.tdf
22b76add4a19a6bc92f7219455ebf8
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_7cf
# storage
db|DE2_Media_Computer.(231).cnf
db|DE2_Media_Computer.(231).cnf
# case_insensitive
# source_file
db|a_fefifo_7cf.tdf
2b5833fc2f7c19d80ed7a65d330d055
7
# used_port {
wreq
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
}
# macro_sequence

# end
# entity
cntr_rj7
# storage
db|DE2_Media_Computer.(232).cnf
db|DE2_Media_Computer.(232).cnf
# case_insensitive
# source_file
db|cntr_rj7.tdf
13b2b21bb9ce0438692fbd3d0ef401c
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
}
# macro_sequence

# end
# entity
dpram_5h21
# storage
db|DE2_Media_Computer.(233).cnf
db|DE2_Media_Computer.(233).cnf
# case_insensitive
# source_file
db|dpram_5h21.tdf
329ca450eb27e5411d4c44163d12b3d
7
# used_port {
wren
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_9tl1
# storage
db|DE2_Media_Computer.(234).cnf
db|DE2_Media_Computer.(234).cnf
# case_insensitive
# source_file
db|altsyncram_9tl1.tdf
4eefdb7ac773eaa47242dde15b3de
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
}
# macro_sequence

# end
# entity
cntr_fjb
# storage
db|DE2_Media_Computer.(235).cnf
db|DE2_Media_Computer.(235).cnf
# case_insensitive
# source_file
db|cntr_fjb.tdf
4e61499f8ae6d5526a6eb384d2e265cf
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
}
# macro_sequence

# end
# entity
JTAG_UART_scfifo_r
# storage
db|DE2_Media_Computer.(236).cnf
db|DE2_Media_Computer.(236).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
jtag_uart.v
baa88f92b54b7fc3156acd13d1f2a289
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r
}
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|DE2_Media_Computer.(237).cnf
db|DE2_Media_Computer.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
}
# macro_sequence

# end
# entity
PS2_Port_avalon_ps2_slave_arbitrator
# storage
db|DE2_Media_Computer.(238).cnf
db|DE2_Media_Computer.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|PS2_Port_avalon_ps2_slave_arbitrator:the_PS2_Port_avalon_ps2_slave
}
# macro_sequence

# end
# entity
PS2_Port
# storage
db|DE2_Media_Computer.(239).cnf
db|DE2_Media_Computer.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ps2_port.v
5dfc813dcc5e25d4ca7b5433a525b783
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port
}
# macro_sequence

# end
# entity
altera_up_ps2
# storage
db|DE2_Media_Computer.(240).cnf
db|DE2_Media_Computer.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_ps2.v
f4fddee1e22d6da1e1d313f2132ea589
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|altera_up_ps2:PS2_Serial_Port
}
# macro_sequence

# end
# entity
altera_up_ps2_data_in
# storage
db|DE2_Media_Computer.(241).cnf
db|DE2_Media_Computer.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_ps2_data_in.v
966ce5b9d924392347e786a79c3bbfb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In
}
# macro_sequence

# end
# entity
altera_up_ps2_command_out
# storage
db|DE2_Media_Computer.(242).cnf
db|DE2_Media_Computer.(242).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_ps2_command_out.v
4e819df41256b916c0e3e3fff0fc8d34
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CLOCK_CYCLES_FOR_101US
5050
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_101US
13
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_101US
0000000000001
PARAMETER_UNSIGNED_BIN
DEF
CLOCK_CYCLES_FOR_15MS
750000
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_15MS
20
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_15MS
00000000000000000001
PARAMETER_UNSIGNED_BIN
DEF
CLOCK_CYCLES_FOR_2MS
100000
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_2MS
17
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_2MS
00000000000000001
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_0_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_1_INITIATE_COMMUNICATION
001
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_2_WAIT_FOR_CLOCK
010
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_3_TRANSMIT_DATA
011
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_4_TRANSMIT_STOP_BIT
100
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_5_RECEIVE_ACK_BIT
101
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_6_COMMAND_WAS_SENT
110
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_7_TRANSMISSION_ERROR
111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(243).cnf
db|DE2_Media_Computer.(243).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
256
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
8
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_tr31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
}
# macro_sequence

# end
# entity
scfifo_tr31
# storage
db|DE2_Media_Computer.(244).cnf
db|DE2_Media_Computer.(244).cnf
# case_insensitive
# source_file
db|scfifo_tr31.tdf
d3f3c83056511c56cacda3be79e3318
7
# used_port {
wrreq
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_gj31
# storage
db|DE2_Media_Computer.(245).cnf
db|DE2_Media_Computer.(245).cnf
# case_insensitive
# source_file
db|a_dpfifo_gj31.tdf
c80a95054b088f4f5aaadb18f764d2f
7
# used_port {
wreq
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_rqd1
# storage
db|DE2_Media_Computer.(246).cnf
db|DE2_Media_Computer.(246).cnf
# case_insensitive
# source_file
db|altsyncram_rqd1.tdf
024d5348694a1226be89541fe780ab
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_mbj1
# storage
db|DE2_Media_Computer.(247).cnf
db|DE2_Media_Computer.(247).cnf
# case_insensitive
# source_file
db|altsyncram_mbj1.tdf
03b2eec213a41c29912e716414c90
7
# used_port {
wren_b
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a3
-1
2
data_a2
-1
2
data_a1
-1
2
data_a0
-1
2
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1
}
# macro_sequence

# end
# entity
cmpr_3o8
# storage
db|DE2_Media_Computer.(248).cnf
db|DE2_Media_Computer.(248).cnf
# case_insensitive
# source_file
db|cmpr_3o8.tdf
1037ec84e9ff2e44c8a2f9c533d9e67
7
# used_port {
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa7
-1
2
dataa6
-1
2
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cmpr_3o8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_3o8
# storage
db|DE2_Media_Computer.(249).cnf
db|DE2_Media_Computer.(249).cnf
# case_insensitive
# source_file
db|cmpr_3o8.tdf
1037ec84e9ff2e44c8a2f9c533d9e67
7
# used_port {
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab1
-1
2
datab0
-1
2
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cmpr_3o8:three_comparison
}
# macro_sequence

# end
# entity
cntr_r57
# storage
db|DE2_Media_Computer.(250).cnf
db|DE2_Media_Computer.(250).cnf
# case_insensitive
# source_file
db|cntr_r57.tdf
76fbcb26fd40c417c5ee5ea82e6c19
7
# used_port {
updown
-1
3
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter
}
# macro_sequence

# end
# entity
cntr_f5b
# storage
db|DE2_Media_Computer.(251).cnf
db|DE2_Media_Computer.(251).cnf
# case_insensitive
# source_file
db|cntr_f5b.tdf
fce778a954869464cc8f22682e4b2da
7
# used_port {
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr
}
# macro_sequence

# end
# entity
Pushbuttons_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(252).cnf
db|DE2_Media_Computer.(252).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Pushbuttons_avalon_parallel_port_slave_arbitrator:the_Pushbuttons_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
Pushbuttons
# storage
db|DE2_Media_Computer.(253).cnf
db|DE2_Media_Computer.(253).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pushbuttons.v
40a329214f88ae23a5479aea95e18a8f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|Pushbuttons:the_Pushbuttons
}
# macro_sequence

# end
# entity
Red_LEDs_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(254).cnf
db|DE2_Media_Computer.(254).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Red_LEDs_avalon_parallel_port_slave_arbitrator:the_Red_LEDs_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
Red_LEDs
# storage
db|DE2_Media_Computer.(255).cnf
db|DE2_Media_Computer.(255).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
red_leds.v
443232b693bde81a19d63df6d31c83
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
17
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|Red_LEDs:the_Red_LEDs
}
# macro_sequence

# end
# entity
SDRAM_s1_arbitrator
# storage
db|DE2_Media_Computer.(256).cnf
db|DE2_Media_Computer.(256).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SDRAM_s1_arbitrator:the_SDRAM_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_CPU_data_master_to_SDRAM_s1_module
# storage
db|DE2_Media_Computer.(257).cnf
db|DE2_Media_Computer.(257).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SDRAM_s1_arbitrator:the_SDRAM_s1|rdv_fifo_for_CPU_data_master_to_SDRAM_s1_module:rdv_fifo_for_CPU_data_master_to_SDRAM_s1
}
# macro_sequence

# end
# entity
rdv_fifo_for_CPU_instruction_master_to_SDRAM_s1_module
# storage
db|DE2_Media_Computer.(258).cnf
db|DE2_Media_Computer.(258).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SDRAM_s1_arbitrator:the_SDRAM_s1|rdv_fifo_for_CPU_instruction_master_to_SDRAM_s1_module:rdv_fifo_for_CPU_instruction_master_to_SDRAM_s1
}
# macro_sequence

# end
# entity
SDRAM
# storage
db|DE2_Media_Computer.(259).cnf
db|DE2_Media_Computer.(259).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sdram.v
2cb461298bd2e3c3eb2a43fe331c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SDRAM:the_SDRAM
}
# macro_sequence

# end
# entity
SDRAM_input_efifo_module
# storage
db|DE2_Media_Computer.(260).cnf
db|DE2_Media_Computer.(260).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sdram.v
2cb461298bd2e3c3eb2a43fe331c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SDRAM:the_SDRAM|SDRAM_input_efifo_module:the_SDRAM_input_efifo_module
}
# macro_sequence

# end
# entity
SRAM_avalon_sram_slave_arbitrator
# storage
db|DE2_Media_Computer.(261).cnf
db|DE2_Media_Computer.(261).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SRAM_avalon_sram_slave_arbitrator:the_SRAM_avalon_sram_slave
}
# macro_sequence

# end
# entity
rdv_fifo_for_CPU_data_master_to_SRAM_avalon_sram_slave_module
# storage
db|DE2_Media_Computer.(262).cnf
db|DE2_Media_Computer.(262).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SRAM_avalon_sram_slave_arbitrator:the_SRAM_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_SRAM_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_SRAM_avalon_sram_slave
}
# macro_sequence

# end
# entity
rdv_fifo_for_VGA_Pixel_Buffer_avalon_pixel_dma_master_to_SRAM_avalon_sram_slave_module
# storage
db|DE2_Media_Computer.(263).cnf
db|DE2_Media_Computer.(263).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SRAM_avalon_sram_slave_arbitrator:the_SRAM_avalon_sram_slave|rdv_fifo_for_VGA_Pixel_Buffer_avalon_pixel_dma_master_to_SRAM_avalon_sram_slave_module:rdv_fifo_for_VGA_Pixel_Buffer_avalon_pixel_dma_master_to_SRAM_avalon_sram_slave
}
# macro_sequence

# end
# entity
SRAM
# storage
db|DE2_Media_Computer.(264).cnf
db|DE2_Media_Computer.(264).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sram.v
4bf439ca0de5f503b8e991bf2fa3dd8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|SRAM:the_SRAM
}
# macro_sequence

# end
# entity
Serial_Port_avalon_rs232_slave_arbitrator
# storage
db|DE2_Media_Computer.(265).cnf
db|DE2_Media_Computer.(265).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Serial_Port_avalon_rs232_slave_arbitrator:the_Serial_Port_avalon_rs232_slave
}
# macro_sequence

# end
# entity
Serial_Port
# storage
db|DE2_Media_Computer.(266).cnf
db|DE2_Media_Computer.(266).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
serial_port.v
aa86dbacb4df6b9e1a8998689e663172
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BAUD_COUNTER_WIDTH
9
PARAMETER_SIGNED_DEC
DEF
BAUD_TICK_INCREMENT
000000001
PARAMETER_UNSIGNED_BIN
DEF
BAUD_TICK_COUNT
110110010
PARAMETER_UNSIGNED_BIN
DEF
HALF_BAUD_TICK_COUNT
011011001
PARAMETER_UNSIGNED_BIN
DEF
TOTAL_DATA_WIDTH
12
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
ODD_PARITY
1
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port
}
# macro_sequence

# end
# entity
altera_up_rs232_in_deserializer
# storage
db|DE2_Media_Computer.(267).cnf
db|DE2_Media_Computer.(267).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_rs232_in_deserializer.v
854b9c14b88770cde5e2fa81fe8ec83a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BAUD_COUNTER_WIDTH
9
PARAMETER_SIGNED_DEC
USR
BAUD_TICK_INCREMENT
000000001
PARAMETER_UNSIGNED_BIN
USR
BAUD_TICK_COUNT
110110010
PARAMETER_UNSIGNED_BIN
USR
HALF_BAUD_TICK_COUNT
011011001
PARAMETER_UNSIGNED_BIN
USR
TOTAL_DATA_WIDTH
12
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer
}
# macro_sequence

# end
# entity
altera_up_rs232_counters
# storage
db|DE2_Media_Computer.(268).cnf
db|DE2_Media_Computer.(268).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_rs232_counters.v
c745e8171ef7f9629bd5c4d41aa1a711
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BAUD_COUNTER_WIDTH
9
PARAMETER_SIGNED_DEC
USR
BAUD_TICK_INCREMENT
000000001
PARAMETER_UNSIGNED_BIN
USR
BAUD_TICK_COUNT
110110010
PARAMETER_UNSIGNED_BIN
USR
HALF_BAUD_TICK_COUNT
011011001
PARAMETER_UNSIGNED_BIN
USR
TOTAL_DATA_WIDTH
12
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
}
# macro_sequence

# end
# entity
altera_up_sync_fifo
# storage
db|DE2_Media_Computer.(269).cnf
db|DE2_Media_Computer.(269).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_sync_fifo.v
b196d23246a28b5a6e6bdd98ee2944e6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
9
PARAMETER_SIGNED_DEC
USR
DATA_DEPTH
128
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
7
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(270).cnf
db|DE2_Media_Computer.(270).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_pu31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
}
# macro_sequence

# end
# entity
scfifo_pu31
# storage
db|DE2_Media_Computer.(271).cnf
db|DE2_Media_Computer.(271).cnf
# case_insensitive
# source_file
db|scfifo_pu31.tdf
c3562bfd1131a0dc7f5d5a66b2e84f7f
7
# used_port {
wrreq
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_cm31
# storage
db|DE2_Media_Computer.(272).cnf
db|DE2_Media_Computer.(272).cnf
# case_insensitive
# source_file
db|a_dpfifo_cm31.tdf
357e48c16eba69ea637fa6baa3d66f
7
# used_port {
wreq
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_3a81
# storage
db|DE2_Media_Computer.(273).cnf
db|DE2_Media_Computer.(273).cnf
# case_insensitive
# source_file
db|altsyncram_3a81.tdf
a21f76736e236fb2791eb0708937835a
7
# used_port {
wren_a
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|altsyncram_3a81:FIFOram
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|altsyncram_3a81:FIFOram
}
# macro_sequence

# end
# entity
altera_up_rs232_out_serializer
# storage
db|DE2_Media_Computer.(274).cnf
db|DE2_Media_Computer.(274).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_rs232_out_serializer.v
46827ebbbe24086f3c7175d81a62348
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BAUD_COUNTER_WIDTH
9
PARAMETER_SIGNED_DEC
USR
BAUD_TICK_INCREMENT
000000001
PARAMETER_UNSIGNED_BIN
USR
BAUD_TICK_COUNT
110110010
PARAMETER_UNSIGNED_BIN
USR
HALF_BAUD_TICK_COUNT
011011001
PARAMETER_UNSIGNED_BIN
USR
TOTAL_DATA_WIDTH
12
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer
}
# macro_sequence

# end
# entity
Slider_Switches_avalon_parallel_port_slave_arbitrator
# storage
db|DE2_Media_Computer.(275).cnf
db|DE2_Media_Computer.(275).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|Slider_Switches_avalon_parallel_port_slave_arbitrator:the_Slider_Switches_avalon_parallel_port_slave
}
# macro_sequence

# end
# entity
Slider_Switches
# storage
db|DE2_Media_Computer.(276).cnf
db|DE2_Media_Computer.(276).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
slider_switches.v
7299fe8d35c88bfcc47fff4a563c4c6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
17
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|Slider_Switches:the_Slider_Switches
}
# macro_sequence

# end
# entity
VGA_Char_Buffer_avalon_char_buffer_slave_arbitrator
# storage
db|DE2_Media_Computer.(277).cnf
db|DE2_Media_Computer.(277).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer_avalon_char_buffer_slave_arbitrator:the_VGA_Char_Buffer_avalon_char_buffer_slave
}
# macro_sequence

# end
# entity
VGA_Char_Buffer_avalon_char_control_slave_arbitrator
# storage
db|DE2_Media_Computer.(278).cnf
db|DE2_Media_Computer.(278).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer_avalon_char_control_slave_arbitrator:the_VGA_Char_Buffer_avalon_char_control_slave
}
# macro_sequence

# end
# entity
VGA_Char_Buffer_avalon_char_source_arbitrator
# storage
db|DE2_Media_Computer.(279).cnf
db|DE2_Media_Computer.(279).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer_avalon_char_source_arbitrator:the_VGA_Char_Buffer_avalon_char_source
}
# macro_sequence

# end
# entity
VGA_Char_Buffer
# storage
db|DE2_Media_Computer.(280).cnf
db|DE2_Media_Computer.(280).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_char_buffer.v
3bcdf598d977f3e85fad8f953bc219
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
8
PARAMETER_SIGNED_DEC
DEF
ENLARGE_CHAR
0
PARAMETER_SIGNED_DEC
DEF
AW
13
PARAMETER_SIGNED_DEC
DEF
BUFFER_SIZE
8192
PARAMETER_SIGNED_DEC
DEF
PIXELS
640
PARAMETER_SIGNED_DEC
DEF
LINES
480
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(281).cnf
db|DE2_Media_Computer.(281).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4272
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_4272
# storage
db|DE2_Media_Computer.(282).cnf
db|DE2_Media_Computer.(282).cnf
# case_insensitive
# source_file
db|altsyncram_4272.tdf
99e0bef322c850e8cbad7755178685
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated
}
# macro_sequence

# end
# entity
decode_1oa
# storage
db|DE2_Media_Computer.(283).cnf
db|DE2_Media_Computer.(283).cnf
# case_insensitive
# source_file
db|decode_1oa.tdf
5e7a8bdac633dc4cac81ac1b6c698e6c
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|decode_1oa:decode2
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|decode_1oa:decode3
}
# macro_sequence

# end
# entity
decode_1oa
# storage
db|DE2_Media_Computer.(284).cnf
db|DE2_Media_Computer.(284).cnf
# case_insensitive
# source_file
db|decode_1oa.tdf
5e7a8bdac633dc4cac81ac1b6c698e6c
7
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
enable
-1
2
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|decode_1oa:decode_a
}
# macro_sequence

# end
# entity
mux_hib
# storage
db|DE2_Media_Computer.(285).cnf
db|DE2_Media_Computer.(285).cnf
# case_insensitive
# source_file
db|mux_hib.tdf
95d88234b3b40f73060e1848bb9b2fb
7
# used_port {
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|mux_hib:mux4
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|mux_hib:mux5
}
# macro_sequence

# end
# entity
altera_up_video_128_character_rom
# storage
db|DE2_Media_Computer.(286).cnf
db|DE2_Media_Computer.(286).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_video_128_character_rom.v
cbfa1ebef1e3928999d7e12747b0bb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altera_up_video_128_character_rom:Character_Rom
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(287).cnf
db|DE2_Media_Computer.(287).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
altera_up_video_char_mode_rom_128.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e5i1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
data_a
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_e5i1
# storage
db|DE2_Media_Computer.(288).cnf
db|DE2_Media_Computer.(288).cnf
# case_insensitive
# source_file
db|altsyncram_e5i1.tdf
c32e7a36e2c4735fc8203cdd16b9cfa
7
# used_port {
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
altera_up_video_char_mode_rom_128.mif
59ccff289798a811246a57d5227920
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_e5i1:auto_generated
}
# macro_sequence

# end
# entity
mux_aib
# storage
db|DE2_Media_Computer.(289).cnf
db|DE2_Media_Computer.(289).cnf
# case_insensitive
# source_file
db|mux_aib.tdf
cc7f303c923542394cd9954af37
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_e5i1:auto_generated|mux_aib:mux2
}
# macro_sequence

# end
# entity
VGA_Controller_avalon_vga_sink_arbitrator
# storage
db|DE2_Media_Computer.(290).cnf
db|DE2_Media_Computer.(290).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Controller_avalon_vga_sink_arbitrator:the_VGA_Controller_avalon_vga_sink
}
# macro_sequence

# end
# entity
VGA_Controller
# storage
db|DE2_Media_Computer.(291).cnf
db|DE2_Media_Computer.(291).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_controller.v
14dd92692e83d9ba3d4d144e856f5ddb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CW
9
PARAMETER_SIGNED_DEC
DEF
DW
29
PARAMETER_SIGNED_DEC
DEF
R_UI
29
PARAMETER_SIGNED_DEC
DEF
R_LI
20
PARAMETER_SIGNED_DEC
DEF
G_UI
19
PARAMETER_SIGNED_DEC
DEF
G_LI
10
PARAMETER_SIGNED_DEC
DEF
B_UI
9
PARAMETER_SIGNED_DEC
DEF
B_LI
0
PARAMETER_SIGNED_DEC
DEF
H_ACTIVE
640
PARAMETER_SIGNED_DEC
DEF
H_FRONT_PORCH
16
PARAMETER_SIGNED_DEC
DEF
H_SYNC
96
PARAMETER_SIGNED_DEC
DEF
H_BACK_PORCH
48
PARAMETER_SIGNED_DEC
DEF
H_TOTAL
800
PARAMETER_SIGNED_DEC
DEF
V_ACTIVE
480
PARAMETER_SIGNED_DEC
DEF
V_FRONT_PORCH
10
PARAMETER_SIGNED_DEC
DEF
V_SYNC
2
PARAMETER_SIGNED_DEC
DEF
V_BACK_PORCH
33
PARAMETER_SIGNED_DEC
DEF
V_TOTAL
525
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_LINES
10
PARAMETER_SIGNED_DEC
DEF
LINE_COUNTER_INCREMENT
0000000001
PARAMETER_UNSIGNED_BIN
DEF
NUMBER_OF_BITS_FOR_PIXELS
10
PARAMETER_SIGNED_DEC
DEF
PIXEL_COUNTER_INCREMENT
0000000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|VGA_Controller:the_VGA_Controller
}
# macro_sequence

# end
# entity
altera_up_avalon_video_vga_timing
# storage
db|DE2_Media_Computer.(292).cnf
db|DE2_Media_Computer.(292).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_avalon_video_vga_timing.v
efc67faa759384bd881e1d70bd965c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CW
9
PARAMETER_SIGNED_DEC
USR
H_ACTIVE
640
PARAMETER_SIGNED_DEC
USR
H_FRONT_PORCH
16
PARAMETER_SIGNED_DEC
USR
H_SYNC
96
PARAMETER_SIGNED_DEC
USR
H_BACK_PORCH
48
PARAMETER_SIGNED_DEC
USR
H_TOTAL
800
PARAMETER_SIGNED_DEC
USR
V_ACTIVE
480
PARAMETER_SIGNED_DEC
USR
V_FRONT_PORCH
10
PARAMETER_SIGNED_DEC
USR
V_SYNC
2
PARAMETER_SIGNED_DEC
USR
V_BACK_PORCH
33
PARAMETER_SIGNED_DEC
USR
V_TOTAL
525
PARAMETER_SIGNED_DEC
USR
NUMBER_OF_BITS_FOR_PIXELS
10
PARAMETER_SIGNED_DEC
USR
PIXEL_COUNTER_INCREMENT
0000000001
PARAMETER_UNSIGNED_BIN
USR
NUMBER_OF_BITS_FOR_LINES
10
PARAMETER_SIGNED_DEC
USR
LINE_COUNTER_INCREMENT
0000000001
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
nios_system:NiosII|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing
}
# macro_sequence

# end
# entity
VGA_Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator
# storage
db|DE2_Media_Computer.(293).cnf
db|DE2_Media_Computer.(293).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator:the_VGA_Dual_Clock_FIFO_avalon_dc_buffer_sink
}
# macro_sequence

# end
# entity
VGA_Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator
# storage
db|DE2_Media_Computer.(294).cnf
db|DE2_Media_Computer.(294).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator:the_VGA_Dual_Clock_FIFO_avalon_dc_buffer_source
}
# macro_sequence

# end
# entity
VGA_Dual_Clock_FIFO
# storage
db|DE2_Media_Computer.(295).cnf
db|DE2_Media_Computer.(295).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_dual_clock_fifo.v
c66a17aa3ae4c8fe45b9ef24cdb2fc2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DW
29
PARAMETER_SIGNED_DEC
DEF
EW
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|DE2_Media_Computer.(296).cnf
db|DE2_Media_Computer.(296).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_hpj1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
}
# include_file {
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
}
# macro_sequence

# end
# entity
dcfifo_hpj1
# storage
db|DE2_Media_Computer.(297).cnf
db|DE2_Media_Computer.(297).cnf
# case_insensitive
# source_file
db|dcfifo_hpj1.tdf
931285f65782d5f6a7f91b7bc3c329
7
# used_port {
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_bcb
# storage
db|DE2_Media_Computer.(298).cnf
db|DE2_Media_Computer.(298).cnf
# case_insensitive
# source_file
db|a_gray2bin_bcb.tdf
4aa6622bf28ddfef863f86be3a8c4b3
7
# used_port {
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_f86
# storage
db|DE2_Media_Computer.(299).cnf
db|DE2_Media_Computer.(299).cnf
# case_insensitive
# source_file
db|a_graycounter_f86.tdf
c9232c39988a9bf7b851a6c5cafd44a0
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_41c
# storage
db|DE2_Media_Computer.(300).cnf
db|DE2_Media_Computer.(300).cnf
# case_insensitive
# source_file
db|a_graycounter_41c.tdf
48f183ff8b6cec784acba1e4ae12607a
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_31c
# storage
db|DE2_Media_Computer.(301).cnf
db|DE2_Media_Computer.(301).cnf
# case_insensitive
# source_file
db|a_graycounter_31c.tdf
3ae27c4bab7d4bf86790dc1e9e2e9e6
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_7ku
# storage
db|DE2_Media_Computer.(302).cnf
db|DE2_Media_Computer.(302).cnf
# case_insensitive
# source_file
db|altsyncram_7ku.tdf
d7a4d3bb412d3e9bfbc7b3d1f196f5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram
}
# macro_sequence

# end
# entity
dffpipe_c2e
# storage
db|DE2_Media_Computer.(303).cnf
db|DE2_Media_Computer.(303).cnf
# case_insensitive
# source_file
db|dffpipe_c2e.tdf
48797032fc626e96eed0686c5e7cbaa
7
# used_port {
q0
-1
3
clock
-1
3
d0
-1
2
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr
}
# macro_sequence

# end
# entity
alt_synch_pipe_7u7
# storage
db|DE2_Media_Computer.(304).cnf
db|DE2_Media_Computer.(304).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_7u7.tdf
f2996882681fdff1e994223d3e769548
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_1v8
# storage
db|DE2_Media_Computer.(305).cnf
db|DE2_Media_Computer.(305).cnf
# case_insensitive
# source_file
db|dffpipe_1v8.tdf
ed588b434d9fc8e28a10d69348dbd9f
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16
}
# macro_sequence

# end
# entity
dffpipe_0v8
# storage
db|DE2_Media_Computer.(306).cnf
db|DE2_Media_Computer.(306).cnf
# case_insensitive
# source_file
db|dffpipe_0v8.tdf
bc6ea425f258537b15fed393de4d2ef
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_8u7
# storage
db|DE2_Media_Computer.(307).cnf
db|DE2_Media_Computer.(307).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_8u7.tdf
bb46b2fe87e8eea8f7c0a4f02384287c
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_2v8
# storage
db|DE2_Media_Computer.(308).cnf
db|DE2_Media_Computer.(308).cnf
# case_insensitive
# source_file
db|dffpipe_2v8.tdf
cc6cd7fcbd3042cbe33fc4b0d5594
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20
}
# macro_sequence

# end
# entity
cmpr_o16
# storage
db|DE2_Media_Computer.(309).cnf
db|DE2_Media_Computer.(309).cnf
# case_insensitive
# source_file
db|cmpr_o16.tdf
fc30b880ef19aa7229c0c994d3806c26
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_msb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_msb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_msb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_msb
}
# macro_sequence

# end
# entity
mux_1u7
# storage
db|DE2_Media_Computer.(310).cnf
db|DE2_Media_Computer.(310).cnf
# case_insensitive
# source_file
db|mux_1u7.tdf
85bb756a60aa5374ea682b5b5d8316
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
}
# macro_sequence

# end
# entity
VGA_Pixel_Buffer_avalon_control_slave_arbitrator
# storage
db|DE2_Media_Computer.(311).cnf
db|DE2_Media_Computer.(311).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer_avalon_control_slave_arbitrator:the_VGA_Pixel_Buffer_avalon_control_slave
}
# macro_sequence

# end
# entity
VGA_Pixel_Buffer_avalon_pixel_dma_master_arbitrator
# storage
db|DE2_Media_Computer.(312).cnf
db|DE2_Media_Computer.(312).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer_avalon_pixel_dma_master_arbitrator:the_VGA_Pixel_Buffer_avalon_pixel_dma_master
}
# macro_sequence

# end
# entity
selecto_nrdv_VGA_Pixel_Buffer_avalon_pixel_dma_master_1_SRAM_avalon_sram_slave_fifo_module
# storage
db|DE2_Media_Computer.(313).cnf
db|DE2_Media_Computer.(313).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer_avalon_pixel_dma_master_arbitrator:the_VGA_Pixel_Buffer_avalon_pixel_dma_master|selecto_nrdv_VGA_Pixel_Buffer_avalon_pixel_dma_master_1_SRAM_avalon_sram_slave_fifo_module:selecto_nrdv_VGA_Pixel_Buffer_avalon_pixel_dma_master_1_SRAM_avalon_sram_slave_fifo
}
# macro_sequence

# end
# entity
VGA_Pixel_Buffer_avalon_pixel_source_arbitrator
# storage
db|DE2_Media_Computer.(314).cnf
db|DE2_Media_Computer.(314).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer_avalon_pixel_source_arbitrator:the_VGA_Pixel_Buffer_avalon_pixel_source
}
# macro_sequence

# end
# entity
VGA_Pixel_Buffer
# storage
db|DE2_Media_Computer.(315).cnf
db|DE2_Media_Computer.(315).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_pixel_buffer.v
14e660fca3bb509516ecdceb4f3f4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_BUFFER_ADDRESS
00001000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
DEFAULT_BACK_BUF_ADDRESS
00001000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
WW
9
PARAMETER_SIGNED_DEC
DEF
HW
8
PARAMETER_SIGNED_DEC
DEF
MW
7
PARAMETER_SIGNED_DEC
DEF
DW
7
PARAMETER_SIGNED_DEC
DEF
EW
1
PARAMETER_SIGNED_DEC
DEF
PIXELS
640
PARAMETER_SIGNED_DEC
DEF
LINES
480
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(316).cnf
db|DE2_Media_Computer.(316).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
10
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
96
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
32
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_vv91
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
}
# macro_sequence

# end
# entity
scfifo_vv91
# storage
db|DE2_Media_Computer.(317).cnf
db|DE2_Media_Computer.(317).cnf
# case_insensitive
# source_file
db|scfifo_vv91.tdf
1e68fdf6066af5af24baf6b15334ce
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_kn31
# storage
db|DE2_Media_Computer.(318).cnf
db|DE2_Media_Computer.(318).cnf
# case_insensitive
# source_file
db|a_dpfifo_kn31.tdf
e08ab8e3213988deb22b66a7ac4593d8
7
# used_port {
wreq
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_jc81
# storage
db|DE2_Media_Computer.(319).cnf
db|DE2_Media_Computer.(319).cnf
# case_insensitive
# source_file
db|altsyncram_jc81.tdf
a9832528399da2dea573ec39e2e69682
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram
}
# macro_sequence

# end
# entity
VGA_Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator
# storage
db|DE2_Media_Computer.(320).cnf
db|DE2_Media_Computer.(320).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator:the_VGA_Pixel_RGB_Resampler_avalon_rgb_sink
}
# macro_sequence

# end
# entity
VGA_Pixel_RGB_Resampler_avalon_rgb_source_arbitrator
# storage
db|DE2_Media_Computer.(321).cnf
db|DE2_Media_Computer.(321).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_RGB_Resampler_avalon_rgb_source_arbitrator:the_VGA_Pixel_RGB_Resampler_avalon_rgb_source
}
# macro_sequence

# end
# entity
VGA_Pixel_RGB_Resampler
# storage
db|DE2_Media_Computer.(322).cnf
db|DE2_Media_Computer.(322).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_pixel_rgb_resampler.v
487757834732e0b858d546c9fa2a3981
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IDW
7
PARAMETER_SIGNED_DEC
DEF
ODW
29
PARAMETER_SIGNED_DEC
DEF
IEW
0
PARAMETER_SIGNED_DEC
DEF
OEW
1
PARAMETER_SIGNED_DEC
DEF
ALPHA
1111111111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_RGB_Resampler:the_VGA_Pixel_RGB_Resampler
}
# macro_sequence

# end
# entity
nios_system_clock_0_in_arbitrator
# storage
db|DE2_Media_Computer.(323).cnf
db|DE2_Media_Computer.(323).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in
}
# macro_sequence

# end
# entity
nios_system_clock_0_out_arbitrator
# storage
db|DE2_Media_Computer.(324).cnf
db|DE2_Media_Computer.(324).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out
}
# macro_sequence

# end
# entity
nios_system_clock_0
# storage
db|DE2_Media_Computer.(325).cnf
db|DE2_Media_Computer.(325).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system_clock_0.v
79babf95631c7f5994ca89ea8c7fde2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0
}
# macro_sequence

# end
# entity
nios_system_clock_0_edge_to_pulse
# storage
db|DE2_Media_Computer.(326).cnf
db|DE2_Media_Computer.(326).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system_clock_0.v
79babf95631c7f5994ca89ea8c7fde2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:write_done_edge_to_pulse
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_request_edge_to_pulse
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:write_request_edge_to_pulse
}
# macro_sequence

# end
# entity
nios_system_clock_0_slave_FSM
# storage
db|DE2_Media_Computer.(327).cnf
db|DE2_Media_Computer.(327).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system_clock_0.v
79babf95631c7f5994ca89ea8c7fde2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM
}
# macro_sequence

# end
# entity
nios_system_clock_0_master_FSM
# storage
db|DE2_Media_Computer.(328).cnf
db|DE2_Media_Computer.(328).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system_clock_0.v
79babf95631c7f5994ca89ea8c7fde2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_master_FSM:master_FSM
}
# macro_sequence

# end
# entity
nios_system_clock_0_bit_pipe
# storage
db|DE2_Media_Computer.(329).cnf
db|DE2_Media_Computer.(329).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system_clock_0.v
79babf95631c7f5994ca89ea8c7fde2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe
}
# macro_sequence

# end
# entity
sysid_control_slave_arbitrator
# storage
db|DE2_Media_Computer.(330).cnf
db|DE2_Media_Computer.(330).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|sysid_control_slave_arbitrator:the_sysid_control_slave
}
# macro_sequence

# end
# entity
sysid
# storage
db|DE2_Media_Computer.(331).cnf
db|DE2_Media_Computer.(331).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sysid.v
7938f511d62615e723329bf9afc4128d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|sysid:the_sysid
}
# macro_sequence

# end
# entity
nios_system_reset_sys_clk_domain_synch_module
# storage
db|DE2_Media_Computer.(332).cnf
db|DE2_Media_Computer.(332).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch
}
# macro_sequence

# end
# entity
nios_system_reset_clk_domain_synch_module
# storage
db|DE2_Media_Computer.(333).cnf
db|DE2_Media_Computer.(333).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch
}
# macro_sequence

# end
# entity
nios_system_reset_vga_clk_domain_synch_module
# storage
db|DE2_Media_Computer.(334).cnf
db|DE2_Media_Computer.(334).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nios_system.v
ab2b5ffd60da5f989260ff5fb8d2db53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|nios_system_reset_vga_clk_domain_synch_module:nios_system_reset_vga_clk_domain_synch
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|DE2_Media_Computer.(335).cnf
db|DE2_Media_Computer.(335).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE2_Media_Computer.(336).cnf
db|DE2_Media_Computer.(336).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE2_Media_Computer.(337).cnf
db|DE2_Media_Computer.(337).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(338).cnf
db|DE2_Media_Computer.(338).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
3
PARAMETER_UNKNOWN
USR
WIDTH
49
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_f1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps48
-1
3
taps47
-1
3
taps46
-1
3
taps45
-1
3
taps44
-1
3
taps43
-1
3
taps42
-1
3
taps41
-1
3
taps40
-1
3
taps4
-1
3
taps39
-1
3
taps38
-1
3
taps37
-1
3
taps36
-1
3
taps35
-1
3
taps34
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin48
-1
3
shiftin47
-1
3
shiftin46
-1
3
shiftin45
-1
3
shiftin44
-1
3
shiftin43
-1
3
shiftin42
-1
3
shiftin41
-1
3
shiftin40
-1
3
shiftin4
-1
3
shiftin39
-1
3
shiftin38
-1
3
shiftin37
-1
3
shiftin36
-1
3
shiftin35
-1
3
shiftin34
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_f1n
# storage
db|DE2_Media_Computer.(339).cnf
db|DE2_Media_Computer.(339).cnf
# case_insensitive
# source_file
db|shift_taps_f1n.tdf
5cdd871fbdb88149d265f6509e85569
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps48
-1
3
taps47
-1
3
taps46
-1
3
taps45
-1
3
taps44
-1
3
taps43
-1
3
taps42
-1
3
taps41
-1
3
taps40
-1
3
taps4
-1
3
taps39
-1
3
taps38
-1
3
taps37
-1
3
taps36
-1
3
taps35
-1
3
taps34
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin48
-1
3
shiftin47
-1
3
shiftin46
-1
3
shiftin45
-1
3
shiftin44
-1
3
shiftin43
-1
3
shiftin42
-1
3
shiftin41
-1
3
shiftin40
-1
3
shiftin4
-1
3
shiftin39
-1
3
shiftin38
-1
3
shiftin37
-1
3
shiftin36
-1
3
shiftin35
-1
3
shiftin34
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_r461
# storage
db|DE2_Media_Computer.(340).cnf
db|DE2_Media_Computer.(340).cnf
# case_insensitive
# source_file
db|altsyncram_r461.tdf
547f5d2e7f94d1f5679d95f3303edcb8
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
add_sub_gvd
# storage
db|DE2_Media_Computer.(341).cnf
db|DE2_Media_Computer.(341).cnf
# case_insensitive
# source_file
db|add_sub_gvd.tdf
2853eb5c6e5d7fa94835de601f9ef0c
7
# used_port {
result1
-1
3
result0
-1
3
dataa1
-1
3
dataa0
-1
3
datab1
-1
1
datab0
-1
1
}
# macro_sequence

# end
# entity
cntr_kkf
# storage
db|DE2_Media_Computer.(342).cnf
db|DE2_Media_Computer.(342).cnf
# case_insensitive
# source_file
db|cntr_kkf.tdf
e37f8175e9b5e5e22e44063f4e4606
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_6cc
# storage
db|DE2_Media_Computer.(343).cnf
db|DE2_Media_Computer.(343).cnf
# case_insensitive
# source_file
db|cmpr_6cc.tdf
b3c7623f605cd8901348c375d4e793a4
7
# used_port {
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab1
-1
2
}
# macro_sequence

# end
# entity
cntr_74h
# storage
db|DE2_Media_Computer.(344).cnf
db|DE2_Media_Computer.(344).cnf
# case_insensitive
# source_file
db|cntr_74h.tdf
bb257af3d25e43ccee1bff4afdcb8712
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(345).cnf
db|DE2_Media_Computer.(345).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
6
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_rvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_rvm
# storage
db|DE2_Media_Computer.(346).cnf
db|DE2_Media_Computer.(346).cnf
# case_insensitive
# source_file
db|shift_taps_rvm.tdf
4753f539ff812f99a379888e75325a7f
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_eqa1
# storage
db|DE2_Media_Computer.(347).cnf
db|DE2_Media_Computer.(347).cnf
# case_insensitive
# source_file
db|altsyncram_eqa1.tdf
efff18acd82574ab4431ba8b56a52ca
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_lkf
# storage
db|DE2_Media_Computer.(348).cnf
db|DE2_Media_Computer.(348).cnf
# case_insensitive
# source_file
db|cntr_lkf.tdf
94ec2156f3e815c73e377fdd75dd4
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cntr_c4h
# storage
db|DE2_Media_Computer.(349).cnf
db|DE2_Media_Computer.(349).cnf
# case_insensitive
# source_file
db|cntr_c4h.tdf
d8298e1c4030dd47c670dd095a2102b
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(350).cnf
db|DE2_Media_Computer.(350).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_tvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_tvm
# storage
db|DE2_Media_Computer.(351).cnf
db|DE2_Media_Computer.(351).cnf
# case_insensitive
# source_file
db|shift_taps_tvm.tdf
55192f226a6b6fbb7f3e919c4453eba1
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_kqa1
# storage
db|DE2_Media_Computer.(352).cnf
db|DE2_Media_Computer.(352).cnf
# case_insensitive
# source_file
db|altsyncram_kqa1.tdf
89a0ac6ff2b8d8e132f1149a89447b5
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_okf
# storage
db|DE2_Media_Computer.(353).cnf
db|DE2_Media_Computer.(353).cnf
# case_insensitive
# source_file
db|cntr_okf.tdf
4c1bea4a7dd90261f953725a5430b6
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_7cc
# storage
db|DE2_Media_Computer.(354).cnf
db|DE2_Media_Computer.(354).cnf
# case_insensitive
# source_file
db|cmpr_7cc.tdf
a4b5758f9f801e215e2e8d767c4dc45
7
# used_port {
datab1
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_e4h
# storage
db|DE2_Media_Computer.(355).cnf
db|DE2_Media_Computer.(355).cnf
# case_insensitive
# source_file
db|cntr_e4h.tdf
24207d6df9da5883f815c182d4dec26a
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(356).cnf
db|DE2_Media_Computer.(356).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
10
PARAMETER_UNKNOWN
USR
WIDTH
4
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_41n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_41n
# storage
db|DE2_Media_Computer.(357).cnf
db|DE2_Media_Computer.(357).cnf
# case_insensitive
# source_file
db|shift_taps_41n.tdf
f36b824df89aeec16ccf357dbc6a6228
7
# used_port {
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_lqa1
# storage
db|DE2_Media_Computer.(358).cnf
db|DE2_Media_Computer.(358).cnf
# case_insensitive
# source_file
db|altsyncram_lqa1.tdf
778b38bbdc7d772c881758647c372e
7
# used_port {
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_qkf
# storage
db|DE2_Media_Computer.(359).cnf
db|DE2_Media_Computer.(359).cnf
# case_insensitive
# source_file
db|cntr_qkf.tdf
38c72e7aba1fd13659075f0167c5e2e
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cntr_h4h
# storage
db|DE2_Media_Computer.(360).cnf
db|DE2_Media_Computer.(360).cnf
# case_insensitive
# source_file
db|cntr_h4h.tdf
99a8f1e1a10c1b3f6c0dbb1527110c3
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(361).cnf
db|DE2_Media_Computer.(361).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
12
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_51n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_51n
# storage
db|DE2_Media_Computer.(362).cnf
db|DE2_Media_Computer.(362).cnf
# case_insensitive
# source_file
db|shift_taps_51n.tdf
758a21758981ec9b73bb9e3d16312a74
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_6ta1
# storage
db|DE2_Media_Computer.(363).cnf
db|DE2_Media_Computer.(363).cnf
# case_insensitive
# source_file
db|altsyncram_6ta1.tdf
c610d23c8b2ef49f6eaafaa83b9778b
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_4mf
# storage
db|DE2_Media_Computer.(364).cnf
db|DE2_Media_Computer.(364).cnf
# case_insensitive
# source_file
db|cntr_4mf.tdf
35aee2284574a87c1ae229a4a5c4bcb3
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_8cc
# storage
db|DE2_Media_Computer.(365).cnf
db|DE2_Media_Computer.(365).cnf
# case_insensitive
# source_file
db|cmpr_8cc.tdf
245267c2a8b06753915ffb165987cba5
7
# used_port {
datab2
-1
3
datab1
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_q5h
# storage
db|DE2_Media_Computer.(366).cnf
db|DE2_Media_Computer.(366).cnf
# case_insensitive
# source_file
db|cntr_q5h.tdf
673f8fb13c77e38889a68910ed95c7
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(367).cnf
db|DE2_Media_Computer.(367).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
14
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_71n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_71n
# storage
db|DE2_Media_Computer.(368).cnf
db|DE2_Media_Computer.(368).cnf
# case_insensitive
# source_file
db|shift_taps_71n.tdf
f66da3b71cf1f8f9dc68af17d20d887
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ata1
# storage
db|DE2_Media_Computer.(369).cnf
db|DE2_Media_Computer.(369).cnf
# case_insensitive
# source_file
db|altsyncram_ata1.tdf
2bc2aad3e2cf93d4b6b4e549ea13bac
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_6mf
# storage
db|DE2_Media_Computer.(370).cnf
db|DE2_Media_Computer.(370).cnf
# case_insensitive
# source_file
db|cntr_6mf.tdf
a4d0ff178b7312e35e153459841d2191
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_8cc
# storage
db|DE2_Media_Computer.(371).cnf
db|DE2_Media_Computer.(371).cnf
# case_insensitive
# source_file
db|cmpr_8cc.tdf
245267c2a8b06753915ffb165987cba5
7
# used_port {
datab2
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_s5h
# storage
db|DE2_Media_Computer.(372).cnf
db|DE2_Media_Computer.(372).cnf
# case_insensitive
# source_file
db|cntr_s5h.tdf
41c27bb63638d5b0446fe73c71e8590
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(373).cnf
db|DE2_Media_Computer.(373).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
16
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_91n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_91n
# storage
db|DE2_Media_Computer.(374).cnf
db|DE2_Media_Computer.(374).cnf
# case_insensitive
# source_file
db|shift_taps_91n.tdf
f097dc8f8c96f9c2bc991186f54f817e
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_eta1
# storage
db|DE2_Media_Computer.(375).cnf
db|DE2_Media_Computer.(375).cnf
# case_insensitive
# source_file
db|altsyncram_eta1.tdf
1b9c613b3da8cdacf1996eae922e884e
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_8mf
# storage
db|DE2_Media_Computer.(376).cnf
db|DE2_Media_Computer.(376).cnf
# case_insensitive
# source_file
db|cntr_8mf.tdf
337fbe6938b1b6af86d35d5d3b8d26b
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_8cc
# storage
db|DE2_Media_Computer.(377).cnf
db|DE2_Media_Computer.(377).cnf
# case_insensitive
# source_file
db|cmpr_8cc.tdf
245267c2a8b06753915ffb165987cba5
7
# used_port {
datab1
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_u5h
# storage
db|DE2_Media_Computer.(378).cnf
db|DE2_Media_Computer.(378).cnf
# case_insensitive
# source_file
db|cntr_u5h.tdf
ee6bc926cbd3bfece0cf26df5a0b2f4
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(379).cnf
db|DE2_Media_Computer.(379).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
18
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_b1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_b1n
# storage
db|DE2_Media_Computer.(380).cnf
db|DE2_Media_Computer.(380).cnf
# case_insensitive
# source_file
db|shift_taps_b1n.tdf
ab64c4f408fb5fdc4edc038accff0bf
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ita1
# storage
db|DE2_Media_Computer.(381).cnf
db|DE2_Media_Computer.(381).cnf
# case_insensitive
# source_file
db|altsyncram_ita1.tdf
fafc8f9de33963873940be5478494269
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_amf
# storage
db|DE2_Media_Computer.(382).cnf
db|DE2_Media_Computer.(382).cnf
# case_insensitive
# source_file
db|cntr_amf.tdf
46de1fa5d55af1222bbe3eb1ccc7a
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cntr_16h
# storage
db|DE2_Media_Computer.(383).cnf
db|DE2_Media_Computer.(383).cnf
# case_insensitive
# source_file
db|cntr_16h.tdf
384cc7c69f1d78e042428fc0cc80322f
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(384).cnf
db|DE2_Media_Computer.(384).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
20
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_61n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_61n
# storage
db|DE2_Media_Computer.(385).cnf
db|DE2_Media_Computer.(385).cnf
# case_insensitive
# source_file
db|shift_taps_61n.tdf
1a4222da90c638be1b6c843ddcf42
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ota1
# storage
db|DE2_Media_Computer.(386).cnf
db|DE2_Media_Computer.(386).cnf
# case_insensitive
# source_file
db|altsyncram_ota1.tdf
163d9e38dc3fce5e35ca7dadb45ec11e
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_dmf
# storage
db|DE2_Media_Computer.(387).cnf
db|DE2_Media_Computer.(387).cnf
# case_insensitive
# source_file
db|cntr_dmf.tdf
a7866aa46f8987694716ca7f66cb5
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|DE2_Media_Computer.(388).cnf
db|DE2_Media_Computer.(388).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
ec8c27ee1ed514b58da69361b4e8061
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_36h
# storage
db|DE2_Media_Computer.(389).cnf
db|DE2_Media_Computer.(389).cnf
# case_insensitive
# source_file
db|cntr_36h.tdf
b7b8b3c53d3dd5c8e2997abe8747327e
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(390).cnf
db|DE2_Media_Computer.(390).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
22
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_81n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_81n
# storage
db|DE2_Media_Computer.(391).cnf
db|DE2_Media_Computer.(391).cnf
# case_insensitive
# source_file
db|shift_taps_81n.tdf
a962c9b8a9e0d96dcd36e74be8751
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_bta1
# storage
db|DE2_Media_Computer.(392).cnf
db|DE2_Media_Computer.(392).cnf
# case_insensitive
# source_file
db|altsyncram_bta1.tdf
2c8e1076c5d915537accb2cba93210b2
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_7mf
# storage
db|DE2_Media_Computer.(393).cnf
db|DE2_Media_Computer.(393).cnf
# case_insensitive
# source_file
db|cntr_7mf.tdf
6041d9e48f4b51da5e1aef3eec8bd52f
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|DE2_Media_Computer.(394).cnf
db|DE2_Media_Computer.(394).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
ec8c27ee1ed514b58da69361b4e8061
7
# used_port {
datab3
-1
3
datab2
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_t5h
# storage
db|DE2_Media_Computer.(395).cnf
db|DE2_Media_Computer.(395).cnf
# case_insensitive
# source_file
db|cntr_t5h.tdf
1b6f68f380d6fa5c83c6d49ab52229be
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(396).cnf
db|DE2_Media_Computer.(396).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
24
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_a1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_a1n
# storage
db|DE2_Media_Computer.(397).cnf
db|DE2_Media_Computer.(397).cnf
# case_insensitive
# source_file
db|shift_taps_a1n.tdf
66b68c9a1d673d0c264f35c8de4aa4c
7
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_fta1
# storage
db|DE2_Media_Computer.(398).cnf
db|DE2_Media_Computer.(398).cnf
# case_insensitive
# source_file
db|altsyncram_fta1.tdf
b7f82ab4977ee87a4ae88694d878c0aa
7
# used_port {
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_9mf
# storage
db|DE2_Media_Computer.(399).cnf
db|DE2_Media_Computer.(399).cnf
# case_insensitive
# source_file
db|cntr_9mf.tdf
17f328ee3e2428a96bb91942f76fd0
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|DE2_Media_Computer.(400).cnf
db|DE2_Media_Computer.(400).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
ec8c27ee1ed514b58da69361b4e8061
7
# used_port {
datab3
-1
3
datab1
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_v5h
# storage
db|DE2_Media_Computer.(401).cnf
db|DE2_Media_Computer.(401).cnf
# case_insensitive
# source_file
db|cntr_v5h.tdf
b6db1da0bfea686a7430ce5eb5e1dc83
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(402).cnf
db|DE2_Media_Computer.(402).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
29
PARAMETER_UNKNOWN
USR
WIDTH
9
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_j1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_j1n
# storage
db|DE2_Media_Computer.(403).cnf
db|DE2_Media_Computer.(403).cnf
# case_insensitive
# source_file
db|shift_taps_j1n.tdf
3813b1e778a0ee455df94c7623fd1fed
7
# used_port {
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_4ua1
# storage
db|DE2_Media_Computer.(404).cnf
db|DE2_Media_Computer.(404).cnf
# case_insensitive
# source_file
db|altsyncram_4ua1.tdf
b96ef286cfee6d5d2c93d7642ef421
7
# used_port {
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_emf
# storage
db|DE2_Media_Computer.(405).cnf
db|DE2_Media_Computer.(405).cnf
# case_insensitive
# source_file
db|cntr_emf.tdf
222b2b11c061c87168d099f17297f8e9
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|DE2_Media_Computer.(406).cnf
db|DE2_Media_Computer.(406).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
ec8c27ee1ed514b58da69361b4e8061
7
# used_port {
datab2
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab3
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
cntr_46h
# storage
db|DE2_Media_Computer.(407).cnf
db|DE2_Media_Computer.(407).cnf
# case_insensitive
# source_file
db|cntr_46h.tdf
bf17a39a4f1f482170f6cb4f4e487c2b
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(408).cnf
db|DE2_Media_Computer.(408).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
32
PARAMETER_UNKNOWN
USR
WIDTH
7
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_c1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_c1n
# storage
db|DE2_Media_Computer.(409).cnf
db|DE2_Media_Computer.(409).cnf
# case_insensitive
# source_file
db|shift_taps_c1n.tdf
862f7f9066511678f3f7f67fc599f
7
# used_port {
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_kta1
# storage
db|DE2_Media_Computer.(410).cnf
db|DE2_Media_Computer.(410).cnf
# case_insensitive
# source_file
db|altsyncram_kta1.tdf
88cd564bbafc40d1b829116b6c453493
7
# used_port {
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_bmf
# storage
db|DE2_Media_Computer.(411).cnf
db|DE2_Media_Computer.(411).cnf
# case_insensitive
# source_file
db|cntr_bmf.tdf
4f5bef972ec39c90424c556f4e94c8bc
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|DE2_Media_Computer.(412).cnf
db|DE2_Media_Computer.(412).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
ec8c27ee1ed514b58da69361b4e8061
7
# used_port {
datab1
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab3
-1
2
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_06h
# storage
db|DE2_Media_Computer.(413).cnf
db|DE2_Media_Computer.(413).cnf
# case_insensitive
# source_file
db|cntr_06h.tdf
7570d472b230b632d6f8ca9a679d218d
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(414).cnf
db|DE2_Media_Computer.(414).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
30
PARAMETER_UNKNOWN
USR
WIDTH
2
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_d1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
}
# macro_sequence

# end
# entity
shift_taps_d1n
# storage
db|DE2_Media_Computer.(415).cnf
db|DE2_Media_Computer.(415).cnf
# case_insensitive
# source_file
db|shift_taps_d1n.tdf
56a7e16d11a41857bed1b1f36d87da9
7
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_pta1
# storage
db|DE2_Media_Computer.(416).cnf
db|DE2_Media_Computer.(416).cnf
# case_insensitive
# source_file
db|altsyncram_pta1.tdf
221dcc992efc0713f51b86956255c58
7
# used_port {
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_fmf
# storage
db|DE2_Media_Computer.(417).cnf
db|DE2_Media_Computer.(417).cnf
# case_insensitive
# source_file
db|cntr_fmf.tdf
1433c4e91b5bbf115e696f07494d5f
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|DE2_Media_Computer.(418).cnf
db|DE2_Media_Computer.(418).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
ec8c27ee1ed514b58da69361b4e8061
7
# used_port {
datab2
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab3
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_56h
# storage
db|DE2_Media_Computer.(419).cnf
db|DE2_Media_Computer.(419).cnf
# case_insensitive
# source_file
db|cntr_56h.tdf
725845c31bb55cd393bc4b2514f48d3
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(420).cnf
db|DE2_Media_Computer.(420).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_8ri
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
add_sub_8ri
# storage
db|DE2_Media_Computer.(421).cnf
db|DE2_Media_Computer.(421).cnf
# case_insensitive
# source_file
db|add_sub_8ri.tdf
737ca503517a12ca8c5f08e45a31e55
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(63).cnf
db|DE2_Media_Computer.(63).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
18
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_UNKNOWN
DEF
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_e8n
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
sum
-1
1
clock
-1
1
aclr
-1
1
clken
-1
2
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(90).cnf
db|DE2_Media_Computer.(90).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_5041
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(422).cnf
db|DE2_Media_Computer.(422).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_qed1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(423).cnf
db|DE2_Media_Computer.(423).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_41g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(424).cnf
db|DE2_Media_Computer.(424).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(425).cnf
db|DE2_Media_Computer.(425).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(426).cnf
db|DE2_Media_Computer.(426).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(427).cnf
db|DE2_Media_Computer.(427).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_6cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(428).cnf
db|DE2_Media_Computer.(428).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t072
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram_t072
# storage
db|DE2_Media_Computer.(429).cnf
db|DE2_Media_Computer.(429).cnf
# case_insensitive
# source_file
db|altsyncram_t072.tdf
14c3b32947504b39f9573426751e7a
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cpu_ociram_default_contents.mif
f77eece655e602859f3bed91c4b8cd6
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(430).cnf
db|DE2_Media_Computer.(430).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e502
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_Media_Computer.(431).cnf
db|DE2_Media_Computer.(431).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|DE2_Media_Computer.(432).cnf
db|DE2_Media_Computer.(432).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|DE2_Media_Computer.(433).cnf
db|DE2_Media_Computer.(433).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
CPU_fpoint
# storage
db|DE2_Media_Computer.(434).cnf
db|DE2_Media_Computer.(434).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cpu_fpoint.v
70f2c8ea32ac1ffed4d8f344681a1d1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint
}
# macro_sequence

# end
# entity
fpoint_wrapper
# storage
db|DE2_Media_Computer.(435).cnf
db|DE2_Media_Computer.(435).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_wrapper.v
679bd682652139ecc6cca2b4155f7247
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
useDivider
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint
}
# macro_sequence

# end
# entity
fpoint_hw_qsys
# storage
db|DE2_Media_Computer.(436).cnf
db|DE2_Media_Computer.(436).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_mult_single
# storage
db|DE2_Media_Computer.(437).cnf
db|DE2_Media_Computer.(437).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(438).cnf
db|DE2_Media_Computer.(438).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_fjd
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(439).cnf
db|DE2_Media_Computer.(439).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r3c
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(440).cnf
db|DE2_Media_Computer.(440).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_egg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(441).cnf
db|DE2_Media_Computer.(441).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_7pb
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(442).cnf
db|DE2_Media_Computer.(442).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
48
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
5
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_5ft
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single
# storage
db|DE2_Media_Computer.(443).cnf
db|DE2_Media_Computer.(443).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
# storage
db|DE2_Media_Computer.(444).cnf
db|DE2_Media_Computer.(444).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
# storage
db|DE2_Media_Computer.(445).cnf
db|DE2_Media_Computer.(445).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
# storage
db|DE2_Media_Computer.(446).cnf
db|DE2_Media_Computer.(446).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
# storage
db|DE2_Media_Computer.(447).cnf
db|DE2_Media_Computer.(447).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
# storage
db|DE2_Media_Computer.(448).cnf
db|DE2_Media_Computer.(448).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
# storage
db|DE2_Media_Computer.(449).cnf
db|DE2_Media_Computer.(449).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
# storage
db|DE2_Media_Computer.(450).cnf
db|DE2_Media_Computer.(450).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder18
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
# storage
db|DE2_Media_Computer.(451).cnf
db|DE2_Media_Computer.(451).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
# storage
db|DE2_Media_Computer.(452).cnf
db|DE2_Media_Computer.(452).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
# storage
db|DE2_Media_Computer.(453).cnf
db|DE2_Media_Computer.(453).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
# storage
db|DE2_Media_Computer.(454).cnf
db|DE2_Media_Computer.(454).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
# storage
db|DE2_Media_Computer.(455).cnf
db|DE2_Media_Computer.(455).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
# storage
db|DE2_Media_Computer.(456).cnf
db|DE2_Media_Computer.(456).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
# storage
db|DE2_Media_Computer.(457).cnf
db|DE2_Media_Computer.(457).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
# storage
db|DE2_Media_Computer.(458).cnf
db|DE2_Media_Computer.(458).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
# storage
db|DE2_Media_Computer.(459).cnf
db|DE2_Media_Computer.(459).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder33
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
# storage
db|DE2_Media_Computer.(460).cnf
db|DE2_Media_Computer.(460).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
# storage
db|DE2_Media_Computer.(461).cnf
db|DE2_Media_Computer.(461).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
# storage
db|DE2_Media_Computer.(462).cnf
db|DE2_Media_Computer.(462).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
# storage
db|DE2_Media_Computer.(463).cnf
db|DE2_Media_Computer.(463).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(464).cnf
db|DE2_Media_Computer.(464).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_voh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(465).cnf
db|DE2_Media_Computer.(465).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_lre
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(466).cnf
db|DE2_Media_Computer.(466).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_nqe
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(467).cnf
db|DE2_Media_Computer.(467).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_unh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(468).cnf
db|DE2_Media_Computer.(468).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_ugh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
add_sub
-1
3
aclr
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(469).cnf
db|DE2_Media_Computer.(469).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(470).cnf
db|DE2_Media_Computer.(470).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(471).cnf
db|DE2_Media_Computer.(471).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_taf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(472).cnf
db|DE2_Media_Computer.(472).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_6jf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
dataa
-1
3
datab
-1
1
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(473).cnf
db|DE2_Media_Computer.(473).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_aag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single
# storage
db|DE2_Media_Computer.(474).cnf
db|DE2_Media_Computer.(474).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_vhf
# storage
db|DE2_Media_Computer.(475).cnf
db|DE2_Media_Computer.(475).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(476).cnf
db|DE2_Media_Computer.(476).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(477).cnf
db|DE2_Media_Computer.(477).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
# storage
db|DE2_Media_Computer.(478).cnf
db|DE2_Media_Computer.(478).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_mke
# storage
db|DE2_Media_Computer.(479).cnf
db|DE2_Media_Computer.(479).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(480).cnf
db|DE2_Media_Computer.(480).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_saf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(481).cnf
db|DE2_Media_Computer.(481).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(482).cnf
db|DE2_Media_Computer.(482).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_2jh
# storage
db|DE2_Media_Computer.(483).cnf
db|DE2_Media_Computer.(483).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(484).cnf
db|DE2_Media_Computer.(484).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_69i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(485).cnf
db|DE2_Media_Computer.(485).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(486).cnf
db|DE2_Media_Computer.(486).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_rle
# storage
db|DE2_Media_Computer.(487).cnf
db|DE2_Media_Computer.(487).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(488).cnf
db|DE2_Media_Computer.(488).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_vbf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(489).cnf
db|DE2_Media_Computer.(489).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(490).cnf
db|DE2_Media_Computer.(490).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_srt_block_int_02n
# storage
db|DE2_Media_Computer.(491).cnf
db|DE2_Media_Computer.(491).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_pke
# storage
db|DE2_Media_Computer.(492).cnf
db|DE2_Media_Computer.(492).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(493).cnf
db|DE2_Media_Computer.(493).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_uaf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(494).cnf
db|DE2_Media_Computer.(494).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(495).cnf
db|DE2_Media_Computer.(495).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_altfp_div_csa_qle
# storage
db|DE2_Media_Computer.(496).cnf
db|DE2_Media_Computer.(496).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(497).cnf
db|DE2_Media_Computer.(497).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(498).cnf
db|DE2_Media_Computer.(498).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(499).cnf
db|DE2_Media_Computer.(499).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_joc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
muxlut.inc
301e88484af1e8d67bcd099bb975882
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_qds_block_mab
# storage
db|DE2_Media_Computer.(500).cnf
db|DE2_Media_Computer.(500).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(501).cnf
db|DE2_Media_Computer.(501).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ndg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
aleb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(502).cnf
db|DE2_Media_Computer.(502).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_1qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
muxlut.inc
301e88484af1e8d67bcd099bb975882
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
fpoint_hw_qsys_div_single_srt_block_int_84n
# storage
db|DE2_Media_Computer.(503).cnf
db|DE2_Media_Computer.(503).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_qds_block_ls9
# storage
db|DE2_Media_Computer.(504).cnf
db|DE2_Media_Computer.(504).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
fpoint_hw_qsys_div_single_srt_block_int_fum
# storage
db|DE2_Media_Computer.(505).cnf
db|DE2_Media_Computer.(505).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|ip|altera|nios2_ip|altera_nios_custom_instr_floating_point_qsys|fpoint_hw_qsys.v
55531bf8efe528fce6a8b66d3587b7ea
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(506).cnf
db|DE2_Media_Computer.(506).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
27
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_loc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
muxlut.inc
301e88484af1e8d67bcd099bb975882
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(507).cnf
db|DE2_Media_Computer.(507).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_bnf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
overflow
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(508).cnf
db|DE2_Media_Computer.(508).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_8cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(509).cnf
db|DE2_Media_Computer.(509).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_7cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(510).cnf
db|DE2_Media_Computer.(510).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_9cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
agb
-1
3
aeb
-1
3
dataa
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(511).cnf
db|DE2_Media_Computer.(511).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_55g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(512).cnf
db|DE2_Media_Computer.(512).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ccg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(513).cnf
db|DE2_Media_Computer.(513).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_a5g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(514).cnf
db|DE2_Media_Computer.(514).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
20000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
-3000
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(515).cnf
db|DE2_Media_Computer.(515).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
37037
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
14
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
31
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(516).cnf
db|DE2_Media_Computer.(516).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1n21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|DE2_Media_Computer.(517).cnf
db|DE2_Media_Computer.(517).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(518).cnf
db|DE2_Media_Computer.(518).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
256
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
8
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_tr31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(519).cnf
db|DE2_Media_Computer.(519).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_pu31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(520).cnf
db|DE2_Media_Computer.(520).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4272
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(521).cnf
db|DE2_Media_Computer.(521).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
altera_up_video_char_mode_rom_128.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e5i1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
data_a
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|DE2_Media_Computer.(522).cnf
db|DE2_Media_Computer.(522).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_hpj1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
}
# include_file {
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(523).cnf
db|DE2_Media_Computer.(523).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
10
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
96
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
32
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_vv91
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|DE2_Media_Computer.(524).cnf
db|DE2_Media_Computer.(524).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE2_Media_Computer.(525).cnf
db|DE2_Media_Computer.(525).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE2_Media_Computer.(526).cnf
db|DE2_Media_Computer.(526).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(527).cnf
db|DE2_Media_Computer.(527).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
3
PARAMETER_UNKNOWN
USR
WIDTH
49
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_f1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps48
-1
3
taps47
-1
3
taps46
-1
3
taps45
-1
3
taps44
-1
3
taps43
-1
3
taps42
-1
3
taps41
-1
3
taps40
-1
3
taps4
-1
3
taps39
-1
3
taps38
-1
3
taps37
-1
3
taps36
-1
3
taps35
-1
3
taps34
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin48
-1
3
shiftin47
-1
3
shiftin46
-1
3
shiftin45
-1
3
shiftin44
-1
3
shiftin43
-1
3
shiftin42
-1
3
shiftin41
-1
3
shiftin40
-1
3
shiftin4
-1
3
shiftin39
-1
3
shiftin38
-1
3
shiftin37
-1
3
shiftin36
-1
3
shiftin35
-1
3
shiftin34
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(528).cnf
db|DE2_Media_Computer.(528).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
6
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_rvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(529).cnf
db|DE2_Media_Computer.(529).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_tvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(530).cnf
db|DE2_Media_Computer.(530).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
10
PARAMETER_UNKNOWN
USR
WIDTH
4
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_41n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(531).cnf
db|DE2_Media_Computer.(531).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
12
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_51n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(532).cnf
db|DE2_Media_Computer.(532).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
14
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_71n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(533).cnf
db|DE2_Media_Computer.(533).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
16
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_91n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(534).cnf
db|DE2_Media_Computer.(534).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
18
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_b1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(535).cnf
db|DE2_Media_Computer.(535).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
20
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_61n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(536).cnf
db|DE2_Media_Computer.(536).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
22
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_81n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(537).cnf
db|DE2_Media_Computer.(537).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
24
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_a1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(538).cnf
db|DE2_Media_Computer.(538).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
29
PARAMETER_UNKNOWN
USR
WIDTH
9
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_j1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(539).cnf
db|DE2_Media_Computer.(539).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
32
PARAMETER_UNKNOWN
USR
WIDTH
7
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_c1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(540).cnf
db|DE2_Media_Computer.(540).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
30
PARAMETER_UNKNOWN
USR
WIDTH
2
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_d1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(541).cnf
db|DE2_Media_Computer.(541).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_8ri
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(542).cnf
db|DE2_Media_Computer.(542).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
18
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_UNKNOWN
DEF
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_e8n
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
sum
-1
1
clock
-1
1
aclr
-1
1
clken
-1
2
}
# include_file {
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(543).cnf
db|DE2_Media_Computer.(543).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_5041
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(544).cnf
db|DE2_Media_Computer.(544).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_qed1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(545).cnf
db|DE2_Media_Computer.(545).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_41g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(546).cnf
db|DE2_Media_Computer.(546).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(547).cnf
db|DE2_Media_Computer.(547).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(548).cnf
db|DE2_Media_Computer.(548).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(549).cnf
db|DE2_Media_Computer.(549).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_6cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(550).cnf
db|DE2_Media_Computer.(550).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t072
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(551).cnf
db|DE2_Media_Computer.(551).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e502
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_Media_Computer.(552).cnf
db|DE2_Media_Computer.(552).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|DE2_Media_Computer.(553).cnf
db|DE2_Media_Computer.(553).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|DE2_Media_Computer.(554).cnf
db|DE2_Media_Computer.(554).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(555).cnf
db|DE2_Media_Computer.(555).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_fjd
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(556).cnf
db|DE2_Media_Computer.(556).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r3c
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(557).cnf
db|DE2_Media_Computer.(557).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_egg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(558).cnf
db|DE2_Media_Computer.(558).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_7pb
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(559).cnf
db|DE2_Media_Computer.(559).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
48
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
5
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_5ft
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(560).cnf
db|DE2_Media_Computer.(560).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_voh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(561).cnf
db|DE2_Media_Computer.(561).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_lre
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(562).cnf
db|DE2_Media_Computer.(562).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_nqe
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(563).cnf
db|DE2_Media_Computer.(563).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_unh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(564).cnf
db|DE2_Media_Computer.(564).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_ugh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
add_sub
-1
3
aclr
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(565).cnf
db|DE2_Media_Computer.(565).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(566).cnf
db|DE2_Media_Computer.(566).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(567).cnf
db|DE2_Media_Computer.(567).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_taf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(568).cnf
db|DE2_Media_Computer.(568).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_6jf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
dataa
-1
3
datab
-1
1
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(569).cnf
db|DE2_Media_Computer.(569).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_aag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(570).cnf
db|DE2_Media_Computer.(570).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(571).cnf
db|DE2_Media_Computer.(571).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(572).cnf
db|DE2_Media_Computer.(572).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_saf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(573).cnf
db|DE2_Media_Computer.(573).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(574).cnf
db|DE2_Media_Computer.(574).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(575).cnf
db|DE2_Media_Computer.(575).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_69i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(576).cnf
db|DE2_Media_Computer.(576).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(577).cnf
db|DE2_Media_Computer.(577).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(578).cnf
db|DE2_Media_Computer.(578).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_vbf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(579).cnf
db|DE2_Media_Computer.(579).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(580).cnf
db|DE2_Media_Computer.(580).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(581).cnf
db|DE2_Media_Computer.(581).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_uaf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(582).cnf
db|DE2_Media_Computer.(582).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(583).cnf
db|DE2_Media_Computer.(583).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(584).cnf
db|DE2_Media_Computer.(584).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(585).cnf
db|DE2_Media_Computer.(585).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(586).cnf
db|DE2_Media_Computer.(586).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_joc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
muxlut.inc
301e88484af1e8d67bcd099bb975882
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(587).cnf
db|DE2_Media_Computer.(587).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ndg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
aleb
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(588).cnf
db|DE2_Media_Computer.(588).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_1qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
muxlut.inc
301e88484af1e8d67bcd099bb975882
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(589).cnf
db|DE2_Media_Computer.(589).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
27
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_loc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
muxlut.inc
301e88484af1e8d67bcd099bb975882
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(590).cnf
db|DE2_Media_Computer.(590).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_bnf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
overflow
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(591).cnf
db|DE2_Media_Computer.(591).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_8cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(592).cnf
db|DE2_Media_Computer.(592).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_7cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(593).cnf
db|DE2_Media_Computer.(593).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_9cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
agb
-1
3
aeb
-1
3
dataa
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(594).cnf
db|DE2_Media_Computer.(594).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_55g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(595).cnf
db|DE2_Media_Computer.(595).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ccg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(596).cnf
db|DE2_Media_Computer.(596).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_a5g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(597).cnf
db|DE2_Media_Computer.(597).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
20000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
-3000
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(598).cnf
db|DE2_Media_Computer.(598).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
37037
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
14
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
31
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(599).cnf
db|DE2_Media_Computer.(599).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1n21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|DE2_Media_Computer.(600).cnf
db|DE2_Media_Computer.(600).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(601).cnf
db|DE2_Media_Computer.(601).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
256
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
8
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_tr31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(602).cnf
db|DE2_Media_Computer.(602).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_pu31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(603).cnf
db|DE2_Media_Computer.(603).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4272
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(604).cnf
db|DE2_Media_Computer.(604).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
altera_up_video_char_mode_rom_128.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e5i1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
data_a
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|DE2_Media_Computer.(605).cnf
db|DE2_Media_Computer.(605).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_hpj1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
}
# include_file {
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(606).cnf
db|DE2_Media_Computer.(606).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
10
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
96
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
32
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_vv91
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|DE2_Media_Computer.(607).cnf
db|DE2_Media_Computer.(607).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE2_Media_Computer.(608).cnf
db|DE2_Media_Computer.(608).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE2_Media_Computer.(609).cnf
db|DE2_Media_Computer.(609).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(610).cnf
db|DE2_Media_Computer.(610).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
3
PARAMETER_UNKNOWN
USR
WIDTH
49
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_f1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps48
-1
3
taps47
-1
3
taps46
-1
3
taps45
-1
3
taps44
-1
3
taps43
-1
3
taps42
-1
3
taps41
-1
3
taps40
-1
3
taps4
-1
3
taps39
-1
3
taps38
-1
3
taps37
-1
3
taps36
-1
3
taps35
-1
3
taps34
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin48
-1
3
shiftin47
-1
3
shiftin46
-1
3
shiftin45
-1
3
shiftin44
-1
3
shiftin43
-1
3
shiftin42
-1
3
shiftin41
-1
3
shiftin40
-1
3
shiftin4
-1
3
shiftin39
-1
3
shiftin38
-1
3
shiftin37
-1
3
shiftin36
-1
3
shiftin35
-1
3
shiftin34
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(611).cnf
db|DE2_Media_Computer.(611).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
6
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_rvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(612).cnf
db|DE2_Media_Computer.(612).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_tvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(613).cnf
db|DE2_Media_Computer.(613).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
10
PARAMETER_UNKNOWN
USR
WIDTH
4
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_41n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(614).cnf
db|DE2_Media_Computer.(614).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
12
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_51n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(615).cnf
db|DE2_Media_Computer.(615).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
14
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_71n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(616).cnf
db|DE2_Media_Computer.(616).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
16
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_91n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(617).cnf
db|DE2_Media_Computer.(617).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
18
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_b1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(618).cnf
db|DE2_Media_Computer.(618).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
20
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_61n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(619).cnf
db|DE2_Media_Computer.(619).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
22
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_81n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(620).cnf
db|DE2_Media_Computer.(620).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
24
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_a1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(621).cnf
db|DE2_Media_Computer.(621).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
29
PARAMETER_UNKNOWN
USR
WIDTH
9
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_j1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(622).cnf
db|DE2_Media_Computer.(622).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
32
PARAMETER_UNKNOWN
USR
WIDTH
7
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_c1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(623).cnf
db|DE2_Media_Computer.(623).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
30
PARAMETER_UNKNOWN
USR
WIDTH
2
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_d1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(624).cnf
db|DE2_Media_Computer.(624).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_8ri
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
DE2_Media_Computer
# storage
db|DE2_Media_Computer.(0).cnf
db|DE2_Media_Computer.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_media_computer.v
ff298fb42e459027a0f594ae1f22987
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(625).cnf
db|DE2_Media_Computer.(625).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
18
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_UNKNOWN
DEF
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_e8n
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
sum
-1
1
clock
-1
1
aclr
-1
1
clken
-1
2
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_alpha
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_alpha
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_alpha
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha
nios_system:NiosII|Alpha_Blending:the_Alpha_Blending|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(626).cnf
db|DE2_Media_Computer.(626).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_5041
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
nios_system:NiosII|Audio:the_Audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
nios_system:NiosII|Audio:the_Audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(627).cnf
db|DE2_Media_Computer.(627).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_qed1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(628).cnf
db|DE2_Media_Computer.(628).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_41g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(629).cnf
db|DE2_Media_Computer.(629).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(630).cnf
db|DE2_Media_Computer.(630).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4nf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(631).cnf
db|DE2_Media_Computer.(631).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_Media_Computer.(632).cnf
db|DE2_Media_Computer.(632).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_6cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(633).cnf
db|DE2_Media_Computer.(633).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
CPU_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t072
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(634).cnf
db|DE2_Media_Computer.(634).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e502
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_Media_Computer.(635).cnf
db|DE2_Media_Computer.(635).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
nios_system:NiosII|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|DE2_Media_Computer.(636).cnf
db|DE2_Media_Computer.(636).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|DE2_Media_Computer.(637).cnf
db|DE2_Media_Computer.(637).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# hierarchies {
nios_system:NiosII|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(638).cnf
db|DE2_Media_Computer.(638).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_fjd
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(639).cnf
db|DE2_Media_Computer.(639).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r3c
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(640).cnf
db|DE2_Media_Computer.(640).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_egg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(641).cnf
db|DE2_Media_Computer.(641).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_7pb
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE2_Media_Computer.(642).cnf
db|DE2_Media_Computer.(642).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mult.tdf
ad713db1554469de13479341883f3dfd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
48
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
5
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_5ft
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
lpm_mult.tdf
ad713db1554469de13479341883f3dfd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(643).cnf
db|DE2_Media_Computer.(643).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_voh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(644).cnf
db|DE2_Media_Computer.(644).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_lre
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(645).cnf
db|DE2_Media_Computer.(645).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_nqe
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(646).cnf
db|DE2_Media_Computer.(646).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_unh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(647).cnf
db|DE2_Media_Computer.(647).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_ugh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
add_sub
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(648).cnf
db|DE2_Media_Computer.(648).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(649).cnf
db|DE2_Media_Computer.(649).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_32h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(650).cnf
db|DE2_Media_Computer.(650).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_taf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(651).cnf
db|DE2_Media_Computer.(651).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_6jf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
dataa
-1
3
datab
-1
1
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(652).cnf
db|DE2_Media_Computer.(652).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_aag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(653).cnf
db|DE2_Media_Computer.(653).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(654).cnf
db|DE2_Media_Computer.(654).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_mlf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_upper1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(655).cnf
db|DE2_Media_Computer.(655).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_saf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(656).cnf
db|DE2_Media_Computer.(656).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(657).cnf
db|DE2_Media_Computer.(657).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_r6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(658).cnf
db|DE2_Media_Computer.(658).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_69i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(659).cnf
db|DE2_Media_Computer.(659).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(660).cnf
db|DE2_Media_Computer.(660).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_55i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(661).cnf
db|DE2_Media_Computer.(661).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_vbf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(662).cnf
db|DE2_Media_Computer.(662).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_upper0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(663).cnf
db|DE2_Media_Computer.(663).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_upper1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(664).cnf
db|DE2_Media_Computer.(664).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_uaf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cout
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_lower
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_lower
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(665).cnf
db|DE2_Media_Computer.(665).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_upper0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(666).cnf
db|DE2_Media_Computer.(666).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s6f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa30|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_upper1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(667).cnf
db|DE2_Media_Computer.(667).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_upper0
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_upper0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(668).cnf
db|DE2_Media_Computer.(668).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_t7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
cin
-1
2
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_upper1
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_upper1
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(669).cnf
db|DE2_Media_Computer.(669).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_joc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|lpm_mux:mux33
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|lpm_mux:mux44
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|lpm_mux:mux44
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(670).cnf
db|DE2_Media_Computer.(670).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ndg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
aleb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr35
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr36
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr37
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr38
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr46
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr47
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr48
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr49
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(671).cnf
db|DE2_Media_Computer.(671).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_1qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_mux:mux34
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_mux:mux45
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE2_Media_Computer.(672).cnf
db|DE2_Media_Computer.(672).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
27
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_loc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|lpm_mux:mux55
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(673).cnf
db|DE2_Media_Computer.(673).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_bnf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
overflow
-1
3
datab
-1
3
dataa
-1
3
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub10
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(674).cnf
db|DE2_Media_Computer.(674).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
14
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_8cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr2
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(675).cnf
db|DE2_Media_Computer.(675).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_7cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr3
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(676).cnf
db|DE2_Media_Computer.(676).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_9cg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
agb
-1
3
aeb
-1
3
dataa
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr4
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(677).cnf
db|DE2_Media_Computer.(677).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_55g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr5
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(678).cnf
db|DE2_Media_Computer.(678).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ccg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
aeb
-1
3
datab
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr6
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE2_Media_Computer.(679).cnf
db|DE2_Media_Computer.(679).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_a5g
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
ageb
-1
3
dataa
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|CPU_fpoint:the_CPU_fpoint|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_compare:cmpr7
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(680).cnf
db|DE2_Media_Computer.(680).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
20000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
-3000
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
}
# hierarchies {
nios_system:NiosII|External_Clocks:the_External_Clocks|altpll:DE_Clock_Generator_System
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE2_Media_Computer.(681).cnf
db|DE2_Media_Computer.(681).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
FAST
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
37037
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
USR
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
14
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
31
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
clkswitch
-1
1
areset
-1
1
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
altpll.tdf
452f627ba8b04372419df6af11f0325f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
}
# hierarchies {
nios_system:NiosII|External_Clocks:the_External_Clocks|altpll:DE_Clock_Generator_Audio
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(682).cnf
db|DE2_Media_Computer.(682).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1n21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_w:the_JTAG_UART_scfifo_w|scfifo:wfifo
nios_system:NiosII|JTAG_UART:the_JTAG_UART|JTAG_UART_scfifo_r:the_JTAG_UART_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|DE2_Media_Computer.(683).cnf
db|DE2_Media_Computer.(683).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
}
# hierarchies {
nios_system:NiosII|JTAG_UART:the_JTAG_UART|alt_jtag_atlantic:JTAG_UART_alt_jtag_atlantic
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(684).cnf
db|DE2_Media_Computer.(684).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
256
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
8
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_tr31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
nios_system:NiosII|PS2_Port:the_PS2_Port|scfifo:Incoming_Data_FIFO
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(685).cnf
db|DE2_Media_Computer.(685).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_pu31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
nios_system:NiosII|Serial_Port:the_Serial_Port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(686).cnf
db|DE2_Media_Computer.(686).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4272
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altsyncram:Char_Buffer_Memory
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_Media_Computer.(687).cnf
db|DE2_Media_Computer.(687).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
altera_up_video_char_mode_rom_128.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e5i1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
data_a
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
}
# hierarchies {
nios_system:NiosII|VGA_Char_Buffer:the_VGA_Char_Buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|DE2_Media_Computer.(688).cnf
db|DE2_Media_Computer.(688).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
5
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_hpj1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# hierarchies {
nios_system:NiosII|VGA_Dual_Clock_FIFO:the_VGA_Dual_Clock_FIFO|dcfifo:Data_FIFO
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_Media_Computer.(689).cnf
db|DE2_Media_Computer.(689).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
10
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
96
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
32
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_vv91
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
nios_system:NiosII|VGA_Pixel_Buffer:the_VGA_Pixel_Buffer|scfifo:Image_Buffer
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|DE2_Media_Computer.(690).cnf
db|DE2_Media_Computer.(690).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000110000000000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE2_Media_Computer.(691).cnf
db|DE2_Media_Computer.(691).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE2_Media_Computer.(692).cnf
db|DE2_Media_Computer.(692).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(693).cnf
db|DE2_Media_Computer.(693).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
3
PARAMETER_UNKNOWN
USR
WIDTH
49
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_f1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps48
-1
3
taps47
-1
3
taps46
-1
3
taps45
-1
3
taps44
-1
3
taps43
-1
3
taps42
-1
3
taps41
-1
3
taps40
-1
3
taps4
-1
3
taps39
-1
3
taps38
-1
3
taps37
-1
3
taps36
-1
3
taps35
-1
3
taps34
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin48
-1
3
shiftin47
-1
3
shiftin46
-1
3
shiftin45
-1
3
shiftin44
-1
3
shiftin43
-1
3
shiftin42
-1
3
shiftin41
-1
3
shiftin40
-1
3
shiftin4
-1
3
shiftin39
-1
3
shiftin38
-1
3
shiftin37
-1
3
shiftin36
-1
3
shiftin35
-1
3
shiftin34
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(694).cnf
db|DE2_Media_Computer.(694).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
6
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_rvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(695).cnf
db|DE2_Media_Computer.(695).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_tvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(696).cnf
db|DE2_Media_Computer.(696).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
10
PARAMETER_UNKNOWN
USR
WIDTH
4
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_41n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(697).cnf
db|DE2_Media_Computer.(697).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
12
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_51n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(698).cnf
db|DE2_Media_Computer.(698).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
14
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_71n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(699).cnf
db|DE2_Media_Computer.(699).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
16
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_91n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(700).cnf
db|DE2_Media_Computer.(700).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
18
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_b1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(701).cnf
db|DE2_Media_Computer.(701).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
20
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_61n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(702).cnf
db|DE2_Media_Computer.(702).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
22
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_81n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(703).cnf
db|DE2_Media_Computer.(703).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
24
PARAMETER_UNKNOWN
USR
WIDTH
3
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_a1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(704).cnf
db|DE2_Media_Computer.(704).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
29
PARAMETER_UNKNOWN
USR
WIDTH
9
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_j1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(705).cnf
db|DE2_Media_Computer.(705).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
32
PARAMETER_UNKNOWN
USR
WIDTH
7
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_c1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DE2_Media_Computer.(706).cnf
db|DE2_Media_Computer.(706).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
30
PARAMETER_UNKNOWN
USR
WIDTH
2
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_d1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_Media_Computer.(707).cnf
db|DE2_Media_Computer.(707).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_8ri
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
}
# macro_sequence

# end
# complete
