#ifndef QSPICOMMON_H
#define QSPICOMMON_H
/*
 * QSPI tools that are used to flash the QSPI,
 * used in: MEGAFLASH and derivates
 */

/*
 * Compile time options:
 *
 * Hardware releated:
 *   STANDALONE         - build standalone version instead of CORE-integrated version
 *                        sets slot size based on detected hardware
 *   A100T              - FPGA model A100T with 4MB slot size
 *                        sets slot size to 4MB
 *                        sets TAB_FOR_MENU
 *   A200T              - FPGA model A200T with 8MB slot size
 *                        sets slot size to 8MB
 *   TAB_FOR_MENU       - allow TAB key to enter MENU (default: NO SCROLL only)
 *
 * QSPI Verbosity & Debugging:
 *   QSPI_VERBOSE       - more verbose QSPI probing output (not inteded for CORE inclusion)
 *   QSPI_DEBUG         - even more output and debug testing (implies QSPI_VERBOSE)
 *
 * QSPI Options:
 *   QSPI_FLASH_SLOT0   - allow flashing of slot 0
 *   QSPI_ERASE_ZERO    - allow erasing of slot 0
 *   QSPI_FLASH_INSPECT - enable flash inspector tool
 *   FIRMWARE_UPGRADE   - this removes file selection from slot 0 flashing,
 *                        just uses UPGRADE0.COR instead
 *
 * Control scheme:
 *   WITH_JOYSTICK      - enable joystick navigation in file selector
 *
 */

#include <stdint.h>

#ifdef QSPI_DEBUG
#ifndef QSPI_VERBOSE
#define QSPI_VERBOSE 1
#endif
#endif

extern uint8_t SLOT_MB;
extern uint8_t SLOT_SIZE_PAGE_MAX;
extern uint32_t SLOT_SIZE;

extern uint8_t hw_model_id;
extern char *hw_model_name;
extern unsigned char slot_count;

extern unsigned char bash_bits;
extern unsigned int page_size;
extern unsigned char latency_code;
extern unsigned char reg_cr1;
extern unsigned char reg_sr1;
extern unsigned char reg_ppbl;
extern unsigned char reg_ppb;

extern unsigned char verboseProgram;

extern unsigned char manufacturer;
extern unsigned short device_id;
extern unsigned char cfi_data[512];
extern unsigned short cfi_length;
extern unsigned char flash_sector_bits;
extern unsigned char last_sector_num;
extern unsigned char sector_num;
extern unsigned int num_4k_sectors;

extern unsigned char data_buffer[512];

extern unsigned short mb;

extern unsigned char buffer[512];
extern unsigned char part[256];

// extern short i, x, y, z;
// extern unsigned long addr, addr_len;

int8_t probe_hardware_version(void);
unsigned char probe_qspi_flash(void);
void flash_inspector(void);

void read_registers(void);
void query_flash_protection(unsigned long addr_in_sector);
void fetch_rdid(void);
void flash_reset(void);
unsigned char check_input(char *m, uint8_t case_sensitive);
void unprotect_flash(unsigned long addr_in_sector);
unsigned char verify_data_in_place(unsigned long start_address);
void progress_bar(unsigned int add_pages, char *action);
void read_data(unsigned long start_address);
void program_page(unsigned long start_address, unsigned int page_size);
void erase_some_sectors(unsigned long end_addr, unsigned char progress);
void erase_sector(unsigned long address_in_sector);
unsigned char flash_region_differs(unsigned long attic_addr, unsigned long flash_addr, long size);
void enable_quad_mode(void);
char *get_model_name(uint8_t model_id);

void spi_clock_low(void);
void spi_clock_high(void);
void spi_cs_low(void);
void spi_cs_high(void);
unsigned char read_joystick_input(void);
void delay(void);
void spi_tx_byte(unsigned char b);
unsigned char qspi_rx_byte(void);
unsigned char spi_rx_byte(void);
void read_sr1(void);
void read_ppb_for_sector(unsigned long sector_start);
void read_ppbl(void);
void spi_write_enable(void);
void spi_clear_sr1(void);
void spi_write_disable(void);

// #define DEBUG_BITBASH(x) { printf("@%d:%02x",__LINE__,x); }
#define DEBUG_BITBASH(x)

/*
  $D6C8-B = address for FPGA to boot from in flash
  $D6CF = trigger address for FPGA reconfiguration: Write $42 to trigger

  $D6CC.0 = data bit 0 / SI (serial input)
  $D6CC.1 = data bit 1 / SO (serial output)
  $D6CC.2 = data bit 2 / WP# (write protect)
  $D6CC.3 = data bit 3 / HOLD#
  $D6CC.4 = tri-state SI only (to enable single bit SPI communications)
  $D6CC.5 = clock
  $D6CC.6 = CS#
  $D6CC.7 = data bits DDR (all 4 bits at once)
*/
#define BITBASH_PORT 0xD6CCU

/*
  $D6CD.0 = clock free run if set, or under bitbash control when 0
  $D6CD.1 = alternate control of clock pin
*/
#define CLOCKCTL_PORT 0xD6CDU

/*
 * QSPI Flash Buffer Address
 */
#define QSPI_FLASH_BUFFER 0xFFD6E00L

#endif /* QSPICOMMON_H */
