-- VHDL Entity SineInterpolator_test.sineGen_tester.interface
--
-- Created:
--          by - oliver.gubler.UNKNOWN (WE5370)
--          at - 17:03:01 16.02.2018
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2015.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY sineGen_tester IS
   GENERIC( 
      phaseBitNb  : positive;
      signalBitNb : positive
   );
   PORT( 
      sawtooth : IN     unsigned (signalBitNb-1 DOWNTO 0);
      sine     : IN     unsigned (signalBitNb-1 DOWNTO 0);
      square   : IN     unsigned (signalBitNb-1 DOWNTO 0);
      triangle : IN     unsigned (signalBitNb-1 DOWNTO 0);
      clock    : OUT    std_ulogic;
      reset    : OUT    std_ulogic;
      step     : OUT    unsigned (phaseBitNb-1 DOWNTO 0)
   );

-- Declarations

END sineGen_tester ;

