timestamp=1607312882592

[~A]
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/LED_Lights/LED_Test/LEDLight.v=0*354*864
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/LED_Lights/LED_Test/LED_Test.v=0*1888*2494
LastVerilogToplevel=testLed
ModifyID=2
Version=74

[$root]
A/$root=22|||1*1267
BinI32/$root=3*678
SLP=3*782
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|c73a565f2ade592f8ac1c68f484c9216a2ced43253c83b998e2beb20259960d3

[LED]
A/LED=22|./../LEDLight.v|18|1*374
BinI32/LED=3*172
R=./../LEDLight.v|18
SLP=3*530
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|bcf6bb8e1ef842b1772cb0a81ed1fd647f72828cdd6a417cfa43d4fc09102607

[testLed]
A/testLed=22|./../LED_Test.v|3|1*1641
BinI32/testLed=3*850
R=./../LED_Test.v|3
SLP=3*1405
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|b10e30d94e229287f899ddf0e4d9d76426527262ddaa47cb266f3a3c4d9b973ada05d4386566a3ba044d968a091fef35

[~MFT]
0=4|0work.mgf|2494|0
1=3|1work.mgf|1641|374
3=6|3work.mgf|1405|172

[~U]
$root=12|0*1543|
LED=12|0*166||0x10
testLed=12|0*1725||0x10
