Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Aug  1 19:12:05 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toptest_timing_summary_routed.rpt -pb toptest_timing_summary_routed.pb -rpx toptest_timing_summary_routed.rpx -warn_on_violation
| Design       : toptest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.782        0.000                      0                  193        0.121        0.000                      0                  193        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.782        0.000                      0                  193        0.121        0.000                      0                  193        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.952ns (20.550%)  route 3.681ns (79.450%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.661     9.777    top/outcnt[9]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  top/outcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  top/outcnt_reg[7]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_R)       -0.524    14.559    top/outcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.952ns (20.550%)  route 3.681ns (79.450%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.661     9.777    top/outcnt[9]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  top/outcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  top/outcnt_reg[8]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_R)       -0.524    14.559    top/outcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.952ns (20.550%)  route 3.681ns (79.450%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.661     9.777    top/outcnt[9]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  top/outcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  top/outcnt_reg[9]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y87         FDRE (Setup_fdre_C_R)       -0.524    14.559    top/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outen_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.952ns (20.550%)  route 3.681ns (79.450%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.661     9.777    top/outcnt[9]_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  top/outen_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  top/outen_reg/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    top/outen_reg
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.952ns (21.218%)  route 3.535ns (78.782%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.516     9.631    top/outcnt[9]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  top/outcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504    14.845    top/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  top/outcnt_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524    14.558    top/outcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.179%)  route 3.543ns (78.821%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.524     9.639    top/outcnt[9]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  top/outcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  top/outcnt_reg[3]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    top/outcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.179%)  route 3.543ns (78.821%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.524     9.639    top/outcnt[9]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  top/outcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  top/outcnt_reg[5]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    top/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.179%)  route 3.543ns (78.821%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.524     9.639    top/outcnt[9]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  top/outcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.505    14.846    top/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  top/outcnt_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    14.654    top/outcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.261%)  route 3.526ns (78.739%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.506     9.622    top/outcnt[9]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  top/outcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504    14.845    top/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  top/outcnt_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    top/outcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 top/delcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.261%)  route 3.526ns (78.739%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    top/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  top/delcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  top/delcnt_reg[4]/Q
                         net (fo=2, routed)           1.001     6.601    top/delcnt_reg[4]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  top/outcnt[7]_i_6/O
                         net (fo=2, routed)           0.816     7.541    top/outcnt[7]_i_6_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  top/outcnt[9]_i_9/O
                         net (fo=1, routed)           0.570     8.235    top/outcnt[9]_i_9_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  top/outcnt[9]_i_5/O
                         net (fo=10, routed)          0.632     8.991    top/outtogg
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  top/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.506     9.622    top/outcnt[9]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  top/outcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504    14.845    top/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  top/outcnt_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    top/outcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top/hist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/obstreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.440    top/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  top/hist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  top/hist_reg[1]/Q
                         net (fo=3, routed)           0.068     1.649    top/led_OBUF[1]
    SLICE_X54Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.694 r  top/obstreg_i_1/O
                         net (fo=1, routed)           0.000     1.694    top/obstreg_i_1_n_0
    SLICE_X54Y20         FDRE                                         r  top/obstreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     1.953    top/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  top/obstreg_reg/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.120     1.573    top/obstreg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/countf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.312%)  route 0.123ns (46.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.585     1.468    top/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  top/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  top/count_reg[19]/Q
                         net (fo=4, routed)           0.123     1.733    top/count_reg[19]
    SLICE_X64Y21         FDRE                                         r  top/countf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    top/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  top/countf_reg[13]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.063     1.545    top/countf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/countf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.585     1.468    top/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  top/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  top/count_reg[12]/Q
                         net (fo=4, routed)           0.122     1.732    top/count_reg[12]
    SLICE_X64Y20         FDRE                                         r  top/countf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.982    top/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  top/countf_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.060     1.543    top/countf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 top/hist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.440    top/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  top/hist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  top/hist_reg[1]/Q
                         net (fo=3, routed)           0.124     1.705    top/led_OBUF[1]
    SLICE_X55Y20         FDRE                                         r  top/hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     1.953    top/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  top/hist_reg[0]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.070     1.510    top/hist_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 top/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/countf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.200%)  route 0.124ns (46.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.585     1.468    top/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  top/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  top/count_reg[14]/Q
                         net (fo=4, routed)           0.124     1.733    top/count_reg[14]
    SLICE_X64Y21         FDRE                                         r  top/countf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    top/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  top/countf_reg[8]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.053     1.535    top/countf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 top/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/countf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.329%)  route 0.145ns (50.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    top/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  top/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  top/count_reg[6]/Q
                         net (fo=4, routed)           0.145     1.756    top/count_reg[6]
    SLICE_X62Y20         FDRE                                         r  top/countf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.982    top/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  top/countf_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.070     1.553    top/countf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/countf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.746%)  route 0.148ns (51.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    top/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  top/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  top/count_reg[7]/Q
                         net (fo=5, routed)           0.148     1.759    top/count_reg[7]
    SLICE_X62Y20         FDRE                                         r  top/countf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.982    top/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  top/countf_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.072     1.555    top/countf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top/hist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hist_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.786%)  route 0.130ns (44.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.440    top/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  top/hist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  top/hist_reg[3]/Q
                         net (fo=3, routed)           0.130     1.734    top/led_OBUF[3]
    SLICE_X55Y20         FDRE                                         r  top/hist_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     1.953    top/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  top/hist_reg[2]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.072     1.525    top/hist_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/outcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.987%)  route 0.159ns (46.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    top/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  top/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  top/outcnt_reg[1]/Q
                         net (fo=8, routed)           0.159     1.772    top/outcnt_reg_n_0_[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  top/outcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    top/outcnt[0]
    SLICE_X64Y86         FDRE                                         r  top/outcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    top/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  top/outcnt_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120     1.607    top/outcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 top/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/countf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.238%)  route 0.164ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.585     1.468    top/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  top/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  top/count_reg[18]/Q
                         net (fo=4, routed)           0.164     1.773    top/count_reg[18]
    SLICE_X64Y21         FDRE                                         r  top/countf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    top/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  top/countf_reg[12]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.076     1.558    top/countf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Useven_seg/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   Useven_seg/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   Useven_seg/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Useven_seg/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Useven_seg/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Useven_seg/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Useven_seg/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   Useven_seg/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   Useven_seg/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   top/delcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   top/delcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   top/delcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   top/delcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   top/delcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   top/delcnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   top/delcnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   top/delcnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   top/outcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   top/outcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Useven_seg/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   Useven_seg/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   Useven_seg/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Useven_seg/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Useven_seg/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Useven_seg/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Useven_seg/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Useven_seg/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Useven_seg/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Useven_seg/count_reg[1]/C



