INFO-FLOW: Workspace /home/ubuntu/falconlab/hls_ip/solution1 opened at Mon Mar 04 11:07:46 EST 2024
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 10.3 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 10.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     send_msg_by_id done; 0.12 sec.
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 10.44 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
Execute   source ./hls_ip/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
Execute     set_directive_top -name keygen keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name keygen keygen 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 446.777 MB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/vrfy.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/vrfy.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.c.clang.err.log 
Command       ap_eval done; 0.37 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.14 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.2 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.14 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.pp.0.c.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/sign.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/sign.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.17 sec.
Command       clang_tidy done; 0.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.pp.0.c.clang.err.log 
Command       ap_eval done; 0.13 sec.
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/shake.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/shake.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/rng.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/rng.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.c.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.12 sec.
Command       clang_tidy done; 0.15 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/keygen.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/keygen.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.16 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.26 sec.
Command       clang_tidy done; 0.52 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../FalconHLS/code_hls/keygen.c 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.pp.0.c.clang.err.log 
Command       ap_eval done; 0.16 sec.
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/fpr.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/fpr.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/fft.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/fft.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.c.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.2 sec.
Command       clang_tidy done; 0.31 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 ../FalconHLS/code_hls/fft.c 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.pp.0.c.clang.err.log 
Command       ap_eval done; 0.16 sec.
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/common.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/common.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.c.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.12 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.pp.0.c.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../FalconHLS/code_hls/codec.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../FalconHLS/code_hls/codec.c -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top keygen -name=keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Command       clang_tidy done; 0.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.pp.0.c.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.2 seconds. CPU system time: 3.22 seconds. Elapsed time: 8.63 seconds; current allocated memory: 449.672 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.g.bc" "/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vrfy.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/sign.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/shake.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/rng.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fft.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/common.g.bc /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/codec.g.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.63 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.63 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=keygen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=keygen -reflow-float-conversion -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.4 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.4 sec.
Execute       run_link_or_opt -out /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=keygen 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=keygen -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=keygen -mllvm -hls-db-dir -mllvm /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 21.16 sec.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.24 seconds. CPU system time: 18.19 seconds. Elapsed time: 26.06 seconds; current allocated memory: 452.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 452.488 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top keygen -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.78 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.81 seconds; current allocated memory: 482.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
Command         transform done; 0.59 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 514.109 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
Command         transform done; 2.91 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
Command         transform done; 1.37 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.85 seconds. CPU system time: 0 seconds. Elapsed time: 4.28 seconds; current allocated memory: 578.586 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 3.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.65 seconds. CPU system time: 0 seconds. Elapsed time: 3.97 seconds; current allocated memory: 910.809 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.8 sec.
Command     elaborate done; 44.53 sec.
Execute     ap_eval exec zip -j /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
Execute       ap_set_top_model keygen 
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
Command       ap_set_top_model done; 0.11 sec.
Execute       get_model_list keygen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model keygen 
Execute       preproc_iomode -model solve_NTRU 
Execute       preproc_iomode -model solve_NTRU_all.1 
Execute       preproc_iomode -model poly_sub_scaled_ntt.1 
Execute       preproc_iomode -model poly_sub_scaled.1 
Execute       preproc_iomode -model zint_bezout.1 
Execute       preproc_iomode -model zint_co_reduce_mod.1 
Execute       preproc_iomode -model make_fg.1 
Execute       preproc_iomode -model make_fg_step.1 
Execute       preproc_iomode -model poly_mul_fft.1 
Execute       preproc_iomode -model poly_big_to_fp.1 
Execute       preproc_iomode -model zint_rebuild_CRT.1 
Execute       preproc_iomode -model zint_mod_small_signed.1 
Execute       preproc_iomode -model fpr_rint 
Execute       preproc_iomode -model iFFT.1 
Execute       preproc_iomode -model FFT.1 
Execute       preproc_iomode -model modp_iNTT2_ext.1 
Execute       preproc_iomode -model modp_NTT2_ext.1 
Execute       preproc_iomode -model modp_mkgm2.1 
Execute       preproc_iomode -model modp_montymul 
Execute       preproc_iomode -model compute_public.1 
Execute       preproc_iomode -model mq_montysqr 
Execute       preproc_iomode -model mq_NTT.1 
Execute       preproc_iomode -model mq_NTT 
Execute       preproc_iomode -model iFFT 
Execute       preproc_iomode -model FFT 
Execute       preproc_iomode -model fpr_of 
Execute       preproc_iomode -model poly_small_mkgauss 
Execute       preproc_iomode -model get_rng_u64.82.101 
Execute       preproc_iomode -model process_block.111.112 
Execute       get_model_list keygen -filter all-wo-channel 
INFO-FLOW: Model list for configure: process_block.111.112 get_rng_u64.82.101 poly_small_mkgauss fpr_of FFT iFFT mq_NTT mq_NTT.1 mq_montysqr compute_public.1 modp_montymul modp_mkgm2.1 modp_NTT2_ext.1 modp_iNTT2_ext.1 FFT.1 iFFT.1 fpr_rint zint_mod_small_signed.1 zint_rebuild_CRT.1 poly_big_to_fp.1 poly_mul_fft.1 make_fg_step.1 make_fg.1 zint_co_reduce_mod.1 zint_bezout.1 poly_sub_scaled.1 poly_sub_scaled_ntt.1 solve_NTRU_all.1 solve_NTRU keygen
INFO-FLOW: Configuring Module : process_block.111.112 ...
Execute       set_default_model process_block.111.112 
Execute       apply_spec_resource_limit process_block.111.112 
INFO-FLOW: Configuring Module : get_rng_u64.82.101 ...
Execute       set_default_model get_rng_u64.82.101 
Execute       apply_spec_resource_limit get_rng_u64.82.101 
INFO-FLOW: Configuring Module : poly_small_mkgauss ...
Execute       set_default_model poly_small_mkgauss 
Execute       apply_spec_resource_limit poly_small_mkgauss 
INFO-FLOW: Configuring Module : fpr_of ...
Execute       set_default_model fpr_of 
Execute       apply_spec_resource_limit fpr_of 
INFO-FLOW: Configuring Module : FFT ...
Execute       set_default_model FFT 
Execute       apply_spec_resource_limit FFT 
INFO-FLOW: Configuring Module : iFFT ...
Execute       set_default_model iFFT 
Execute       apply_spec_resource_limit iFFT 
INFO-FLOW: Configuring Module : mq_NTT ...
Execute       set_default_model mq_NTT 
Execute       apply_spec_resource_limit mq_NTT 
INFO-FLOW: Configuring Module : mq_NTT.1 ...
Execute       set_default_model mq_NTT.1 
Execute       apply_spec_resource_limit mq_NTT.1 
INFO-FLOW: Configuring Module : mq_montysqr ...
Execute       set_default_model mq_montysqr 
Execute       apply_spec_resource_limit mq_montysqr 
INFO-FLOW: Configuring Module : compute_public.1 ...
Execute       set_default_model compute_public.1 
Execute       apply_spec_resource_limit compute_public.1 
INFO-FLOW: Configuring Module : modp_montymul ...
Execute       set_default_model modp_montymul 
Execute       apply_spec_resource_limit modp_montymul 
INFO-FLOW: Configuring Module : modp_mkgm2.1 ...
Execute       set_default_model modp_mkgm2.1 
Execute       apply_spec_resource_limit modp_mkgm2.1 
INFO-FLOW: Configuring Module : modp_NTT2_ext.1 ...
Execute       set_default_model modp_NTT2_ext.1 
Execute       apply_spec_resource_limit modp_NTT2_ext.1 
INFO-FLOW: Configuring Module : modp_iNTT2_ext.1 ...
Execute       set_default_model modp_iNTT2_ext.1 
Execute       apply_spec_resource_limit modp_iNTT2_ext.1 
INFO-FLOW: Configuring Module : FFT.1 ...
Execute       set_default_model FFT.1 
Execute       apply_spec_resource_limit FFT.1 
INFO-FLOW: Configuring Module : iFFT.1 ...
Execute       set_default_model iFFT.1 
Execute       apply_spec_resource_limit iFFT.1 
INFO-FLOW: Configuring Module : fpr_rint ...
Execute       set_default_model fpr_rint 
Execute       apply_spec_resource_limit fpr_rint 
INFO-FLOW: Configuring Module : zint_mod_small_signed.1 ...
Execute       set_default_model zint_mod_small_signed.1 
Execute       apply_spec_resource_limit zint_mod_small_signed.1 
INFO-FLOW: Configuring Module : zint_rebuild_CRT.1 ...
Execute       set_default_model zint_rebuild_CRT.1 
Execute       apply_spec_resource_limit zint_rebuild_CRT.1 
INFO-FLOW: Configuring Module : poly_big_to_fp.1 ...
Execute       set_default_model poly_big_to_fp.1 
Execute       apply_spec_resource_limit poly_big_to_fp.1 
INFO-FLOW: Configuring Module : poly_mul_fft.1 ...
Execute       set_default_model poly_mul_fft.1 
Execute       apply_spec_resource_limit poly_mul_fft.1 
INFO-FLOW: Configuring Module : make_fg_step.1 ...
Execute       set_default_model make_fg_step.1 
Execute       apply_spec_resource_limit make_fg_step.1 
INFO-FLOW: Configuring Module : make_fg.1 ...
Execute       set_default_model make_fg.1 
Execute       apply_spec_resource_limit make_fg.1 
INFO-FLOW: Configuring Module : zint_co_reduce_mod.1 ...
Execute       set_default_model zint_co_reduce_mod.1 
Execute       apply_spec_resource_limit zint_co_reduce_mod.1 
INFO-FLOW: Configuring Module : zint_bezout.1 ...
Execute       set_default_model zint_bezout.1 
Execute       apply_spec_resource_limit zint_bezout.1 
INFO-FLOW: Configuring Module : poly_sub_scaled.1 ...
Execute       set_default_model poly_sub_scaled.1 
Execute       apply_spec_resource_limit poly_sub_scaled.1 
INFO-FLOW: Configuring Module : poly_sub_scaled_ntt.1 ...
Execute       set_default_model poly_sub_scaled_ntt.1 
Execute       apply_spec_resource_limit poly_sub_scaled_ntt.1 
INFO-FLOW: Configuring Module : solve_NTRU_all.1 ...
Execute       set_default_model solve_NTRU_all.1 
Execute       apply_spec_resource_limit solve_NTRU_all.1 
INFO-FLOW: Configuring Module : solve_NTRU ...
Execute       set_default_model solve_NTRU 
Execute       apply_spec_resource_limit solve_NTRU 
INFO-FLOW: Configuring Module : keygen ...
Execute       set_default_model keygen 
Execute       apply_spec_resource_limit keygen 
INFO-FLOW: Model list for preprocess: process_block.111.112 get_rng_u64.82.101 poly_small_mkgauss fpr_of FFT iFFT mq_NTT mq_NTT.1 mq_montysqr compute_public.1 modp_montymul modp_mkgm2.1 modp_NTT2_ext.1 modp_iNTT2_ext.1 FFT.1 iFFT.1 fpr_rint zint_mod_small_signed.1 zint_rebuild_CRT.1 poly_big_to_fp.1 poly_mul_fft.1 make_fg_step.1 make_fg.1 zint_co_reduce_mod.1 zint_bezout.1 poly_sub_scaled.1 poly_sub_scaled_ntt.1 solve_NTRU_all.1 solve_NTRU keygen
INFO-FLOW: Preprocessing Module: process_block.111.112 ...
Execute       set_default_model process_block.111.112 
Execute       cdfg_preprocess -model process_block.111.112 
Execute       rtl_gen_preprocess process_block.111.112 
INFO-FLOW: Preprocessing Module: get_rng_u64.82.101 ...
Execute       set_default_model get_rng_u64.82.101 
Execute       cdfg_preprocess -model get_rng_u64.82.101 
Execute       rtl_gen_preprocess get_rng_u64.82.101 
INFO-FLOW: Preprocessing Module: poly_small_mkgauss ...
Execute       set_default_model poly_small_mkgauss 
Execute       cdfg_preprocess -model poly_small_mkgauss 
Execute       rtl_gen_preprocess poly_small_mkgauss 
INFO-FLOW: Preprocessing Module: fpr_of ...
Execute       set_default_model fpr_of 
Execute       cdfg_preprocess -model fpr_of 
Execute       rtl_gen_preprocess fpr_of 
INFO-FLOW: Preprocessing Module: FFT ...
Execute       set_default_model FFT 
Execute       cdfg_preprocess -model FFT 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Preprocessing Module: iFFT ...
Execute       set_default_model iFFT 
Execute       cdfg_preprocess -model iFFT 
Execute       rtl_gen_preprocess iFFT 
INFO-FLOW: Preprocessing Module: mq_NTT ...
Execute       set_default_model mq_NTT 
Execute       cdfg_preprocess -model mq_NTT 
Execute       rtl_gen_preprocess mq_NTT 
INFO-FLOW: Preprocessing Module: mq_NTT.1 ...
Execute       set_default_model mq_NTT.1 
Execute       cdfg_preprocess -model mq_NTT.1 
Execute       rtl_gen_preprocess mq_NTT.1 
INFO-FLOW: Preprocessing Module: mq_montysqr ...
Execute       set_default_model mq_montysqr 
Execute       cdfg_preprocess -model mq_montysqr 
Execute       rtl_gen_preprocess mq_montysqr 
INFO-FLOW: Preprocessing Module: compute_public.1 ...
Execute       set_default_model compute_public.1 
Execute       cdfg_preprocess -model compute_public.1 
Execute       rtl_gen_preprocess compute_public.1 
INFO-FLOW: Preprocessing Module: modp_montymul ...
Execute       set_default_model modp_montymul 
Execute       cdfg_preprocess -model modp_montymul 
Execute       rtl_gen_preprocess modp_montymul 
INFO-FLOW: Preprocessing Module: modp_mkgm2.1 ...
Execute       set_default_model modp_mkgm2.1 
Execute       cdfg_preprocess -model modp_mkgm2.1 
Execute       rtl_gen_preprocess modp_mkgm2.1 
INFO-FLOW: Preprocessing Module: modp_NTT2_ext.1 ...
Execute       set_default_model modp_NTT2_ext.1 
Execute       cdfg_preprocess -model modp_NTT2_ext.1 
Execute       rtl_gen_preprocess modp_NTT2_ext.1 
INFO-FLOW: Preprocessing Module: modp_iNTT2_ext.1 ...
Execute       set_default_model modp_iNTT2_ext.1 
Execute       cdfg_preprocess -model modp_iNTT2_ext.1 
Execute       rtl_gen_preprocess modp_iNTT2_ext.1 
INFO-FLOW: Preprocessing Module: FFT.1 ...
Execute       set_default_model FFT.1 
Execute       cdfg_preprocess -model FFT.1 
Execute       rtl_gen_preprocess FFT.1 
INFO-FLOW: Preprocessing Module: iFFT.1 ...
Execute       set_default_model iFFT.1 
Execute       cdfg_preprocess -model iFFT.1 
Execute       rtl_gen_preprocess iFFT.1 
INFO-FLOW: Preprocessing Module: fpr_rint ...
Execute       set_default_model fpr_rint 
Execute       cdfg_preprocess -model fpr_rint 
Execute       rtl_gen_preprocess fpr_rint 
INFO-FLOW: Preprocessing Module: zint_mod_small_signed.1 ...
Execute       set_default_model zint_mod_small_signed.1 
Execute       cdfg_preprocess -model zint_mod_small_signed.1 
Execute       rtl_gen_preprocess zint_mod_small_signed.1 
INFO-FLOW: Preprocessing Module: zint_rebuild_CRT.1 ...
Execute       set_default_model zint_rebuild_CRT.1 
Execute       cdfg_preprocess -model zint_rebuild_CRT.1 
Execute       rtl_gen_preprocess zint_rebuild_CRT.1 
INFO-FLOW: Preprocessing Module: poly_big_to_fp.1 ...
Execute       set_default_model poly_big_to_fp.1 
Execute       cdfg_preprocess -model poly_big_to_fp.1 
Execute       rtl_gen_preprocess poly_big_to_fp.1 
INFO-FLOW: Preprocessing Module: poly_mul_fft.1 ...
Execute       set_default_model poly_mul_fft.1 
Execute       cdfg_preprocess -model poly_mul_fft.1 
Execute       rtl_gen_preprocess poly_mul_fft.1 
INFO-FLOW: Preprocessing Module: make_fg_step.1 ...
Execute       set_default_model make_fg_step.1 
Execute       cdfg_preprocess -model make_fg_step.1 
Execute       rtl_gen_preprocess make_fg_step.1 
INFO-FLOW: Preprocessing Module: make_fg.1 ...
Execute       set_default_model make_fg.1 
Execute       cdfg_preprocess -model make_fg.1 
Execute       rtl_gen_preprocess make_fg.1 
INFO-FLOW: Preprocessing Module: zint_co_reduce_mod.1 ...
Execute       set_default_model zint_co_reduce_mod.1 
Execute       cdfg_preprocess -model zint_co_reduce_mod.1 
Execute       rtl_gen_preprocess zint_co_reduce_mod.1 
INFO-FLOW: Preprocessing Module: zint_bezout.1 ...
Execute       set_default_model zint_bezout.1 
Execute       cdfg_preprocess -model zint_bezout.1 
Execute       rtl_gen_preprocess zint_bezout.1 
INFO-FLOW: Preprocessing Module: poly_sub_scaled.1 ...
Execute       set_default_model poly_sub_scaled.1 
Execute       cdfg_preprocess -model poly_sub_scaled.1 
Execute       rtl_gen_preprocess poly_sub_scaled.1 
INFO-FLOW: Preprocessing Module: poly_sub_scaled_ntt.1 ...
Execute       set_default_model poly_sub_scaled_ntt.1 
Execute       cdfg_preprocess -model poly_sub_scaled_ntt.1 
Execute       rtl_gen_preprocess poly_sub_scaled_ntt.1 
INFO-FLOW: Preprocessing Module: solve_NTRU_all.1 ...
Execute       set_default_model solve_NTRU_all.1 
Execute       cdfg_preprocess -model solve_NTRU_all.1 
Execute       rtl_gen_preprocess solve_NTRU_all.1 
INFO-FLOW: Preprocessing Module: solve_NTRU ...
Execute       set_default_model solve_NTRU 
Execute       cdfg_preprocess -model solve_NTRU 
Execute       rtl_gen_preprocess solve_NTRU 
INFO-FLOW: Preprocessing Module: keygen ...
Execute       set_default_model keygen 
Execute       cdfg_preprocess -model keygen 
Execute       rtl_gen_preprocess keygen 
INFO-FLOW: Model list for synthesis: process_block.111.112 get_rng_u64.82.101 poly_small_mkgauss fpr_of FFT iFFT mq_NTT mq_NTT.1 mq_montysqr compute_public.1 modp_montymul modp_mkgm2.1 modp_NTT2_ext.1 modp_iNTT2_ext.1 FFT.1 iFFT.1 fpr_rint zint_mod_small_signed.1 zint_rebuild_CRT.1 poly_big_to_fp.1 poly_mul_fft.1 make_fg_step.1 make_fg.1 zint_co_reduce_mod.1 zint_bezout.1 poly_sub_scaled.1 poly_sub_scaled_ntt.1 solve_NTRU_all.1 solve_NTRU keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_block.111.112 
Execute       schedule -model process_block.111.112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 918.672 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.sched.adb -f 
INFO-FLOW: Finish scheduling process_block.111.112.
Execute       set_default_model process_block.111.112 
Execute       bind -model process_block.111.112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 918.672 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.bind.adb -f 
INFO-FLOW: Finish binding process_block.111.112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_rng_u64.82.101 
Execute       schedule -model get_rng_u64.82.101 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 920.648 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.sched.adb -f 
INFO-FLOW: Finish scheduling get_rng_u64.82.101.
Execute       set_default_model get_rng_u64.82.101 
Execute       bind -model get_rng_u64.82.101 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 920.648 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.bind.adb -f 
INFO-FLOW: Finish binding get_rng_u64.82.101.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_small_mkgauss 
Execute       schedule -model poly_small_mkgauss 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 922.984 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.sched.adb -f 
INFO-FLOW: Finish scheduling poly_small_mkgauss.
Execute       set_default_model poly_small_mkgauss 
Execute       bind -model poly_small_mkgauss 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 922.984 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.bind.adb -f 
INFO-FLOW: Finish binding poly_small_mkgauss.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpr_of 
Execute       schedule -model fpr_of 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 922.984 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.sched.adb -f 
INFO-FLOW: Finish scheduling fpr_of.
Execute       set_default_model fpr_of 
Execute       bind -model fpr_of 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 922.984 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.bind.adb -f 
INFO-FLOW: Finish binding fpr_of.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT 
Execute       schedule -model FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 923.508 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.
Execute       set_default_model FFT 
Execute       bind -model FFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 923.508 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.bind.adb -f 
INFO-FLOW: Finish binding FFT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model iFFT 
Execute       schedule -model iFFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 924.320 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.sched.adb -f 
INFO-FLOW: Finish scheduling iFFT.
Execute       set_default_model iFFT 
Execute       bind -model iFFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.320 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.bind.adb -f 
INFO-FLOW: Finish binding iFFT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mq_NTT 
Execute       schedule -model mq_NTT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 925.156 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.sched.adb -f 
INFO-FLOW: Finish scheduling mq_NTT.
Execute       set_default_model mq_NTT 
Execute       bind -model mq_NTT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 925.156 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.bind.adb -f 
INFO-FLOW: Finish binding mq_NTT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mq_NTT.1 
Execute       schedule -model mq_NTT.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 925.906 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.sched.adb -f 
INFO-FLOW: Finish scheduling mq_NTT.1.
Execute       set_default_model mq_NTT.1 
Execute       bind -model mq_NTT.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 925.906 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.bind.adb -f 
INFO-FLOW: Finish binding mq_NTT.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mq_montysqr 
Execute       schedule -model mq_montysqr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.516 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.sched.adb -f 
INFO-FLOW: Finish scheduling mq_montysqr.
Execute       set_default_model mq_montysqr 
Execute       bind -model mq_montysqr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.516 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.bind.adb -f 
INFO-FLOW: Finish binding mq_montysqr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_public.1 
Execute       schedule -model compute_public.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 928.141 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_public.1.
Execute       set_default_model compute_public.1 
Execute       bind -model compute_public.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 928.367 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.bind.adb -f 
INFO-FLOW: Finish binding compute_public.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model modp_montymul 
Execute       schedule -model modp_montymul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 928.828 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.sched.adb -f 
INFO-FLOW: Finish scheduling modp_montymul.
Execute       set_default_model modp_montymul 
Execute       bind -model modp_montymul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 929.074 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.bind.adb -f 
INFO-FLOW: Finish binding modp_montymul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model modp_mkgm2.1 
Execute       schedule -model modp_mkgm2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 930.102 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.sched.adb -f 
INFO-FLOW: Finish scheduling modp_mkgm2.1.
Execute       set_default_model modp_mkgm2.1 
Execute       bind -model modp_mkgm2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 930.102 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.bind.adb -f 
INFO-FLOW: Finish binding modp_mkgm2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model modp_NTT2_ext.1 
Execute       schedule -model modp_NTT2_ext.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 930.570 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.sched.adb -f 
INFO-FLOW: Finish scheduling modp_NTT2_ext.1.
Execute       set_default_model modp_NTT2_ext.1 
Execute       bind -model modp_NTT2_ext.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.570 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.bind.adb -f 
INFO-FLOW: Finish binding modp_NTT2_ext.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model modp_iNTT2_ext.1 
Execute       schedule -model modp_iNTT2_ext.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 931.902 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.sched.adb -f 
INFO-FLOW: Finish scheduling modp_iNTT2_ext.1.
Execute       set_default_model modp_iNTT2_ext.1 
Execute       bind -model modp_iNTT2_ext.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 931.902 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.bind.adb -f 
INFO-FLOW: Finish binding modp_iNTT2_ext.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT.1 
Execute       schedule -model FFT.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 932.938 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.1.
Execute       set_default_model FFT.1 
Execute       bind -model FFT.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 932.938 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.bind.adb -f 
INFO-FLOW: Finish binding FFT.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model iFFT.1 
Execute       schedule -model iFFT.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 934.188 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.sched.adb -f 
INFO-FLOW: Finish scheduling iFFT.1.
Execute       set_default_model iFFT.1 
Execute       bind -model iFFT.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 934.188 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.bind.adb -f 
INFO-FLOW: Finish binding iFFT.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpr_rint 
Execute       schedule -model fpr_rint 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 935.020 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.sched.adb -f 
INFO-FLOW: Finish scheduling fpr_rint.
Execute       set_default_model fpr_rint 
Execute       bind -model fpr_rint 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.020 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.bind.adb -f 
INFO-FLOW: Finish binding fpr_rint.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zint_mod_small_signed.1 
Execute       schedule -model zint_mod_small_signed.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 935.824 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.sched.adb -f 
INFO-FLOW: Finish scheduling zint_mod_small_signed.1.
Execute       set_default_model zint_mod_small_signed.1 
Execute       bind -model zint_mod_small_signed.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.824 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.bind.adb -f 
INFO-FLOW: Finish binding zint_mod_small_signed.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zint_rebuild_CRT.1 
Execute       schedule -model zint_rebuild_CRT.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 937.578 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.sched.adb -f 
INFO-FLOW: Finish scheduling zint_rebuild_CRT.1.
Execute       set_default_model zint_rebuild_CRT.1 
Execute       bind -model zint_rebuild_CRT.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 937.578 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.bind.adb -f 
INFO-FLOW: Finish binding zint_rebuild_CRT.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_big_to_fp.1 
Execute       schedule -model poly_big_to_fp.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 938.539 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.sched.adb -f 
INFO-FLOW: Finish scheduling poly_big_to_fp.1.
Execute       set_default_model poly_big_to_fp.1 
Execute       bind -model poly_big_to_fp.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.539 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.bind.adb -f 
INFO-FLOW: Finish binding poly_big_to_fp.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_mul_fft.1 
Execute       schedule -model poly_mul_fft.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 939.414 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.sched.adb -f 
INFO-FLOW: Finish scheduling poly_mul_fft.1.
Execute       set_default_model poly_mul_fft.1 
Execute       bind -model poly_mul_fft.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 939.414 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.bind.adb -f 
INFO-FLOW: Finish binding poly_mul_fft.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model make_fg_step.1 
Execute       schedule -model make_fg_step.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 945.488 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.sched.adb -f 
INFO-FLOW: Finish scheduling make_fg_step.1.
Execute       set_default_model make_fg_step.1 
Execute       bind -model make_fg_step.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 945.488 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.73 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.bind.adb -f 
INFO-FLOW: Finish binding make_fg_step.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model make_fg.1 
Execute       schedule -model make_fg.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 945.488 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.sched.adb -f 
INFO-FLOW: Finish scheduling make_fg.1.
Execute       set_default_model make_fg.1 
Execute       bind -model make_fg.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 945.488 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.75 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.bind.adb -f 
INFO-FLOW: Finish binding make_fg.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zint_co_reduce_mod.1 
Execute       schedule -model zint_co_reduce_mod.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 946.180 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.sched.adb -f 
INFO-FLOW: Finish scheduling zint_co_reduce_mod.1.
Execute       set_default_model zint_co_reduce_mod.1 
Execute       bind -model zint_co_reduce_mod.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 946.227 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.bind.adb -f 
INFO-FLOW: Finish binding zint_co_reduce_mod.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zint_bezout.1 
Execute       schedule -model zint_bezout.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 949.461 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.sched.adb -f 
INFO-FLOW: Finish scheduling zint_bezout.1.
Execute       set_default_model zint_bezout.1 
Execute       bind -model zint_bezout.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 949.461 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.bind.adb -f 
INFO-FLOW: Finish binding zint_bezout.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_sub_scaled.1 
Execute       schedule -model poly_sub_scaled.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 950.590 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.sched.adb -f 
INFO-FLOW: Finish scheduling poly_sub_scaled.1.
Execute       set_default_model poly_sub_scaled.1 
Execute       bind -model poly_sub_scaled.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 950.590 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.bind.adb -f 
INFO-FLOW: Finish binding poly_sub_scaled.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_sub_scaled_ntt.1 
Execute       schedule -model poly_sub_scaled_ntt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 955.074 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.sched.adb -f 
INFO-FLOW: Finish scheduling poly_sub_scaled_ntt.1.
Execute       set_default_model poly_sub_scaled_ntt.1 
Execute       bind -model poly_sub_scaled_ntt.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 955.074 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.49 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.bind.adb -f 
INFO-FLOW: Finish binding poly_sub_scaled_ntt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solve_NTRU_all.1 
Execute       schedule -model solve_NTRU_all.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 981.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.95 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.sched.adb -f 
INFO-FLOW: Finish scheduling solve_NTRU_all.1.
Execute       set_default_model solve_NTRU_all.1 
Execute       bind -model solve_NTRU_all.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0 seconds. Elapsed time: 2.77 seconds; current allocated memory: 981.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.52 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding solve_NTRU_all.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solve_NTRU 
Execute       schedule -model solve_NTRU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.74 seconds. CPU system time: 0 seconds. Elapsed time: 3.75 seconds; current allocated memory: 981.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.sched.adb -f 
INFO-FLOW: Finish scheduling solve_NTRU.
Execute       set_default_model solve_NTRU 
Execute       bind -model solve_NTRU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 981.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.19 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.bind.adb -f 
INFO-FLOW: Finish binding solve_NTRU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keygen 
Execute       schedule -model keygen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.66 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 982.641 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.sched.adb -f 
INFO-FLOW: Finish scheduling keygen.
Execute       set_default_model keygen 
Execute       bind -model keygen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 982.871 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.9 sec.
Execute       db_write -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.bind.adb -f 
INFO-FLOW: Finish binding keygen.
Execute       get_model_list keygen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess process_block.111.112 
Execute       rtl_gen_preprocess get_rng_u64.82.101 
Execute       rtl_gen_preprocess poly_small_mkgauss 
Execute       rtl_gen_preprocess fpr_of 
Execute       rtl_gen_preprocess FFT 
Execute       rtl_gen_preprocess iFFT 
Execute       rtl_gen_preprocess mq_NTT 
Execute       rtl_gen_preprocess mq_NTT.1 
Execute       rtl_gen_preprocess mq_montysqr 
Execute       rtl_gen_preprocess compute_public.1 
Execute       rtl_gen_preprocess modp_montymul 
Execute       rtl_gen_preprocess modp_mkgm2.1 
Execute       rtl_gen_preprocess modp_NTT2_ext.1 
Execute       rtl_gen_preprocess modp_iNTT2_ext.1 
Execute       rtl_gen_preprocess FFT.1 
Execute       rtl_gen_preprocess iFFT.1 
Execute       rtl_gen_preprocess fpr_rint 
Execute       rtl_gen_preprocess zint_mod_small_signed.1 
Execute       rtl_gen_preprocess zint_rebuild_CRT.1 
Execute       rtl_gen_preprocess poly_big_to_fp.1 
Execute       rtl_gen_preprocess poly_mul_fft.1 
Execute       rtl_gen_preprocess make_fg_step.1 
Execute       rtl_gen_preprocess make_fg.1 
Execute       rtl_gen_preprocess zint_co_reduce_mod.1 
Execute       rtl_gen_preprocess zint_bezout.1 
Execute       rtl_gen_preprocess poly_sub_scaled.1 
Execute       rtl_gen_preprocess poly_sub_scaled_ntt.1 
Execute       rtl_gen_preprocess solve_NTRU_all.1 
Execute       rtl_gen_preprocess solve_NTRU 
Execute       rtl_gen_preprocess keygen 
INFO-FLOW: Model list for RTL generation: process_block.111.112 get_rng_u64.82.101 poly_small_mkgauss fpr_of FFT iFFT mq_NTT mq_NTT.1 mq_montysqr compute_public.1 modp_montymul modp_mkgm2.1 modp_NTT2_ext.1 modp_iNTT2_ext.1 FFT.1 iFFT.1 fpr_rint zint_mod_small_signed.1 zint_rebuild_CRT.1 poly_big_to_fp.1 poly_mul_fft.1 make_fg_step.1 make_fg.1 zint_co_reduce_mod.1 zint_bezout.1 poly_sub_scaled.1 poly_sub_scaled_ntt.1 solve_NTRU_all.1 solve_NTRU keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model process_block.111.112 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.02 seconds; current allocated memory: 986.770 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_block.111.112 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_process_block_111_112 
Execute       gen_rtl process_block.111.112 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_process_block_111_112 
Execute       syn_report -csynth -model process_block.111.112 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/process_block_111_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model process_block.111.112 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/process_block_111_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model process_block.111.112 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model process_block.111.112 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.adb 
Execute       db_write -model process_block.111.112 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_block.111.112 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_rng_u64.82.101 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 997.027 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_rng_u64.82.101 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_get_rng_u64_82_101 
Execute       gen_rtl get_rng_u64.82.101 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_get_rng_u64_82_101 
Execute       syn_report -csynth -model get_rng_u64.82.101 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/get_rng_u64_82_101_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_rng_u64.82.101 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/get_rng_u64_82_101_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_rng_u64.82.101 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -model get_rng_u64.82.101 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.adb 
Execute       db_write -model get_rng_u64.82.101 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info get_rng_u64.82.101 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_small_mkgauss -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1005.719 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_small_mkgauss -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_poly_small_mkgauss 
Execute       gen_rtl poly_small_mkgauss -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_poly_small_mkgauss 
Execute       syn_report -csynth -model poly_small_mkgauss -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_small_mkgauss_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model poly_small_mkgauss -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_small_mkgauss_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model poly_small_mkgauss -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model poly_small_mkgauss -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.adb 
Execute       db_write -model poly_small_mkgauss -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info poly_small_mkgauss -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fpr_of -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1011.016 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpr_of -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_fpr_of 
Execute       gen_rtl fpr_of -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_fpr_of 
Execute       syn_report -csynth -model fpr_of -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/fpr_of_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fpr_of -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/fpr_of_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fpr_of -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fpr_of -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.adb 
Execute       db_write -model fpr_of -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpr_of -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1012.020 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_FFT 
Execute       gen_rtl FFT -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_FFT 
Execute       syn_report -csynth -model FFT -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/FFT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/FFT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.adb 
Execute       db_write -model FFT -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model iFFT -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1014.504 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl iFFT -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_iFFT 
Execute       gen_rtl iFFT -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_iFFT 
Execute       syn_report -csynth -model iFFT -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/iFFT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model iFFT -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/iFFT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model iFFT -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model iFFT -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.adb 
Execute       db_write -model iFFT -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info iFFT -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mq_NTT -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1017.133 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl mq_NTT -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_mq_NTT 
Execute       gen_rtl mq_NTT -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_mq_NTT 
Execute       syn_report -csynth -model mq_NTT -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/mq_NTT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mq_NTT -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/mq_NTT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mq_NTT -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mq_NTT -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.adb 
Execute       db_write -model mq_NTT -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mq_NTT -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mq_NTT.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1019.516 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl mq_NTT.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_mq_NTT_1 
Execute       gen_rtl mq_NTT.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_mq_NTT_1 
Execute       syn_report -csynth -model mq_NTT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/mq_NTT_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mq_NTT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/mq_NTT_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mq_NTT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mq_NTT.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.adb 
Execute       db_write -model mq_NTT.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mq_NTT.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mq_montysqr -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1021.516 MB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl mq_montysqr -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_mq_montysqr 
Execute       gen_rtl mq_montysqr -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_mq_montysqr 
Execute       syn_report -csynth -model mq_montysqr -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/mq_montysqr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mq_montysqr -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/mq_montysqr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mq_montysqr -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mq_montysqr -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.adb 
Execute       db_write -model mq_montysqr -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mq_montysqr -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_public.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.001 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_public.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_compute_public_1 
Execute       gen_rtl compute_public.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_compute_public_1 
Execute       syn_report -csynth -model compute_public.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/compute_public_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model compute_public.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/compute_public_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model compute_public.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model compute_public.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.adb 
Execute       db_write -model compute_public.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_public.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model modp_montymul -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.007 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl modp_montymul -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_modp_montymul 
Execute       gen_rtl modp_montymul -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_modp_montymul 
Execute       syn_report -csynth -model modp_montymul -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_montymul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model modp_montymul -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_montymul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model modp_montymul -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model modp_montymul -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.adb 
Execute       db_write -model modp_montymul -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info modp_montymul -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model modp_mkgm2.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl modp_mkgm2.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_modp_mkgm2_1 
Execute       gen_rtl modp_mkgm2.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_modp_mkgm2_1 
Execute       syn_report -csynth -model modp_mkgm2.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_mkgm2_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model modp_mkgm2.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_mkgm2_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model modp_mkgm2.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model modp_mkgm2.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.adb 
Execute       db_write -model modp_mkgm2.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info modp_mkgm2.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model modp_NTT2_ext.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.011 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl modp_NTT2_ext.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_modp_NTT2_ext_1 
Execute       gen_rtl modp_NTT2_ext.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_modp_NTT2_ext_1 
Execute       syn_report -csynth -model modp_NTT2_ext.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_NTT2_ext_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model modp_NTT2_ext.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_NTT2_ext_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model modp_NTT2_ext.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model modp_NTT2_ext.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.adb 
Execute       db_write -model modp_NTT2_ext.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info modp_NTT2_ext.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model modp_iNTT2_ext.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.014 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl modp_iNTT2_ext.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_modp_iNTT2_ext_1 
Execute       gen_rtl modp_iNTT2_ext.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_modp_iNTT2_ext_1 
Execute       syn_report -csynth -model modp_iNTT2_ext.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_iNTT2_ext_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model modp_iNTT2_ext.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/modp_iNTT2_ext_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model modp_iNTT2_ext.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model modp_iNTT2_ext.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.adb 
Execute       db_write -model modp_iNTT2_ext.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info modp_iNTT2_ext.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.017 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_FFT_1 
Execute       gen_rtl FFT.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_FFT_1 
Execute       syn_report -csynth -model FFT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/FFT_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/FFT_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.adb 
Execute       db_write -model FFT.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model iFFT.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.021 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl iFFT.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_iFFT_1 
Execute       gen_rtl iFFT.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_iFFT_1 
Execute       syn_report -csynth -model iFFT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/iFFT_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model iFFT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/iFFT_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model iFFT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model iFFT.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.adb 
Execute       db_write -model iFFT.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info iFFT.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fpr_rint -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.025 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpr_rint -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_fpr_rint 
Execute       gen_rtl fpr_rint -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_fpr_rint 
Execute       syn_report -csynth -model fpr_rint -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/fpr_rint_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fpr_rint -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/fpr_rint_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fpr_rint -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fpr_rint -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.adb 
Execute       db_write -model fpr_rint -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpr_rint -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model zint_mod_small_signed.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.027 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl zint_mod_small_signed.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_zint_mod_small_signed_1 
Execute       gen_rtl zint_mod_small_signed.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_zint_mod_small_signed_1 
Execute       syn_report -csynth -model zint_mod_small_signed.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_mod_small_signed_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model zint_mod_small_signed.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_mod_small_signed_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model zint_mod_small_signed.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model zint_mod_small_signed.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.adb 
Execute       db_write -model zint_mod_small_signed.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zint_mod_small_signed.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model zint_rebuild_CRT.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.031 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl zint_rebuild_CRT.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_zint_rebuild_CRT_1 
Execute       gen_rtl zint_rebuild_CRT.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_zint_rebuild_CRT_1 
Execute       syn_report -csynth -model zint_rebuild_CRT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_rebuild_CRT_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model zint_rebuild_CRT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_rebuild_CRT_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model zint_rebuild_CRT.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model zint_rebuild_CRT.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.adb 
Execute       db_write -model zint_rebuild_CRT.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zint_rebuild_CRT.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_big_to_fp.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.036 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_big_to_fp.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_poly_big_to_fp_1 
Execute       gen_rtl poly_big_to_fp.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_poly_big_to_fp_1 
Execute       syn_report -csynth -model poly_big_to_fp.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_big_to_fp_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model poly_big_to_fp.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_big_to_fp_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model poly_big_to_fp.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model poly_big_to_fp.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.adb 
Execute       db_write -model poly_big_to_fp.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info poly_big_to_fp.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_mul_fft.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.039 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_mul_fft.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_poly_mul_fft_1 
Execute       gen_rtl poly_mul_fft.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_poly_mul_fft_1 
Execute       syn_report -csynth -model poly_mul_fft.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_mul_fft_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model poly_mul_fft.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_mul_fft_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model poly_mul_fft.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model poly_mul_fft.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.adb 
Execute       db_write -model poly_mul_fft.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info poly_mul_fft.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model make_fg_step.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.045 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl make_fg_step.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_make_fg_step_1 
Execute       gen_rtl make_fg_step.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_make_fg_step_1 
Execute       syn_report -csynth -model make_fg_step.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/make_fg_step_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model make_fg_step.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/make_fg_step_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model make_fg_step.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.84 sec.
Execute       db_write -model make_fg_step.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model make_fg_step.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info make_fg_step.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model make_fg.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.056 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl make_fg.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_make_fg_1 
Execute       gen_rtl make_fg.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_make_fg_1 
Execute       syn_report -csynth -model make_fg.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/make_fg_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model make_fg.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/make_fg_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model make_fg.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.75 sec.
Execute       db_write -model make_fg.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.adb 
Execute       db_write -model make_fg.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info make_fg.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model zint_co_reduce_mod.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.060 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl zint_co_reduce_mod.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_zint_co_reduce_mod_1 
Execute       gen_rtl zint_co_reduce_mod.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_zint_co_reduce_mod_1 
Execute       syn_report -csynth -model zint_co_reduce_mod.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_co_reduce_mod_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model zint_co_reduce_mod.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_co_reduce_mod_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model zint_co_reduce_mod.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model zint_co_reduce_mod.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.adb 
Execute       db_write -model zint_co_reduce_mod.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zint_co_reduce_mod.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model zint_bezout.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.067 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl zint_bezout.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_zint_bezout_1 
Execute       gen_rtl zint_bezout.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_zint_bezout_1 
Execute       syn_report -csynth -model zint_bezout.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_bezout_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model zint_bezout.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/zint_bezout_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model zint_bezout.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -model zint_bezout.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.adb 
Execute       db_write -model zint_bezout.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zint_bezout.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_sub_scaled.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.076 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_sub_scaled.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_poly_sub_scaled_1 
Execute       gen_rtl poly_sub_scaled.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_poly_sub_scaled_1 
Execute       syn_report -csynth -model poly_sub_scaled.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_sub_scaled_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model poly_sub_scaled.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_sub_scaled_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model poly_sub_scaled.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model poly_sub_scaled.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.adb 
Execute       db_write -model poly_sub_scaled.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info poly_sub_scaled.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_sub_scaled_ntt.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.081 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_sub_scaled_ntt.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_poly_sub_scaled_ntt_1 
Execute       gen_rtl poly_sub_scaled_ntt.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_poly_sub_scaled_ntt_1 
Execute       syn_report -csynth -model poly_sub_scaled_ntt.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_sub_scaled_ntt_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model poly_sub_scaled_ntt.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/poly_sub_scaled_ntt_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model poly_sub_scaled_ntt.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.57 sec.
Execute       db_write -model poly_sub_scaled_ntt.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.adb 
Execute       db_write -model poly_sub_scaled_ntt.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info poly_sub_scaled_ntt.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solve_NTRU_all.1 -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
Command       create_rtl_model done; 0.96 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.111 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl solve_NTRU_all.1 -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_solve_NTRU_all_1 
Execute       gen_rtl solve_NTRU_all.1 -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_solve_NTRU_all_1 
Execute       syn_report -csynth -model solve_NTRU_all.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/solve_NTRU_all_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.63 sec.
Execute       syn_report -rtlxml -model solve_NTRU_all.1 -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/solve_NTRU_all_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       syn_report -verbosereport -model solve_NTRU_all.1 -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.84 sec.
Execute       db_write -model solve_NTRU_all.1 -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.adb 
Command       db_write done; 0.44 sec.
Execute       db_write -model solve_NTRU_all.1 -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info solve_NTRU_all.1 -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solve_NTRU -top_prefix keygen_ -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.84 seconds. CPU system time: 0 seconds. Elapsed time: 5.87 seconds; current allocated memory: 1.169 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl solve_NTRU -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen_solve_NTRU 
Execute       gen_rtl solve_NTRU -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen_solve_NTRU 
Execute       syn_report -csynth -model solve_NTRU -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/solve_NTRU_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model solve_NTRU -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/solve_NTRU_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model solve_NTRU -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.16 sec.
Execute       db_write -model solve_NTRU -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.adb 
Execute       db_write -model solve_NTRU -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info solve_NTRU -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keygen -top_prefix  -sub_prefix keygen_ -mg_file /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.169 GB.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl keygen -istop -style xilinx -f -lang vhdl -o /home/ubuntu/falconlab/hls_ip/solution1/syn/vhdl/keygen 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl keygen -istop -style xilinx -f -lang vlog -o /home/ubuntu/falconlab/hls_ip/solution1/syn/verilog/keygen 
Execute       syn_report -csynth -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/keygen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/keygen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.97 sec.
Execute       db_write -model keygen -f -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.adb 
Execute       db_write -model keygen -bindview -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keygen -p /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen 
Execute       export_constraint_db -f -tool general -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.constraint.tcl 
Execute       syn_report -designview -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.design.xml 
Command       syn_report done; 2.14 sec.
Execute       syn_report -csynthDesign -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model keygen -o /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks keygen 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain keygen 
INFO-FLOW: Model list for RTL component generation: process_block.111.112 get_rng_u64.82.101 poly_small_mkgauss fpr_of FFT iFFT mq_NTT mq_NTT.1 mq_montysqr compute_public.1 modp_montymul modp_mkgm2.1 modp_NTT2_ext.1 modp_iNTT2_ext.1 FFT.1 iFFT.1 fpr_rint zint_mod_small_signed.1 zint_rebuild_CRT.1 poly_big_to_fp.1 poly_mul_fft.1 make_fg_step.1 make_fg.1 zint_co_reduce_mod.1 zint_bezout.1 poly_sub_scaled.1 poly_sub_scaled_ntt.1 solve_NTRU_all.1 solve_NTRU keygen
INFO-FLOW: Handling components in module [process_block_111_112] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.compgen.tcl 
INFO-FLOW: Found component keygen_process_block_111_112_RC_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_process_block_111_112_RC_ROM_AUTO_1R
INFO-FLOW: Handling components in module [get_rng_u64_82_101] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.compgen.tcl 
INFO-FLOW: Found component keygen_mux_2561_64_1_1.
INFO-FLOW: Append model keygen_mux_2561_64_1_1
INFO-FLOW: Found component keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [poly_small_mkgauss] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.compgen.tcl 
INFO-FLOW: Found component keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R
INFO-FLOW: Handling components in module [fpr_of] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.compgen.tcl 
INFO-FLOW: Found component keygen_sitodp_64ns_64_2_no_dsp_1.
INFO-FLOW: Append model keygen_sitodp_64ns_64_2_no_dsp_1
INFO-FLOW: Handling components in module [FFT] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.compgen.tcl 
INFO-FLOW: Found component keygen_dadddsub_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model keygen_dadddsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component keygen_dadd_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model keygen_dadd_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component keygen_dsub_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model keygen_dsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component keygen_dmul_64ns_64ns_64_2_max_dsp_1.
INFO-FLOW: Append model keygen_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: Found component keygen_FFT_fpr_gm_tab_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_FFT_fpr_gm_tab_ROM_AUTO_1R
INFO-FLOW: Handling components in module [iFFT] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.compgen.tcl 
INFO-FLOW: Handling components in module [mq_NTT] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.compgen.tcl 
INFO-FLOW: Found component keygen_mul_mul_16ns_14ns_30_4_1.
INFO-FLOW: Append model keygen_mul_mul_16ns_14ns_30_4_1
INFO-FLOW: Found component keygen_mul_mul_16s_14ns_16_4_1.
INFO-FLOW: Append model keygen_mul_mul_16s_14ns_16_4_1
INFO-FLOW: Found component keygen_mac_muladd_16ns_14ns_30ns_31_4_1.
INFO-FLOW: Append model keygen_mac_muladd_16ns_14ns_30ns_31_4_1
INFO-FLOW: Found component keygen_mq_NTT_GMb_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_mq_NTT_GMb_ROM_AUTO_1R
INFO-FLOW: Handling components in module [mq_NTT_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.compgen.tcl 
INFO-FLOW: Handling components in module [mq_montysqr] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.compgen.tcl 
INFO-FLOW: Found component keygen_mul_mul_17s_17s_32_4_1.
INFO-FLOW: Append model keygen_mul_mul_17s_17s_32_4_1
INFO-FLOW: Found component keygen_mac_muladd_16ns_14ns_32s_32_4_1.
INFO-FLOW: Append model keygen_mac_muladd_16ns_14ns_32s_32_4_1
INFO-FLOW: Handling components in module [compute_public_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_mul_16ns_15ns_16_4_1.
INFO-FLOW: Append model keygen_mul_mul_16ns_15ns_16_4_1
INFO-FLOW: Found component keygen_mul_mul_16s_17s_32_4_1.
INFO-FLOW: Append model keygen_mul_mul_16s_17s_32_4_1
INFO-FLOW: Found component keygen_mul_mul_17s_16ns_32_4_1.
INFO-FLOW: Append model keygen_mul_mul_17s_16ns_32_4_1
INFO-FLOW: Found component keygen_am_addmul_15s_17s_14ns_32_4_1.
INFO-FLOW: Append model keygen_am_addmul_15s_17s_14ns_32_4_1
INFO-FLOW: Found component keygen_ama_submuladd_1ns_16ns_14ns_22ns_30_4_1.
INFO-FLOW: Append model keygen_ama_submuladd_1ns_16ns_14ns_22ns_30_4_1
INFO-FLOW: Found component keygen_compute_public_1_iGMb_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_compute_public_1_iGMb_ROM_AUTO_1R
INFO-FLOW: Handling components in module [modp_montymul] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.compgen.tcl 
INFO-FLOW: Found component keygen_mul_32ns_32ns_63_1_1.
INFO-FLOW: Append model keygen_mul_32ns_32ns_63_1_1
INFO-FLOW: Found component keygen_mul_31s_31s_31_1_1.
INFO-FLOW: Append model keygen_mul_31s_31s_31_1_1
INFO-FLOW: Found component keygen_mul_31ns_32ns_62_1_1.
INFO-FLOW: Append model keygen_mul_31ns_32ns_62_1_1
INFO-FLOW: Handling components in module [modp_mkgm2_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.compgen.tcl 
INFO-FLOW: Found component keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R
INFO-FLOW: Handling components in module [modp_NTT2_ext_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_mul_13s_8ns_13_4_1.
INFO-FLOW: Append model keygen_mul_mul_13s_8ns_13_4_1
INFO-FLOW: Handling components in module [modp_iNTT2_ext_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_31ns_31ns_62_1_1.
INFO-FLOW: Append model keygen_mul_31ns_31ns_62_1_1
INFO-FLOW: Found component keygen_mul_mul_13s_9ns_13_4_1.
INFO-FLOW: Append model keygen_mul_mul_13s_9ns_13_4_1
INFO-FLOW: Handling components in module [FFT_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.compgen.tcl 
INFO-FLOW: Handling components in module [iFFT_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.compgen.tcl 
INFO-FLOW: Found component keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R
INFO-FLOW: Handling components in module [fpr_rint] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.compgen.tcl 
INFO-FLOW: Handling components in module [zint_mod_small_signed_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_31ns_32ns_63_1_1.
INFO-FLOW: Append model keygen_mul_31ns_32ns_63_1_1
INFO-FLOW: Handling components in module [zint_rebuild_CRT_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_25s_24ns_31_1_1.
INFO-FLOW: Append model keygen_mul_25s_24ns_31_1_1
INFO-FLOW: Found component keygen_mul_31s_24ns_31_1_1.
INFO-FLOW: Append model keygen_mul_31s_24ns_31_1_1
INFO-FLOW: Found component keygen_mul_25s_31s_31_1_1.
INFO-FLOW: Append model keygen_mul_25s_31s_31_1_1
INFO-FLOW: Found component keygen_mul_32ns_31ns_63_1_1.
INFO-FLOW: Append model keygen_mul_32ns_31ns_63_1_1
INFO-FLOW: Found component keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R
INFO-FLOW: Found component keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R
INFO-FLOW: Handling components in module [poly_big_to_fp_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.compgen.tcl 
INFO-FLOW: Handling components in module [poly_mul_fft_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.compgen.tcl 
INFO-FLOW: Handling components in module [make_fg_step_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_8ns_61s_61_1_1.
INFO-FLOW: Append model keygen_mul_8ns_61s_61_1_1
INFO-FLOW: Found component keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R
INFO-FLOW: Found component keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R
INFO-FLOW: Handling components in module [make_fg_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.compgen.tcl 
INFO-FLOW: Handling components in module [zint_co_reduce_mod_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_32ns_64s_64_1_1.
INFO-FLOW: Append model keygen_mul_32ns_64s_64_1_1
INFO-FLOW: Handling components in module [zint_bezout_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_64s_32ns_64_1_1.
INFO-FLOW: Append model keygen_mul_64s_32ns_64_1_1
INFO-FLOW: Handling components in module [poly_sub_scaled_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.compgen.tcl 
INFO-FLOW: Found component keygen_mul_31ns_32s_63_1_1.
INFO-FLOW: Append model keygen_mul_31ns_32s_63_1_1
INFO-FLOW: Handling components in module [poly_sub_scaled_ntt_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.compgen.tcl 
INFO-FLOW: Found component keygen_mac_muladd_13s_8ns_12ns_13_4_1.
INFO-FLOW: Append model keygen_mac_muladd_13s_8ns_12ns_13_4_1
INFO-FLOW: Found component keygen_ama_addmuladd_13s_13ns_8ns_12ns_13_4_1.
INFO-FLOW: Append model keygen_ama_addmuladd_13s_13ns_8ns_12ns_13_4_1
INFO-FLOW: Handling components in module [solve_NTRU_all_1] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.compgen.tcl 
INFO-FLOW: Found component keygen_ddiv_64ns_64ns_64_6_no_dsp_1.
INFO-FLOW: Append model keygen_ddiv_64ns_64ns_64_6_no_dsp_1
INFO-FLOW: Found component keygen_dcmp_64ns_64ns_1_1_no_dsp_1.
INFO-FLOW: Append model keygen_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: Found component keygen_mul_32ns_15ns_46_1_1.
INFO-FLOW: Append model keygen_mul_32ns_15ns_46_1_1
INFO-FLOW: Found component keygen_mul_8ns_64s_64_1_1.
INFO-FLOW: Append model keygen_mul_8ns_64s_64_1_1
INFO-FLOW: Found component keygen_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model keygen_mul_32s_34ns_65_1_1
INFO-FLOW: Found component keygen_srem_32s_6ns_6_36_seq_1.
INFO-FLOW: Append model keygen_srem_32s_6ns_6_36_seq_1
INFO-FLOW: Found component keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R
INFO-FLOW: Found component keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R
INFO-FLOW: Found component keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R.
INFO-FLOW: Append model keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R
INFO-FLOW: Handling components in module [solve_NTRU] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.compgen.tcl 
INFO-FLOW: Found component keygen_solve_NTRU_vla18_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_solve_NTRU_vla18_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [keygen] ... 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.compgen.tcl 
INFO-FLOW: Found component keygen_mux_63_64_1_1.
INFO-FLOW: Append model keygen_mux_63_64_1_1
INFO-FLOW: Found component keygen_mac_muladd_8s_8s_26s_26_4_1.
INFO-FLOW: Append model keygen_mac_muladd_8s_8s_26s_26_4_1
INFO-FLOW: Found component keygen_tmp2108_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_tmp2108_RAM_AUTO_1R1W
INFO-FLOW: Found component keygen_f_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_f_RAM_AUTO_1R1W
INFO-FLOW: Found component keygen_h_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_h_RAM_AUTO_1R1W
INFO-FLOW: Found component keygen_rt1_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_rt1_RAM_AUTO_1R1W
INFO-FLOW: Found component keygen_rt3_RAM_AUTO_1R1W.
INFO-FLOW: Append model keygen_rt3_RAM_AUTO_1R1W
INFO-FLOW: Found component keygen_gmem0_m_axi.
INFO-FLOW: Append model keygen_gmem0_m_axi
INFO-FLOW: Found component keygen_control_s_axi.
INFO-FLOW: Append model keygen_control_s_axi
INFO-FLOW: Append model process_block_111_112
INFO-FLOW: Append model get_rng_u64_82_101
INFO-FLOW: Append model poly_small_mkgauss
INFO-FLOW: Append model fpr_of
INFO-FLOW: Append model FFT
INFO-FLOW: Append model iFFT
INFO-FLOW: Append model mq_NTT
INFO-FLOW: Append model mq_NTT_1
INFO-FLOW: Append model mq_montysqr
INFO-FLOW: Append model compute_public_1
INFO-FLOW: Append model modp_montymul
INFO-FLOW: Append model modp_mkgm2_1
INFO-FLOW: Append model modp_NTT2_ext_1
INFO-FLOW: Append model modp_iNTT2_ext_1
INFO-FLOW: Append model FFT_1
INFO-FLOW: Append model iFFT_1
INFO-FLOW: Append model fpr_rint
INFO-FLOW: Append model zint_mod_small_signed_1
INFO-FLOW: Append model zint_rebuild_CRT_1
INFO-FLOW: Append model poly_big_to_fp_1
INFO-FLOW: Append model poly_mul_fft_1
INFO-FLOW: Append model make_fg_step_1
INFO-FLOW: Append model make_fg_1
INFO-FLOW: Append model zint_co_reduce_mod_1
INFO-FLOW: Append model zint_bezout_1
INFO-FLOW: Append model poly_sub_scaled_1
INFO-FLOW: Append model poly_sub_scaled_ntt_1
INFO-FLOW: Append model solve_NTRU_all_1
INFO-FLOW: Append model solve_NTRU
INFO-FLOW: Append model keygen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: keygen_process_block_111_112_RC_ROM_AUTO_1R keygen_mux_2561_64_1_1 keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R keygen_sitodp_64ns_64_2_no_dsp_1 keygen_dadddsub_64ns_64ns_64_2_full_dsp_1 keygen_dadd_64ns_64ns_64_2_full_dsp_1 keygen_dsub_64ns_64ns_64_2_full_dsp_1 keygen_dmul_64ns_64ns_64_2_max_dsp_1 keygen_FFT_fpr_gm_tab_ROM_AUTO_1R keygen_mul_mul_16ns_14ns_30_4_1 keygen_mul_mul_16s_14ns_16_4_1 keygen_mac_muladd_16ns_14ns_30ns_31_4_1 keygen_mq_NTT_GMb_ROM_AUTO_1R keygen_mul_mul_17s_17s_32_4_1 keygen_mac_muladd_16ns_14ns_32s_32_4_1 keygen_mul_mul_16ns_15ns_16_4_1 keygen_mul_mul_16s_17s_32_4_1 keygen_mul_mul_17s_16ns_32_4_1 keygen_am_addmul_15s_17s_14ns_32_4_1 keygen_ama_submuladd_1ns_16ns_14ns_22ns_30_4_1 keygen_compute_public_1_iGMb_ROM_AUTO_1R keygen_mul_32ns_32ns_63_1_1 keygen_mul_31s_31s_31_1_1 keygen_mul_31ns_32ns_62_1_1 keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R keygen_mul_mul_13s_8ns_13_4_1 keygen_mul_31ns_31ns_62_1_1 keygen_mul_mul_13s_9ns_13_4_1 keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R keygen_mul_31ns_32ns_63_1_1 keygen_mul_25s_24ns_31_1_1 keygen_mul_31s_24ns_31_1_1 keygen_mul_25s_31s_31_1_1 keygen_mul_32ns_31ns_63_1_1 keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R keygen_mul_8ns_61s_61_1_1 keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R keygen_mul_32ns_64s_64_1_1 keygen_mul_64s_32ns_64_1_1 keygen_mul_31ns_32s_63_1_1 keygen_mac_muladd_13s_8ns_12ns_13_4_1 keygen_ama_addmuladd_13s_13ns_8ns_12ns_13_4_1 keygen_ddiv_64ns_64ns_64_6_no_dsp_1 keygen_dcmp_64ns_64ns_1_1_no_dsp_1 keygen_mul_32ns_15ns_46_1_1 keygen_mul_8ns_64s_64_1_1 keygen_mul_32s_34ns_65_1_1 keygen_srem_32s_6ns_6_36_seq_1 keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R keygen_solve_NTRU_vla18_RAM_AUTO_1R1W keygen_mux_63_64_1_1 keygen_mac_muladd_8s_8s_26s_26_4_1 keygen_tmp2108_RAM_AUTO_1R1W keygen_f_RAM_AUTO_1R1W keygen_h_RAM_AUTO_1R1W keygen_rt1_RAM_AUTO_1R1W keygen_rt3_RAM_AUTO_1R1W keygen_gmem0_m_axi keygen_control_s_axi process_block_111_112 get_rng_u64_82_101 poly_small_mkgauss fpr_of FFT iFFT mq_NTT mq_NTT_1 mq_montysqr compute_public_1 modp_montymul modp_mkgm2_1 modp_NTT2_ext_1 modp_iNTT2_ext_1 FFT_1 iFFT_1 fpr_rint zint_mod_small_signed_1 zint_rebuild_CRT_1 poly_big_to_fp_1 poly_mul_fft_1 make_fg_step_1 make_fg_1 zint_co_reduce_mod_1 zint_bezout_1 poly_sub_scaled_1 poly_sub_scaled_ntt_1 solve_NTRU_all_1 solve_NTRU keygen
INFO-FLOW: Generating /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model keygen_process_block_111_112_RC_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mux_2561_64_1_1
INFO-FLOW: To file: write model keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_sitodp_64ns_64_2_no_dsp_1
INFO-FLOW: To file: write model keygen_dadddsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model keygen_dadd_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model keygen_dsub_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model keygen_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: To file: write model keygen_FFT_fpr_gm_tab_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_mul_16ns_14ns_30_4_1
INFO-FLOW: To file: write model keygen_mul_mul_16s_14ns_16_4_1
INFO-FLOW: To file: write model keygen_mac_muladd_16ns_14ns_30ns_31_4_1
INFO-FLOW: To file: write model keygen_mq_NTT_GMb_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_mul_17s_17s_32_4_1
INFO-FLOW: To file: write model keygen_mac_muladd_16ns_14ns_32s_32_4_1
INFO-FLOW: To file: write model keygen_mul_mul_16ns_15ns_16_4_1
INFO-FLOW: To file: write model keygen_mul_mul_16s_17s_32_4_1
INFO-FLOW: To file: write model keygen_mul_mul_17s_16ns_32_4_1
INFO-FLOW: To file: write model keygen_am_addmul_15s_17s_14ns_32_4_1
INFO-FLOW: To file: write model keygen_ama_submuladd_1ns_16ns_14ns_22ns_30_4_1
INFO-FLOW: To file: write model keygen_compute_public_1_iGMb_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_32ns_32ns_63_1_1
INFO-FLOW: To file: write model keygen_mul_31s_31s_31_1_1
INFO-FLOW: To file: write model keygen_mul_31ns_32ns_62_1_1
INFO-FLOW: To file: write model keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_mul_13s_8ns_13_4_1
INFO-FLOW: To file: write model keygen_mul_31ns_31ns_62_1_1
INFO-FLOW: To file: write model keygen_mul_mul_13s_9ns_13_4_1
INFO-FLOW: To file: write model keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_31ns_32ns_63_1_1
INFO-FLOW: To file: write model keygen_mul_25s_24ns_31_1_1
INFO-FLOW: To file: write model keygen_mul_31s_24ns_31_1_1
INFO-FLOW: To file: write model keygen_mul_25s_31s_31_1_1
INFO-FLOW: To file: write model keygen_mul_32ns_31ns_63_1_1
INFO-FLOW: To file: write model keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_8ns_61s_61_1_1
INFO-FLOW: To file: write model keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_mul_32ns_64s_64_1_1
INFO-FLOW: To file: write model keygen_mul_64s_32ns_64_1_1
INFO-FLOW: To file: write model keygen_mul_31ns_32s_63_1_1
INFO-FLOW: To file: write model keygen_mac_muladd_13s_8ns_12ns_13_4_1
INFO-FLOW: To file: write model keygen_ama_addmuladd_13s_13ns_8ns_12ns_13_4_1
INFO-FLOW: To file: write model keygen_ddiv_64ns_64ns_64_6_no_dsp_1
INFO-FLOW: To file: write model keygen_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: To file: write model keygen_mul_32ns_15ns_46_1_1
INFO-FLOW: To file: write model keygen_mul_8ns_64s_64_1_1
INFO-FLOW: To file: write model keygen_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model keygen_srem_32s_6ns_6_36_seq_1
INFO-FLOW: To file: write model keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R
INFO-FLOW: To file: write model keygen_solve_NTRU_vla18_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_mux_63_64_1_1
INFO-FLOW: To file: write model keygen_mac_muladd_8s_8s_26s_26_4_1
INFO-FLOW: To file: write model keygen_tmp2108_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_f_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_h_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_rt1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_rt3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keygen_gmem0_m_axi
INFO-FLOW: To file: write model keygen_control_s_axi
INFO-FLOW: To file: write model process_block_111_112
INFO-FLOW: To file: write model get_rng_u64_82_101
INFO-FLOW: To file: write model poly_small_mkgauss
INFO-FLOW: To file: write model fpr_of
INFO-FLOW: To file: write model FFT
INFO-FLOW: To file: write model iFFT
INFO-FLOW: To file: write model mq_NTT
INFO-FLOW: To file: write model mq_NTT_1
INFO-FLOW: To file: write model mq_montysqr
INFO-FLOW: To file: write model compute_public_1
INFO-FLOW: To file: write model modp_montymul
INFO-FLOW: To file: write model modp_mkgm2_1
INFO-FLOW: To file: write model modp_NTT2_ext_1
INFO-FLOW: To file: write model modp_iNTT2_ext_1
INFO-FLOW: To file: write model FFT_1
INFO-FLOW: To file: write model iFFT_1
INFO-FLOW: To file: write model fpr_rint
INFO-FLOW: To file: write model zint_mod_small_signed_1
INFO-FLOW: To file: write model zint_rebuild_CRT_1
INFO-FLOW: To file: write model poly_big_to_fp_1
INFO-FLOW: To file: write model poly_mul_fft_1
INFO-FLOW: To file: write model make_fg_step_1
INFO-FLOW: To file: write model make_fg_1
INFO-FLOW: To file: write model zint_co_reduce_mod_1
INFO-FLOW: To file: write model zint_bezout_1
INFO-FLOW: To file: write model poly_sub_scaled_1
INFO-FLOW: To file: write model poly_sub_scaled_ntt_1
INFO-FLOW: To file: write model solve_NTRU_all_1
INFO-FLOW: To file: write model solve_NTRU
INFO-FLOW: To file: write model keygen
INFO-FLOW: Generating /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=100.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db' modelList='keygen_process_block_111_112_RC_ROM_AUTO_1R
keygen_mux_2561_64_1_1
keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W
keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R
keygen_sitodp_64ns_64_2_no_dsp_1
keygen_dadddsub_64ns_64ns_64_2_full_dsp_1
keygen_dadd_64ns_64ns_64_2_full_dsp_1
keygen_dsub_64ns_64ns_64_2_full_dsp_1
keygen_dmul_64ns_64ns_64_2_max_dsp_1
keygen_FFT_fpr_gm_tab_ROM_AUTO_1R
keygen_mul_mul_16ns_14ns_30_4_1
keygen_mul_mul_16s_14ns_16_4_1
keygen_mac_muladd_16ns_14ns_30ns_31_4_1
keygen_mq_NTT_GMb_ROM_AUTO_1R
keygen_mul_mul_17s_17s_32_4_1
keygen_mac_muladd_16ns_14ns_32s_32_4_1
keygen_mul_mul_16ns_15ns_16_4_1
keygen_mul_mul_16s_17s_32_4_1
keygen_mul_mul_17s_16ns_32_4_1
keygen_am_addmul_15s_17s_14ns_32_4_1
keygen_ama_submuladd_1ns_16ns_14ns_22ns_30_4_1
keygen_compute_public_1_iGMb_ROM_AUTO_1R
keygen_mul_32ns_32ns_63_1_1
keygen_mul_31s_31s_31_1_1
keygen_mul_31ns_32ns_62_1_1
keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R
keygen_mul_mul_13s_8ns_13_4_1
keygen_mul_31ns_31ns_62_1_1
keygen_mul_mul_13s_9ns_13_4_1
keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R
keygen_mul_31ns_32ns_63_1_1
keygen_mul_25s_24ns_31_1_1
keygen_mul_31s_24ns_31_1_1
keygen_mul_25s_31s_31_1_1
keygen_mul_32ns_31ns_63_1_1
keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R
keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R
keygen_mul_8ns_61s_61_1_1
keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R
keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R
keygen_mul_32ns_64s_64_1_1
keygen_mul_64s_32ns_64_1_1
keygen_mul_31ns_32s_63_1_1
keygen_mac_muladd_13s_8ns_12ns_13_4_1
keygen_ama_addmuladd_13s_13ns_8ns_12ns_13_4_1
keygen_ddiv_64ns_64ns_64_6_no_dsp_1
keygen_dcmp_64ns_64ns_1_1_no_dsp_1
keygen_mul_32ns_15ns_46_1_1
keygen_mul_8ns_64s_64_1_1
keygen_mul_32s_34ns_65_1_1
keygen_srem_32s_6ns_6_36_seq_1
keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R
keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R
keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R
keygen_solve_NTRU_vla18_RAM_AUTO_1R1W
keygen_mux_63_64_1_1
keygen_mac_muladd_8s_8s_26s_26_4_1
keygen_tmp2108_RAM_AUTO_1R1W
keygen_f_RAM_AUTO_1R1W
keygen_h_RAM_AUTO_1R1W
keygen_rt1_RAM_AUTO_1R1W
keygen_rt3_RAM_AUTO_1R1W
keygen_gmem0_m_axi
keygen_control_s_axi
process_block_111_112
get_rng_u64_82_101
poly_small_mkgauss
fpr_of
FFT
iFFT
mq_NTT
mq_NTT_1
mq_montysqr
compute_public_1
modp_montymul
modp_mkgm2_1
modp_NTT2_ext_1
modp_iNTT2_ext_1
FFT_1
iFFT_1
fpr_rint
zint_mod_small_signed_1
zint_rebuild_CRT_1
poly_big_to_fp_1
poly_mul_fft_1
make_fg_step_1
make_fg_1
zint_co_reduce_mod_1
zint_bezout_1
poly_sub_scaled_1
poly_sub_scaled_ntt_1
solve_NTRU_all_1
solve_NTRU
keygen
' expOnly='0'
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.19 sec.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.22 sec.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.compgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'keygen_solve_NTRU_vla18_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'keygen_tmp2108_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'keygen_f_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'keygen_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'keygen_rt1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'keygen_rt3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.21 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.6 seconds. CPU system time: 0 seconds. Elapsed time: 8.67 seconds; current allocated memory: 1.183 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='keygen_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fpr_of
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/falconlab/hls_ip/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='keygen_process_block_111_112_RC_ROM_AUTO_1R
keygen_mux_2561_64_1_1
keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W
keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R
keygen_sitodp_64ns_64_2_no_dsp_1
keygen_dadddsub_64ns_64ns_64_2_full_dsp_1
keygen_dadd_64ns_64ns_64_2_full_dsp_1
keygen_dsub_64ns_64ns_64_2_full_dsp_1
keygen_dmul_64ns_64ns_64_2_max_dsp_1
keygen_FFT_fpr_gm_tab_ROM_AUTO_1R
keygen_mul_mul_16ns_14ns_30_4_1
keygen_mul_mul_16s_14ns_16_4_1
keygen_mac_muladd_16ns_14ns_30ns_31_4_1
keygen_mq_NTT_GMb_ROM_AUTO_1R
keygen_mul_mul_17s_17s_32_4_1
keygen_mac_muladd_16ns_14ns_32s_32_4_1
keygen_mul_mul_16ns_15ns_16_4_1
keygen_mul_mul_16s_17s_32_4_1
keygen_mul_mul_17s_16ns_32_4_1
keygen_am_addmul_15s_17s_14ns_32_4_1
keygen_ama_submuladd_1ns_16ns_14ns_22ns_30_4_1
keygen_compute_public_1_iGMb_ROM_AUTO_1R
keygen_mul_32ns_32ns_63_1_1
keygen_mul_31s_31s_31_1_1
keygen_mul_31ns_32ns_62_1_1
keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R
keygen_mul_mul_13s_8ns_13_4_1
keygen_mul_31ns_31ns_62_1_1
keygen_mul_mul_13s_9ns_13_4_1
keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R
keygen_mul_31ns_32ns_63_1_1
keygen_mul_25s_24ns_31_1_1
keygen_mul_31s_24ns_31_1_1
keygen_mul_25s_31s_31_1_1
keygen_mul_32ns_31ns_63_1_1
keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R
keygen_zint_rebuild_CRT_1_PRIMES_s_ROM_AUTO_1R
keygen_mul_8ns_61s_61_1_1
keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R
keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R
keygen_mul_32ns_64s_64_1_1
keygen_mul_64s_32ns_64_1_1
keygen_mul_31ns_32s_63_1_1
keygen_mac_muladd_13s_8ns_12ns_13_4_1
keygen_ama_addmuladd_13s_13ns_8ns_12ns_13_4_1
keygen_ddiv_64ns_64ns_64_6_no_dsp_1
keygen_dcmp_64ns_64ns_1_1_no_dsp_1
keygen_mul_32ns_15ns_46_1_1
keygen_mul_8ns_64s_64_1_1
keygen_mul_32s_34ns_65_1_1
keygen_srem_32s_6ns_6_36_seq_1
keygen_solve_NTRU_all_1_MAX_BL_LARGE_ROM_AUTO_1R
keygen_solve_NTRU_all_1_BITLENGTH_avg_ROM_AUTO_1R
keygen_solve_NTRU_all_1_BITLENGTH_std_ROM_AUTO_1R
keygen_solve_NTRU_vla18_RAM_AUTO_1R1W
keygen_mux_63_64_1_1
keygen_mac_muladd_8s_8s_26s_26_4_1
keygen_tmp2108_RAM_AUTO_1R1W
keygen_f_RAM_AUTO_1R1W
keygen_h_RAM_AUTO_1R1W
keygen_rt1_RAM_AUTO_1R1W
keygen_rt3_RAM_AUTO_1R1W
keygen_gmem0_m_axi
keygen_control_s_axi
process_block_111_112
get_rng_u64_82_101
poly_small_mkgauss
fpr_of
FFT
iFFT
mq_NTT
mq_NTT_1
mq_montysqr
compute_public_1
modp_montymul
modp_mkgm2_1
modp_NTT2_ext_1
modp_iNTT2_ext_1
FFT_1
iFFT_1
fpr_rint
zint_mod_small_signed_1
zint_rebuild_CRT_1
poly_big_to_fp_1
poly_mul_fft_1
make_fg_step_1
make_fg_1
zint_co_reduce_mod_1
zint_bezout_1
poly_sub_scaled_1
poly_sub_scaled_ntt_1
solve_NTRU_all_1
solve_NTRU
keygen
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.compgen.dataonly.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/process_block_111_112.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/get_rng_u64_82_101.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_small_mkgauss.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_of.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_NTT_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/mq_montysqr.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/compute_public_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_montymul.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_mkgm2_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_NTT2_ext_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/modp_iNTT2_ext_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/FFT_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/iFFT_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/fpr_rint.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_mod_small_signed_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_rebuild_CRT_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_big_to_fp_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_mul_fft_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_step_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/make_fg_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_co_reduce_mod_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/zint_bezout_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/poly_sub_scaled_ntt_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU_all_1.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/solve_NTRU.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.constraint.tcl 
Execute       sc_get_clocks keygen 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_dadd_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_dadddsub_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_ddiv_64ns_64ns_64_6_no_dsp_1_ip.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_dsub_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/falconlab/hls_ip/solution1/impl/misc/keygen_sitodp_64ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE keygen LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE keygen LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST keygen MODULE2INSTS {keygen keygen poly_small_mkgauss grp_poly_small_mkgauss_fu_1282 get_rng_u64_82_101 grp_get_rng_u64_82_101_fu_718 process_block_111_112 grp_process_block_111_112_fu_512 fpr_of {grp_fpr_of_fu_1317 grp_fpr_of_fu_3517 grp_fpr_of_fu_228} FFT {grp_FFT_fu_1324 grp_FFT_fu_1331} iFFT {grp_iFFT_fu_1338 grp_iFFT_fu_1345} compute_public_1 grp_compute_public_1_fu_1352 mq_NTT grp_mq_NTT_fu_320 mq_NTT_1 grp_mq_NTT_1_fu_328 mq_montysqr grp_mq_montysqr_fu_336 solve_NTRU grp_solve_NTRU_fu_1364 solve_NTRU_all_1 grp_solve_NTRU_all_1_fu_478 modp_mkgm2_1 {grp_modp_mkgm2_1_fu_3306 grp_modp_mkgm2_1_fu_826} modp_montymul {grp_modp_montymul_fu_184 grp_modp_montymul_fu_192 grp_modp_montymul_fu_442 grp_modp_montymul_fu_450 grp_modp_montymul_fu_797 grp_modp_montymul_fu_184 grp_modp_montymul_fu_192 grp_modp_montymul_fu_805 y_modp_montymul_fu_200 grp_modp_montymul_fu_255 grp_modp_montymul_fu_265 y_modp_montymul_fu_200 y_modp_montymul_fu_200 grp_modp_montymul_fu_3413 grp_modp_montymul_fu_3425 grp_modp_montymul_fu_3437 grp_modp_montymul_fu_442 grp_modp_montymul_fu_450 grp_modp_montymul_fu_3463 tmp_47_modp_montymul_fu_3473 tmp_48_modp_montymul_fu_3482 grp_modp_montymul_fu_442 grp_modp_montymul_fu_450 grp_modp_montymul_fu_800 y_modp_montymul_fu_200 grp_modp_montymul_fu_514 grp_modp_montymul_fu_524 y_modp_montymul_fu_200} make_fg_1 grp_make_fg_1_fu_3330 make_fg_step_1 grp_make_fg_step_1_fu_234 zint_rebuild_CRT_1 {grp_zint_rebuild_CRT_1_fu_780 grp_zint_rebuild_CRT_1_fu_3561 grp_zint_rebuild_CRT_1_fu_1154} modp_NTT2_ext_1 {grp_modp_NTT2_ext_1_fu_841 grp_modp_NTT2_ext_1_fu_281 grp_modp_NTT2_ext_1_fu_3357 grp_modp_NTT2_ext_1_fu_1171 grp_modp_NTT2_ext_1_fu_542} modp_iNTT2_ext_1 {grp_modp_iNTT2_ext_1_fu_854 grp_modp_iNTT2_ext_1_fu_3386} FFT_1 grp_FFT_1_fu_3500 iFFT_1 grp_iFFT_1_fu_3522 fpr_rint grp_fpr_rint_fu_3539 zint_mod_small_signed_1 grp_zint_mod_small_signed_1_fu_3545 poly_big_to_fp_1 grp_poly_big_to_fp_1_fu_3592 poly_mul_fft_1 grp_poly_mul_fft_1_fu_3613 zint_bezout_1 grp_zint_bezout_1_fu_3626 zint_co_reduce_mod_1 grp_zint_co_reduce_mod_1_fu_674 poly_sub_scaled_1 grp_poly_sub_scaled_1_fu_3632 poly_sub_scaled_ntt_1 grp_poly_sub_scaled_ntt_1_fu_3649} INST2MODULE {keygen keygen grp_poly_small_mkgauss_fu_1282 poly_small_mkgauss grp_get_rng_u64_82_101_fu_718 get_rng_u64_82_101 grp_process_block_111_112_fu_512 process_block_111_112 grp_fpr_of_fu_1317 fpr_of grp_FFT_fu_1324 FFT grp_FFT_fu_1331 FFT grp_iFFT_fu_1338 iFFT grp_iFFT_fu_1345 iFFT grp_compute_public_1_fu_1352 compute_public_1 grp_mq_NTT_fu_320 mq_NTT grp_mq_NTT_1_fu_328 mq_NTT_1 grp_mq_montysqr_fu_336 mq_montysqr grp_solve_NTRU_fu_1364 solve_NTRU grp_solve_NTRU_all_1_fu_478 solve_NTRU_all_1 grp_modp_mkgm2_1_fu_3306 modp_mkgm2_1 grp_modp_montymul_fu_184 modp_montymul grp_modp_montymul_fu_192 modp_montymul grp_make_fg_1_fu_3330 make_fg_1 grp_make_fg_step_1_fu_234 make_fg_step_1 grp_zint_rebuild_CRT_1_fu_780 zint_rebuild_CRT_1 grp_modp_montymul_fu_442 modp_montymul grp_modp_montymul_fu_450 modp_montymul grp_modp_montymul_fu_797 modp_montymul grp_modp_mkgm2_1_fu_826 modp_mkgm2_1 grp_modp_montymul_fu_805 modp_montymul grp_modp_NTT2_ext_1_fu_841 modp_NTT2_ext_1 y_modp_montymul_fu_200 modp_montymul grp_modp_iNTT2_ext_1_fu_854 modp_iNTT2_ext_1 grp_modp_montymul_fu_255 modp_montymul grp_modp_montymul_fu_265 modp_montymul grp_modp_NTT2_ext_1_fu_281 modp_NTT2_ext_1 grp_modp_NTT2_ext_1_fu_3357 modp_NTT2_ext_1 grp_modp_iNTT2_ext_1_fu_3386 modp_iNTT2_ext_1 grp_modp_montymul_fu_3413 modp_montymul grp_modp_montymul_fu_3425 modp_montymul grp_modp_montymul_fu_3437 modp_montymul grp_FFT_1_fu_3500 FFT_1 grp_fpr_of_fu_3517 fpr_of grp_iFFT_1_fu_3522 iFFT_1 grp_fpr_rint_fu_3539 fpr_rint grp_zint_mod_small_signed_1_fu_3545 zint_mod_small_signed_1 grp_zint_rebuild_CRT_1_fu_3561 zint_rebuild_CRT_1 grp_modp_montymul_fu_3463 modp_montymul tmp_47_modp_montymul_fu_3473 modp_montymul tmp_48_modp_montymul_fu_3482 modp_montymul grp_poly_big_to_fp_1_fu_3592 poly_big_to_fp_1 grp_fpr_of_fu_228 fpr_of grp_poly_mul_fft_1_fu_3613 poly_mul_fft_1 grp_zint_bezout_1_fu_3626 zint_bezout_1 grp_zint_co_reduce_mod_1_fu_674 zint_co_reduce_mod_1 grp_poly_sub_scaled_1_fu_3632 poly_sub_scaled_1 grp_poly_sub_scaled_ntt_1_fu_3649 poly_sub_scaled_ntt_1 grp_zint_rebuild_CRT_1_fu_1154 zint_rebuild_CRT_1 grp_modp_montymul_fu_800 modp_montymul grp_modp_NTT2_ext_1_fu_1171 modp_NTT2_ext_1 grp_modp_montymul_fu_514 modp_montymul grp_modp_montymul_fu_524 modp_montymul grp_modp_NTT2_ext_1_fu_542 modp_NTT2_ext_1} INSTDATA {keygen {DEPTH 1 CHILDREN {grp_poly_small_mkgauss_fu_1282 grp_fpr_of_fu_1317 grp_FFT_fu_1324 grp_FFT_fu_1331 grp_iFFT_fu_1338 grp_iFFT_fu_1345 grp_compute_public_1_fu_1352 grp_solve_NTRU_fu_1364}} grp_poly_small_mkgauss_fu_1282 {DEPTH 2 CHILDREN grp_get_rng_u64_82_101_fu_718} grp_get_rng_u64_82_101_fu_718 {DEPTH 3 CHILDREN grp_process_block_111_112_fu_512} grp_process_block_111_112_fu_512 {DEPTH 4 CHILDREN {}} grp_fpr_of_fu_1317 {DEPTH 2 CHILDREN {}} grp_FFT_fu_1324 {DEPTH 2 CHILDREN {}} grp_FFT_fu_1331 {DEPTH 2 CHILDREN {}} grp_iFFT_fu_1338 {DEPTH 2 CHILDREN {}} grp_iFFT_fu_1345 {DEPTH 2 CHILDREN {}} grp_compute_public_1_fu_1352 {DEPTH 2 CHILDREN {grp_mq_NTT_fu_320 grp_mq_NTT_1_fu_328 grp_mq_montysqr_fu_336}} grp_mq_NTT_fu_320 {DEPTH 3 CHILDREN {}} grp_mq_NTT_1_fu_328 {DEPTH 3 CHILDREN {}} grp_mq_montysqr_fu_336 {DEPTH 3 CHILDREN {}} grp_solve_NTRU_fu_1364 {DEPTH 2 CHILDREN {grp_solve_NTRU_all_1_fu_478 grp_modp_montymul_fu_514 grp_modp_montymul_fu_524 grp_modp_NTT2_ext_1_fu_542}} grp_solve_NTRU_all_1_fu_478 {DEPTH 3 CHILDREN {grp_modp_mkgm2_1_fu_3306 grp_make_fg_1_fu_3330 grp_modp_NTT2_ext_1_fu_3357 grp_modp_iNTT2_ext_1_fu_3386 grp_modp_montymul_fu_3413 grp_modp_montymul_fu_3425 grp_modp_montymul_fu_3437 grp_FFT_1_fu_3500 grp_fpr_of_fu_3517 grp_iFFT_1_fu_3522 grp_fpr_rint_fu_3539 grp_zint_mod_small_signed_1_fu_3545 grp_zint_rebuild_CRT_1_fu_3561 grp_modp_montymul_fu_3463 tmp_47_modp_montymul_fu_3473 tmp_48_modp_montymul_fu_3482 grp_poly_big_to_fp_1_fu_3592 grp_poly_mul_fft_1_fu_3613 grp_zint_bezout_1_fu_3626 grp_poly_sub_scaled_1_fu_3632 grp_poly_sub_scaled_ntt_1_fu_3649}} grp_modp_mkgm2_1_fu_3306 {DEPTH 4 CHILDREN {grp_modp_montymul_fu_184 grp_modp_montymul_fu_192}} grp_modp_montymul_fu_184 {DEPTH 7 CHILDREN {}} grp_modp_montymul_fu_192 {DEPTH 7 CHILDREN {}} grp_make_fg_1_fu_3330 {DEPTH 4 CHILDREN {grp_make_fg_step_1_fu_234 grp_modp_montymul_fu_255 grp_modp_montymul_fu_265 grp_modp_NTT2_ext_1_fu_281}} grp_make_fg_step_1_fu_234 {DEPTH 5 CHILDREN {grp_zint_rebuild_CRT_1_fu_780 grp_modp_montymul_fu_797 grp_modp_mkgm2_1_fu_826 grp_modp_montymul_fu_805 grp_modp_NTT2_ext_1_fu_841 grp_modp_iNTT2_ext_1_fu_854}} grp_zint_rebuild_CRT_1_fu_780 {DEPTH 6 CHILDREN {grp_modp_montymul_fu_442 grp_modp_montymul_fu_450}} grp_modp_montymul_fu_442 {DEPTH 6 CHILDREN {}} grp_modp_montymul_fu_450 {DEPTH 6 CHILDREN {}} grp_modp_montymul_fu_797 {DEPTH 6 CHILDREN {}} grp_modp_mkgm2_1_fu_826 {DEPTH 6 CHILDREN {grp_modp_montymul_fu_184 grp_modp_montymul_fu_192}} grp_modp_montymul_fu_805 {DEPTH 6 CHILDREN {}} grp_modp_NTT2_ext_1_fu_841 {DEPTH 6 CHILDREN y_modp_montymul_fu_200} y_modp_montymul_fu_200 {DEPTH 4 CHILDREN {}} grp_modp_iNTT2_ext_1_fu_854 {DEPTH 6 CHILDREN {}} grp_modp_montymul_fu_255 {DEPTH 5 CHILDREN {}} grp_modp_montymul_fu_265 {DEPTH 5 CHILDREN {}} grp_modp_NTT2_ext_1_fu_281 {DEPTH 5 CHILDREN y_modp_montymul_fu_200} grp_modp_NTT2_ext_1_fu_3357 {DEPTH 4 CHILDREN y_modp_montymul_fu_200} grp_modp_iNTT2_ext_1_fu_3386 {DEPTH 4 CHILDREN {}} grp_modp_montymul_fu_3413 {DEPTH 4 CHILDREN {}} grp_modp_montymul_fu_3425 {DEPTH 4 CHILDREN {}} grp_modp_montymul_fu_3437 {DEPTH 4 CHILDREN {}} grp_FFT_1_fu_3500 {DEPTH 4 CHILDREN {}} grp_fpr_of_fu_3517 {DEPTH 4 CHILDREN {}} grp_iFFT_1_fu_3522 {DEPTH 4 CHILDREN {}} grp_fpr_rint_fu_3539 {DEPTH 4 CHILDREN {}} grp_zint_mod_small_signed_1_fu_3545 {DEPTH 4 CHILDREN {}} grp_zint_rebuild_CRT_1_fu_3561 {DEPTH 4 CHILDREN {grp_modp_montymul_fu_442 grp_modp_montymul_fu_450}} grp_modp_montymul_fu_3463 {DEPTH 4 CHILDREN {}} tmp_47_modp_montymul_fu_3473 {DEPTH 4 CHILDREN {}} tmp_48_modp_montymul_fu_3482 {DEPTH 4 CHILDREN {}} grp_poly_big_to_fp_1_fu_3592 {DEPTH 4 CHILDREN grp_fpr_of_fu_228} grp_fpr_of_fu_228 {DEPTH 5 CHILDREN {}} grp_poly_mul_fft_1_fu_3613 {DEPTH 4 CHILDREN {}} grp_zint_bezout_1_fu_3626 {DEPTH 4 CHILDREN grp_zint_co_reduce_mod_1_fu_674} grp_zint_co_reduce_mod_1_fu_674 {DEPTH 5 CHILDREN {}} grp_poly_sub_scaled_1_fu_3632 {DEPTH 4 CHILDREN {}} grp_poly_sub_scaled_ntt_1_fu_3649 {DEPTH 4 CHILDREN {grp_zint_rebuild_CRT_1_fu_1154 grp_modp_montymul_fu_800 grp_modp_NTT2_ext_1_fu_1171}} grp_zint_rebuild_CRT_1_fu_1154 {DEPTH 5 CHILDREN {grp_modp_montymul_fu_442 grp_modp_montymul_fu_450}} grp_modp_montymul_fu_800 {DEPTH 5 CHILDREN {}} grp_modp_NTT2_ext_1_fu_1171 {DEPTH 5 CHILDREN y_modp_montymul_fu_200} grp_modp_montymul_fu_514 {DEPTH 3 CHILDREN {}} grp_modp_montymul_fu_524 {DEPTH 3 CHILDREN {}} grp_modp_NTT2_ext_1_fu_542 {DEPTH 3 CHILDREN y_modp_montymul_fu_200}} MODULEDATA {process_block_111_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_706_p2 SOURCE ../FalconHLS/code_hls/shake.c:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME RC_U SOURCE {} VARIABLE RC LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} get_rng_u64_82_101 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tmp_U SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME clen_fu_1026_p2 SOURCE ../FalconHLS/code_hls/shake.c:858 VARIABLE clen LOOP VITIS_LOOP_846_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln862_fu_1044_p2 SOURCE ../FalconHLS/code_hls/shake.c:862 VARIABLE sub_ln862 LOOP VITIS_LOOP_846_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME clen_2_fu_1062_p2 SOURCE ../FalconHLS/code_hls/shake.c:852 VARIABLE clen_2 LOOP VITIS_LOOP_863_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln843_fu_1072_p2 SOURCE ../FalconHLS/code_hls/shake.c:843 VARIABLE add_ln843 LOOP VITIS_LOOP_863_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln865_fu_1176_p2 SOURCE ../FalconHLS/code_hls/shake.c:865 VARIABLE add_ln865 LOOP VITIS_LOOP_863_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dptr_5_fu_1182_p2 SOURCE ../FalconHLS/code_hls/shake.c:866 VARIABLE dptr_5 LOOP VITIS_LOOP_863_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln863_fu_1194_p2 SOURCE ../FalconHLS/code_hls/shake.c:863 VARIABLE add_ln863 LOOP VITIS_LOOP_846_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln863_1_fu_1211_p2 SOURCE ../FalconHLS/code_hls/shake.c:863 VARIABLE add_ln863_1 LOOP VITIS_LOOP_846_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} poly_small_mkgauss {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_197_fu_1297_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4473 VARIABLE u_197 LOOP VITIS_LOOP_4473_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2618_fu_1473_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2618 VARIABLE add_ln2618 LOOP VITIS_LOOP_4476_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln2637_fu_1753_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2637 VARIABLE sub_ln2637 LOOP VITIS_LOOP_2629_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2630_fu_1509_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2630 VARIABLE add_ln2630 LOOP VITIS_LOOP_2629_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME f_d0 SOURCE ../FalconHLS/code_hls/keygen.c:4503 VARIABLE add_ln4503 LOOP VITIS_LOOP_4473_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME gauss_1024_12289_U SOURCE {} VARIABLE gauss_1024_12289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} FFT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i1_4_fu_306_p2 SOURCE ../FalconHLS/code_hls/fft.c:959 VARIABLE i1_4 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln965_fu_316_p2 SOURCE ../FalconHLS/code_hls/fft.c:965 VARIABLE add_ln965 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln974_fu_380_p2 SOURCE ../FalconHLS/code_hls/fft.c:974 VARIABLE add_ln974 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U91 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U92 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U87 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U93 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_8 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U94 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_8 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U88 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U87 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_re LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U88 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_im LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_2_full_dsp_1_U89 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_re_6 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_2_full_dsp_1_U90 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_im_6 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_401_p2 SOURCE ../FalconHLS/code_hls/fft.c:968 VARIABLE j_14 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_411_p2 SOURCE ../FalconHLS/code_hls/fft.c:959 VARIABLE j1 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln959_fu_417_p2 SOURCE ../FalconHLS/code_hls/fft.c:959 VARIABLE add_ln959 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_345_p2 SOURCE ../FalconHLS/code_hls/fft.c:953 VARIABLE u LOOP VITIS_LOOP_953_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME fpr_gm_tab_U SOURCE {} VARIABLE fpr_gm_tab LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 56 BRAM 8 URAM 0}} iFFT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i1_2_fu_326_p2 SOURCE ../FalconHLS/code_hls/fft.c:1459 VARIABLE i1_2 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1466_fu_336_p2 SOURCE ../FalconHLS/code_hls/fft.c:1466 VARIABLE add_ln1466 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1474_fu_442_p2 SOURCE ../FalconHLS/code_hls/fft.c:1474 VARIABLE add_ln1474 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U101 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_re LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U102 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_im LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_2_full_dsp_1_U103 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_re_4 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_2_full_dsp_1_U104 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_im_4 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U105 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U106 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U101 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U107 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_6 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U108 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_6 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U102 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_11_fu_448_p2 SOURCE ../FalconHLS/code_hls/fft.c:1468 VARIABLE j_11 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_454_p2 SOURCE ../FalconHLS/code_hls/fft.c:1459 VARIABLE j1 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1459_fu_459_p2 SOURCE ../FalconHLS/code_hls/fft.c:1459 VARIABLE add_ln1459 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_366_p2 SOURCE ../FalconHLS/code_hls/fft.c:1453 VARIABLE u LOOP VITIS_LOOP_1453_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_233_fu_492_p2 SOURCE ../FalconHLS/code_hls/fft.c:1493 VARIABLE u_233 LOOP VITIS_LOOP_1493_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U105 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i LOOP VITIS_LOOP_1493_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME fpr_gm_tab_U SOURCE {} VARIABLE fpr_gm_tab LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 56 BRAM 8 URAM 0}} mq_NTT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_205_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:515 VARIABLE i LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln519_fu_214_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:519 VARIABLE add_ln519 LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_258_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:525 VARIABLE add_ln525 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_14ns_30_4_1_U110 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U111 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_30ns_31_4_1_U112 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_30ns_31_4_1_U112 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_90_fu_324_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_90 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_92_fu_350_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_92 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_360_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:356 VARIABLE add_ln356 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_fu_370_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:356 VARIABLE d LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_3_fu_384_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:526 VARIABLE add_ln526_3 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_5_fu_411_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:373 VARIABLE d_5 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln527_fu_437_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:527 VARIABLE add_ln527 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_9_fu_268_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:521 VARIABLE j_9 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_278_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:515 VARIABLE j1 LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_284_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:515 VARIABLE add_ln515 LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME GMb_U SOURCE {} VARIABLE GMb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 1 URAM 0}} mq_NTT_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_215_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:515 VARIABLE i LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln519_fu_224_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:519 VARIABLE add_ln519 LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_267_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:525 VARIABLE add_ln525 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_14ns_30_4_1_U118 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U119 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_30ns_31_4_1_U120 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_30ns_31_4_1_U120 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_87_fu_337_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_87 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_89_fu_363_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_89 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_373_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:356 VARIABLE add_ln356 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_fu_383_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:356 VARIABLE d LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_1_fu_397_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:526 VARIABLE add_ln526_1 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_4_fu_424_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:373 VARIABLE d_4 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln527_fu_450_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:527 VARIABLE add_ln527 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_277_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:521 VARIABLE j_8 LOOP VITIS_LOOP_521_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_287_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:515 VARIABLE j1 LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_293_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:515 VARIABLE add_ln515 LOOP VITIS_LOOP_515_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME GMb_U SOURCE {} VARIABLE GMb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 1 URAM 0}} mq_montysqr {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_17s_32_4_1_U122 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U123 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U124 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U124 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_85_fu_51_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_86_fu_73_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} compute_public_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_234_fu_367_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:824 VARIABLE u_234 LOOP VITIS_LOOP_824_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln825_fu_403_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:825 VARIABLE add_ln825 LOOP VITIS_LOOP_824_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln826_fu_434_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:826 VARIABLE add_ln826 LOOP VITIS_LOOP_824_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_236_fu_459_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:830 VARIABLE u_236 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_30ns_31_4_1_U130 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_131 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_15ns_16_4_1_U128 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_4 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_14ns_30_4_1_U129 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_69 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_30ns_31_4_1_U130 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_2 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_134_fu_504_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_134 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_177_fu_530_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_177 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_17s_32_4_1_U131 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_140 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U132 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_6 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U133 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_70 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U133 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_3 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_146_fu_567_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_146 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_178_fu_589_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_178 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_17s_32_4_1_U134 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_154 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U135 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_8 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U136 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_71 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U136 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_4 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_155_fu_618_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_155 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_179_fu_640_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_179 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_17s_32_4_1_U137 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_157 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U138 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_10 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U139 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_72 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U139 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_5 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_158_fu_670_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_158 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_180_fu_692_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_180 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_17s_32_4_1_U140 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_160 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U141 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_12 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U142 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_73 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U142 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_6 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_161_fu_721_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_161 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_181_fu_743_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_181 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_17s_32_4_1_U143 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_163 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U144 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_14 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U145 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_74 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U145 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_7 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_164_fu_773_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_164 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_182_fu_795_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_182 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_17s_32_4_1_U146 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_166 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U147 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_16 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U148 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_75 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U148 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_8 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_167_fu_828_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_167 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_183_fu_850_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_183 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_17s_32_4_1_U149 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_169 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U150 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_18 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U151 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_76 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U151 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_9 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_170_fu_884_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_170 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_184_fu_906_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:422 VARIABLE z_184 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_16ns_32_4_1_U152 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_172 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U153 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406_20 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U154 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_77 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U154 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_10 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_173_fu_935_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_173 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln834_fu_957_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:834 VARIABLE add_ln834 LOOP VITIS_LOOP_830_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_18_fu_1016_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:552 VARIABLE i_18 LOOP VITIS_LOOP_552_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_fu_1022_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:557 VARIABLE add_ln557 LOOP VITIS_LOOP_552_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln562_fu_1057_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:562 VARIABLE add_ln562 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_1096_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:356 VARIABLE add_ln356 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_fu_1106_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:356 VARIABLE d LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_13_fu_1141_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:373 VARIABLE d_13 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_15s_17s_14ns_32_4_1_U155 SOURCE ../FalconHLS/code_hls/vrfy.c:374 VARIABLE d_15 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_15s_17s_14ns_32_4_1_U155 SOURCE ../FalconHLS/code_hls/vrfy.c:405 VARIABLE z_175 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U156 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE mul_ln406 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U157 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w_79 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U157 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414_1 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_176_fu_1186_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_176 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln565_fu_1208_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:565 VARIABLE add_ln565 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_1068_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:558 VARIABLE j_12 LOOP VITIS_LOOP_558_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_1074_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:552 VARIABLE j1 LOOP VITIS_LOOP_552_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_fu_1079_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:552 VARIABLE add_ln552 LOOP VITIS_LOOP_552_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_17_fu_1229_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:586 VARIABLE m_17 LOOP VITIS_LOOP_586_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_1ns_16ns_14ns_22ns_30_4_1_U158 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE sub_ln406 LOOP VITIS_LOOP_586_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_1ns_16ns_14ns_22ns_30_4_1_U158 SOURCE ../FalconHLS/code_hls/vrfy.c:406 VARIABLE w LOOP VITIS_LOOP_586_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_1ns_16ns_14ns_22ns_30_4_1_U158 SOURCE ../FalconHLS/code_hls/vrfy.c:414 VARIABLE add_ln414 LOOP VITIS_LOOP_586_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_174_fu_1270_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:421 VARIABLE z_174 LOOP VITIS_LOOP_586_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln587_fu_1292_p2 SOURCE ../FalconHLS/code_hls/vrfy.c:587 VARIABLE add_ln587 LOOP VITIS_LOOP_586_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME iGMb_U SOURCE {} VARIABLE iGMb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 40 BRAM 3 URAM 0}} modp_montymul {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U169 SOURCE ../FalconHLS/code_hls/keygen.c:721 VARIABLE z LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U170 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE mul_ln722 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_1_1_U171 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE w LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_96_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE add_ln723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_fu_112_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE d LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE ../FalconHLS/code_hls/keygen.c:724 VARIABLE d_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} modp_mkgm2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_98_fu_229_p2 SOURCE ../FalconHLS/code_hls/keygen.c:672 VARIABLE z_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_fu_246_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_fu_280_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_328_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_368_p2 SOURCE ../FalconHLS/code_hls/keygen.c:954 VARIABLE k LOOP VITIS_LOOP_954_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME e_fu_384_p2 SOURCE ../FalconHLS/code_hls/keygen.c:806 VARIABLE e LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_448_p2 SOURCE ../FalconHLS/code_hls/keygen.c:808 VARIABLE i_14 LOOP VITIS_LOOP_808_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k_15_fu_459_p2 SOURCE ../FalconHLS/code_hls/keygen.c:960 VARIABLE k_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_202_fu_493_p2 SOURCE ../FalconHLS/code_hls/keygen.c:962 VARIABLE u_202 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln967_fu_540_p2 SOURCE ../FalconHLS/code_hls/keygen.c:967 VARIABLE add_ln967 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_560_p2 SOURCE ../FalconHLS/code_hls/keygen.c:968 VARIABLE add_ln968 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME REV10_U SOURCE {} VARIABLE REV10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 18 BRAM 1 URAM 0}} modp_NTT2_ext_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_299_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1236 VARIABLE u LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1241_fu_309_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1241 VARIABLE add_ln1241 LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1241_1_fu_322_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1241 VARIABLE add_ln1241_1 LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13s_8ns_13_4_1_U187 SOURCE ../FalconHLS/code_hls/keygen.c:1242 VARIABLE mul_ln1242 LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_549_p0 SOURCE ../FalconHLS/code_hls/keygen.c:1243 VARIABLE add_ln1243 LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13s_8ns_13_4_1_U188 SOURCE ../FalconHLS/code_hls/keygen.c:1243 VARIABLE mul_ln1243 LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_fu_369_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1244 VARIABLE v LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1238_fu_379_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1238 VARIABLE add_ln1238 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r1_fu_392_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1238 VARIABLE r1 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1238_2_fu_397_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1238 VARIABLE add_ln1238_2 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r2_fu_410_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1238 VARIABLE r2 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME vla18_d1 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE add_ln685_15 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_503_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_fu_538_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE add_ln697 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1244_1_fu_445_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1244 VARIABLE add_ln1244_1 LOOP VITIS_LOOP_1244_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v1_3_fu_450_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1236 VARIABLE v1_3 LOOP VITIS_LOOP_1236_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 0 URAM 0}} modp_iNTT2_ext_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_352_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1345 VARIABLE u LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1351_fu_362_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1351 VARIABLE add_ln1351 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1351_3_fu_375_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1351 VARIABLE add_ln1351_3 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13s_9ns_13_4_1_U203 SOURCE ../FalconHLS/code_hls/keygen.c:1352 VARIABLE mul_ln1352 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_844_p0 SOURCE ../FalconHLS/code_hls/keygen.c:1353 VARIABLE add_ln1353 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13s_9ns_13_4_1_U204 SOURCE ../FalconHLS/code_hls/keygen.c:1353 VARIABLE mul_ln1353 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_fu_426_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1354 VARIABLE v LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1348_fu_436_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE add_ln1348 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r1_fu_449_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE r1 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1348_7_fu_454_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE add_ln1348_7 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r2_fu_467_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE r2 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME vla18_d1 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE add_ln685_14 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_559_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_fu_594_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE add_ln697 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U197 SOURCE ../FalconHLS/code_hls/keygen.c:721 VARIABLE z_100 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U198 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE mul_ln722_4 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U199 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE w_60 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_1_fu_631_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE add_ln723_1 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_8_fu_647_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE d_8 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_9_fu_681_p2 SOURCE ../FalconHLS/code_hls/keygen.c:724 VARIABLE d_9 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1354_2_fu_502_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1354 VARIABLE add_ln1354_2 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v1_2_fu_507_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1345 VARIABLE v1_2 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1372_fu_322_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1372 VARIABLE sub_ln1372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_695_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1373 VARIABLE k_16 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_fu_716_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1329 VARIABLE r LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U200 SOURCE ../FalconHLS/code_hls/keygen.c:721 VARIABLE z LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U201 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE mul_ln722 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U202 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE w LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_782_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE add_ln723 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_fu_798_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE d LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_7_fu_832_p2 SOURCE ../FalconHLS/code_hls/keygen.c:724 VARIABLE d_7 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1373_2_fu_736_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1373 VARIABLE add_ln1373_2 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 20 BRAM 0 URAM 0}} FFT_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i1_3_fu_393_p2 SOURCE ../FalconHLS/code_hls/fft.c:959 VARIABLE i1_3 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln965_fu_403_p2 SOURCE ../FalconHLS/code_hls/fft.c:965 VARIABLE add_ln965 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln972_fu_475_p2 SOURCE ../FalconHLS/code_hls/fft.c:972 VARIABLE add_ln972 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln972_1_fu_656_p2 SOURCE ../FalconHLS/code_hls/fft.c:972 VARIABLE add_ln972_1 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln973_fu_490_p2 SOURCE ../FalconHLS/code_hls/fft.c:973 VARIABLE add_ln973 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln973_1_fu_503_p2 SOURCE ../FalconHLS/code_hls/fft.c:973 VARIABLE add_ln973_1 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln973_2_fu_684_p2 SOURCE ../FalconHLS/code_hls/fft.c:973 VARIABLE add_ln973_2 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln974_fu_518_p2 SOURCE ../FalconHLS/code_hls/fft.c:974 VARIABLE add_ln974 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln974_1_fu_531_p2 SOURCE ../FalconHLS/code_hls/fft.c:974 VARIABLE add_ln974_1 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln974_2_fu_551_p2 SOURCE ../FalconHLS/code_hls/fft.c:974 VARIABLE add_ln974_2 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln975_fu_562_p2 SOURCE ../FalconHLS/code_hls/fft.c:975 VARIABLE add_ln975 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln975_1_fu_575_p2 SOURCE ../FalconHLS/code_hls/fft.c:975 VARIABLE add_ln975_1 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln975_2_fu_616_p2 SOURCE ../FalconHLS/code_hls/fft.c:975 VARIABLE add_ln975_2 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U216 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U217 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U214 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U218 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_7 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U219 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_7 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U215 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U214 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_re LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U214 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_im LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U215 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_re_5 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U215 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_im_5 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_13_fu_590_p2 SOURCE ../FalconHLS/code_hls/fft.c:968 VARIABLE j_13 LOOP VITIS_LOOP_968_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_600_p2 SOURCE ../FalconHLS/code_hls/fft.c:959 VARIABLE j1 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln959_fu_606_p2 SOURCE ../FalconHLS/code_hls/fft.c:959 VARIABLE add_ln959 LOOP VITIS_LOOP_959_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_432_p2 SOURCE ../FalconHLS/code_hls/fft.c:953 VARIABLE u LOOP VITIS_LOOP_953_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME fpr_gm_tab_U SOURCE {} VARIABLE fpr_gm_tab LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 50 BRAM 8 URAM 0}} iFFT_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i1_1_fu_443_p2 SOURCE ../FalconHLS/code_hls/fft.c:1459 VARIABLE i1_1 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1466_fu_453_p2 SOURCE ../FalconHLS/code_hls/fft.c:1466 VARIABLE add_ln1466 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1472_fu_532_p2 SOURCE ../FalconHLS/code_hls/fft.c:1472 VARIABLE add_ln1472 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1472_1_fu_552_p2 SOURCE ../FalconHLS/code_hls/fft.c:1472 VARIABLE add_ln1472_1 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1473_fu_563_p2 SOURCE ../FalconHLS/code_hls/fft.c:1473 VARIABLE add_ln1473 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1473_1_fu_576_p2 SOURCE ../FalconHLS/code_hls/fft.c:1473 VARIABLE add_ln1473_1 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1473_2_fu_667_p2 SOURCE ../FalconHLS/code_hls/fft.c:1473 VARIABLE add_ln1473_2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1474_fu_591_p2 SOURCE ../FalconHLS/code_hls/fft.c:1474 VARIABLE add_ln1474 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1474_1_fu_604_p2 SOURCE ../FalconHLS/code_hls/fft.c:1474 VARIABLE add_ln1474_1 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1474_2_fu_681_p2 SOURCE ../FalconHLS/code_hls/fft.c:1474 VARIABLE add_ln1474_2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1475_fu_619_p2 SOURCE ../FalconHLS/code_hls/fft.c:1475 VARIABLE add_ln1475 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1475_1_fu_632_p2 SOURCE ../FalconHLS/code_hls/fft.c:1475 VARIABLE add_ln1475_1 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1475_2_fu_721_p2 SOURCE ../FalconHLS/code_hls/fft.c:1475 VARIABLE add_ln1475_2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U223 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_re LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U223 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_im LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U224 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_re_2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U224 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_im_2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U225 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U226 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U223 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U227 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_5 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U228 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_5 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U224 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_10_fu_647_p2 SOURCE ../FalconHLS/code_hls/fft.c:1468 VARIABLE j_10 LOOP VITIS_LOOP_1468_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_653_p2 SOURCE ../FalconHLS/code_hls/fft.c:1459 VARIABLE j1 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1459_fu_658_p2 SOURCE ../FalconHLS/code_hls/fft.c:1459 VARIABLE add_ln1459 LOOP VITIS_LOOP_1459_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_482_p2 SOURCE ../FalconHLS/code_hls/fft.c:1453 VARIABLE u LOOP VITIS_LOOP_1453_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_230_fu_845_p2 SOURCE ../FalconHLS/code_hls/fft.c:1493 VARIABLE u_230 LOOP VITIS_LOOP_1493_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1494_fu_863_p2 SOURCE ../FalconHLS/code_hls/fft.c:1494 VARIABLE add_ln1494 LOOP VITIS_LOOP_1493_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1494_1_fu_883_p2 SOURCE ../FalconHLS/code_hls/fft.c:1494 VARIABLE add_ln1494_1 LOOP VITIS_LOOP_1493_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U225 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i LOOP VITIS_LOOP_1493_4 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME fpr_gm_tab_U SOURCE {} VARIABLE fpr_gm_tab LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fpr_p2_tab_U SOURCE {} VARIABLE fpr_p2_tab LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 50 BRAM 8 URAM 0}} fpr_rint {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U233 SOURCE ../FalconHLS/code_hls/fpr.c:71 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_126_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE add_ln515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_140_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_208_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_6_fu_257_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE add_ln515_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_1_fu_271_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_4_fu_339_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U234 SOURCE ../FalconHLS/code_hls/fpr.c:73 VARIABLE dc_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_7_fu_397_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE add_ln515_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_2_fu_411_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_9_fu_479_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rp_fu_493_p2 SOURCE ../FalconHLS/code_hls/fpr.c:73 VARIABLE rp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U235 SOURCE ../FalconHLS/code_hls/fpr.c:74 VARIABLE dc_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_8_fu_543_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE add_ln515_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_3_fu_557_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_10_fu_625_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rn_fu_639_p2 SOURCE ../FalconHLS/code_hls/fpr.c:74 VARIABLE rn LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_679_p2 SOURCE ../FalconHLS/code_hls/fpr.c:99 VARIABLE add_ln99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_689_p2 SOURCE ../FalconHLS/code_hls/fpr.c:99 VARIABLE add_ln99_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} zint_mod_small_signed_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_179_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1510 VARIABLE u LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_1_1_U237 SOURCE ../FalconHLS/code_hls/keygen.c:721 VARIABLE z_10 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U238 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE mul_ln722 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U239 SOURCE ../FalconHLS/code_hls/keygen.c:722 VARIABLE w_4 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_216_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE add_ln723 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME d_1_fu_264_p2 SOURCE ../FalconHLS/code_hls/keygen.c:723 VARIABLE d_1 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_fu_244_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_fu_303_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE w LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_7_fu_383_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE x_7 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_fu_410_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_1_fu_420_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1544_fu_454_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE sub_ln1544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_469_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_fu_503_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE z LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} zint_rebuild_CRT_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_fu_529_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U248 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_1_fu_551_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U249 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_1 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U250 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_2_fu_569_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U251 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_2 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U252 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_3_fu_589_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U253 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_3 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U254 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_611_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_611_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_5 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U255 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_1_fu_622_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_1 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_fu_639_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_fu_674_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_711_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_1_fu_739_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1665 VARIABLE v_1 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1673_fu_749_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1673 VARIABLE add_ln1673 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1673_1_fu_762_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1673 VARIABLE add_ln1673_1 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_fu_785_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_13_fu_794_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1510 VARIABLE u_13 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_2_fu_800_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524_2 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_1_fu_813_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524_1 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_fu_839_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE w LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_3_fu_873_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1525 VARIABLE w_3 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_919_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE x_3 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_925_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_fu_959_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE add_ln697 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_18_fu_975_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1560 VARIABLE u_18 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1564_fu_985_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1564 VARIABLE add_ln1564 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1564_1_fu_998_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1564 VARIABLE add_ln1564_1 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1565_fu_1030_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1565 VARIABLE add_ln1565 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_63_1_1_U256 SOURCE ../FalconHLS/code_hls/keygen.c:1566 VARIABLE mul_ln1566 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1566_fu_1072_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1566 VARIABLE add_ln1566 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_8_fu_1082_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1566 VARIABLE z_8 LOOP VITIS_LOOP_1560_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1665_1_fu_1050_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1665 VARIABLE add_ln1665_1 LOOP VITIS_LOOP_1665_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_16_fu_1112_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1487 VARIABLE u_16 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1490_fu_1130_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE add_ln1490 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_31ns_63_1_1_U257 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE mul_ln1490 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_7_fu_1204_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE z_7 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1686_fu_1161_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1686 VARIABLE add_ln1686 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_15_fu_1181_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1646 VARIABLE u_15 LOOP zint_rebuild_CRTloop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_19_fu_1237_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1693 VARIABLE u_19 LOOP VITIS_LOOP_1693_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1598_fu_1247_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1598 VARIABLE add_ln1598 LOOP VITIS_LOOP_1693_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_fu_1257_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1580 VARIABLE u LOOP VITIS_LOOP_1591_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1598_2_fu_1263_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1598 VARIABLE add_ln1598_2 LOOP VITIS_LOOP_1591_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1598_1_fu_1276_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1598 VARIABLE add_ln1598_1 LOOP VITIS_LOOP_1591_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1599_fu_1308_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1599 VARIABLE add_ln1599 LOOP VITIS_LOOP_1591_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cc_2_fu_1370_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1606 VARIABLE cc_2 LOOP VITIS_LOOP_1591_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1607_fu_1376_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1607 VARIABLE sub_ln1607 LOOP VITIS_LOOP_1591_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_21_fu_1461_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1465 VARIABLE u_21 LOOP VITIS_LOOP_1465_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1468_fu_1471_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1468 VARIABLE add_ln1468 LOOP VITIS_LOOP_1465_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1468_1_fu_1484_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1468 VARIABLE add_ln1468_1 LOOP VITIS_LOOP_1465_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1469_fu_1516_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1469 VARIABLE add_ln1469 LOOP VITIS_LOOP_1465_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1693_1_fu_1536_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1693 VARIABLE add_ln1693_1 LOOP VITIS_LOOP_1693_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME PRIMES_p_U SOURCE {} VARIABLE PRIMES_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME PRIMES_s_U SOURCE {} VARIABLE PRIMES_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 42 BRAM 4 URAM 0}} poly_big_to_fp_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_201_fu_297_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2342 VARIABLE u_201 LOOP VITIS_LOOP_2342_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2352_1_fu_326_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2352 VARIABLE add_ln2352_1 LOOP VITIS_LOOP_2342_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_419_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2352 VARIABLE neg LOOP VITIS_LOOP_2342_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_37_fu_456_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2357 VARIABLE v_37 LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2360_fu_466_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2360 VARIABLE add_ln2360 LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2360_1_fu_479_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2360 VARIABLE add_ln2360_1 LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_fu_597_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2360 VARIABLE w LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_58_fu_603_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2358 VARIABLE w_58 LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_59_fu_632_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2363 VARIABLE w_59 LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U272 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE y_assign_s LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U271 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U272 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE fsc LOOP VITIS_LOOP_2357_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2366_fu_510_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2366 VARIABLE add_ln2366 LOOP VITIS_LOOP_2342_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2366_1_fu_550_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2366 VARIABLE add_ln2366_1 LOOP VITIS_LOOP_2342_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2342_1_fu_561_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2342 VARIABLE add_ln2342_1 LOOP VITIS_LOOP_2342_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_199_fu_351_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2337 VARIABLE u_199 LOOP VITIS_LOOP_2337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2338_fu_369_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2338 VARIABLE add_ln2338 LOOP VITIS_LOOP_2337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2338_1_fu_389_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2338 VARIABLE add_ln2338_1 LOOP VITIS_LOOP_2337_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} poly_mul_fft_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_198_fu_234_p2 SOURCE ../FalconHLS/code_hls/fft.c:511 VARIABLE u_198 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_248_p2 SOURCE ../FalconHLS/code_hls/fft.c:515 VARIABLE add_ln515 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_1_fu_268_p2 SOURCE ../FalconHLS/code_hls/fft.c:515 VARIABLE add_ln515_1 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_fu_279_p2 SOURCE ../FalconHLS/code_hls/fft.c:516 VARIABLE add_ln516 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_1_fu_292_p2 SOURCE ../FalconHLS/code_hls/fft.c:516 VARIABLE add_ln516_1 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_2_fu_346_p2 SOURCE ../FalconHLS/code_hls/fft.c:516 VARIABLE add_ln516_2 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_307_p2 SOURCE ../FalconHLS/code_hls/fft.c:517 VARIABLE add_ln517 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_1_fu_360_p2 SOURCE ../FalconHLS/code_hls/fft.c:517 VARIABLE add_ln517_1 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln518_fu_322_p2 SOURCE ../FalconHLS/code_hls/fft.c:518 VARIABLE add_ln518 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln518_1_fu_374_p2 SOURCE ../FalconHLS/code_hls/fft.c:518 VARIABLE add_ln518_1 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U281 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U282 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_2_full_dsp_1_U279 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U283 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_4 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U284 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_4 LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U280 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im LOOP VITIS_LOOP_511_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}}} AREA {DSP 50 BRAM 0 URAM 0}} make_fg_step_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2850_fu_911_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2850 VARIABLE add_ln2850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_61s_61_1_1_U289 SOURCE ../FalconHLS/code_hls/keygen.c:2858 VARIABLE mul_ln2858 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fs_fu_1006_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2858 VARIABLE fs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2841_fu_1012_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2841 VARIABLE add_ln2841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2859_fu_1048_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2859 VARIABLE add_ln2859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2859_1_fu_1054_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2859 VARIABLE add_ln2859_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_61_fu_1068_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2859 VARIABLE x_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2860_fu_1074_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2860 VARIABLE add_ln2860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME gm_fu_1088_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2860 VARIABLE gm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2861_fu_1098_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2861 VARIABLE add_ln2861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME igm_fu_1112_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2861 VARIABLE igm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2862_fu_1118_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2862 VARIABLE add_ln2862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t1_fu_1132_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2862 VARIABLE t1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_350_fu_1195_p2 SOURCE {} VARIABLE empty_350 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_351_fu_1215_p2 SOURCE {} VARIABLE empty_351 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_354_fu_1220_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2841 VARIABLE empty_354 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment_fu_1235_p2 SOURCE {} VARIABLE index_increment LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_1173_p2 SOURCE {} VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr_fu_1296_p2 SOURCE {} VARIABLE index_ptr LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr_cast_fu_1379_p2 SOURCE {} VARIABLE index_ptr_cast LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_339_fu_1385_p2 SOURCE {} VARIABLE empty_339 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_340_fu_1405_p2 SOURCE {} VARIABLE empty_340 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_343_fu_1410_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2841 VARIABLE empty_343 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_1358_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_211_fu_1443_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2869 VARIABLE u_211 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_fu_1461_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U290 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_61_fu_1483_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U291 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_61 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U292 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_64_fu_1499_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U293 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_64 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U294 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_65_fu_1515_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U295 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_65 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U296 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_1538_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_1538_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_70 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U297 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_6_fu_1552_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_6 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_fu_1569_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_fu_1605_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_fu_1613_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_39_fu_1622_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2880 VARIABLE v_39 LOOP VITIS_LOOP_2880_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_1_fu_1632_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872_1 LOOP VITIS_LOOP_2880_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_1645_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE x LOOP VITIS_LOOP_2880_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2881_fu_1674_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2881 VARIABLE add_ln2881 LOOP VITIS_LOOP_2880_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2881_1_fu_1686_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2881 VARIABLE add_ln2881_1 LOOP VITIS_LOOP_2880_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2880_2_fu_1669_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2880 VARIABLE add_ln2880_2 LOOP VITIS_LOOP_2880_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_62_fu_1739_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2880 VARIABLE x_62 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_4_fu_1744_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757_4 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_45_fu_1775_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2886 VARIABLE x_45 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_41_fu_1785_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2886 VARIABLE v_41 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_3_fu_1884_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872_3 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_50_fu_1896_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE x_50 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2889_fu_1807_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2889 VARIABLE add_ln2889 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2889_1_fu_1820_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2889 VARIABLE add_ln2889_1 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2890_fu_1846_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2890 VARIABLE add_ln2890 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2890_1_fu_1859_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2890 VARIABLE add_ln2890_1 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2886_1_fu_1879_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2886 VARIABLE add_ln2886_1 LOOP VITIS_LOOP_2886_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_5_fu_1916_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872_5 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_47_fu_1925_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2898 VARIABLE v_47 LOOP VITIS_LOOP_2898_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_6_fu_1935_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872_6 LOOP VITIS_LOOP_2898_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_54_fu_1948_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE x_54 LOOP VITIS_LOOP_2898_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2899_fu_1989_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2899 VARIABLE add_ln2899 LOOP VITIS_LOOP_2898_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2899_1_fu_2001_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2899 VARIABLE add_ln2899_1 LOOP VITIS_LOOP_2898_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2898_2_fu_1972_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2898 VARIABLE add_ln2898_2 LOOP VITIS_LOOP_2898_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_63_fu_1984_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2898 VARIABLE x_63 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_9_fu_2021_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872_9 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_58_fu_2033_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2904 VARIABLE x_58 LOOP make_fg_step_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_51_fu_2043_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2904 VARIABLE v_51 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2872_8_fu_2053_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE add_ln2872_8 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_60_fu_2154_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2872 VARIABLE x_60 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2907_fu_2070_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2907 VARIABLE add_ln2907 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2907_1_fu_2083_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2907 VARIABLE add_ln2907_1 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2908_fu_2109_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2908 VARIABLE add_ln2908 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2908_1_fu_2122_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2908 VARIABLE add_ln2908_1 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2904_1_fu_2142_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2904 VARIABLE add_ln2904_1 LOOP VITIS_LOOP_2904_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_133_fu_2178_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2849 VARIABLE u_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_66_fu_2223_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y_66 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U298 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656_14 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_67_fu_2245_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656_5 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U299 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_67 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U300 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657_14 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_68_fu_2263_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657_5 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U301 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_68 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U302 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658_14 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_69_fu_2283_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658_5 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U303 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_69 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U304 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659_5 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_4_fu_2305_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659_5 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_4_fu_2305_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_71 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U305 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i_4 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_110_fu_2316_p2 SOURCE ../FalconHLS/code_hls/keygen.c:672 VARIABLE z_110 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_5_fu_2328_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_5 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_113_fu_2364_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z_113 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_2398_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_2433_p2 SOURCE ../FalconHLS/code_hls/keygen.c:779 VARIABLE i_15 LOOP VITIS_LOOP_779_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_45_fu_2455_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2943 VARIABLE v_45 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_3_fu_2487_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524_3 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_fu_2519_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE w LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_866_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1525 VARIABLE w_64 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_64_fu_2596_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE x_64 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_207_fu_2507_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1520 VARIABLE u_207 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_fu_2606_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_3_fu_2619_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544_3 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1544_fu_2657_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE sub_ln1544 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_2673_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_121_fu_2708_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE z_121 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2944_fu_2715_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2944 VARIABLE add_ln2944 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2944_1_fu_2727_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2944 VARIABLE add_ln2944_1 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2943_1_fu_2643_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2943 VARIABLE add_ln2943_1 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2943_fu_2648_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2943 VARIABLE add_ln2943 LOOP VITIS_LOOP_2943_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_46_fu_2758_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2947 VARIABLE x_46 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_43_fu_2768_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2947 VARIABLE v_43 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2935_fu_2867_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2935 VARIABLE add_ln2935 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_53_fu_2878_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2935 VARIABLE x_53 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2951_fu_2790_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2951 VARIABLE add_ln2951 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2951_1_fu_2803_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2951 VARIABLE add_ln2951_1 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2952_fu_2829_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2952 VARIABLE add_ln2952 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2952_1_fu_2842_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2952 VARIABLE add_ln2952_1 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2947_1_fu_2862_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2947 VARIABLE add_ln2947_1 LOOP VITIS_LOOP_2947_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_50_fu_2903_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2956 VARIABLE v_50 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_5_fu_2939_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524_5 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_62_fu_2971_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE w_62 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_866_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1525 VARIABLE w_65 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_65_fu_3048_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE x_65 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_209_fu_2959_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1520 VARIABLE u_209 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_4_fu_3058_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544_4 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_5_fu_3071_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544_5 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1544_1_fu_3137_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE sub_ln1544_1 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_3_fu_3153_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697_3 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_123_fu_3188_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE z_123 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2958_fu_3095_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2958 VARIABLE add_ln2958 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2958_1_fu_3108_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2958 VARIABLE add_ln2958_1 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2956_1_fu_3123_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2956 VARIABLE add_ln2956_1 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2956_fu_3128_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2956 VARIABLE add_ln2956 LOOP VITIS_LOOP_2956_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2935_3_fu_2913_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2935 VARIABLE add_ln2935_3 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_55_fu_3206_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2961 VARIABLE x_55 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_49_fu_3216_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2961 VARIABLE v_49 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2935_2_fu_3226_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2935 VARIABLE add_ln2935_2 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_59_fu_3239_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2935 VARIABLE x_59 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2965_fu_3256_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2965 VARIABLE add_ln2965 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2965_1_fu_3269_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2965 VARIABLE add_ln2965_1 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2966_fu_3295_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2966 VARIABLE add_ln2966 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2966_1_fu_3308_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2966 VARIABLE add_ln2966_1 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2961_1_fu_3338_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2961 VARIABLE add_ln2961_1 LOOP VITIS_LOOP_2961_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_210_fu_3347_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2932 VARIABLE u_210 LOOP make_fg_step_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME MAX_BL_SMALL_U SOURCE {} VARIABLE MAX_BL_SMALL LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME PRIMES_p_U SOURCE {} VARIABLE PRIMES_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME PRIMES_g_U SOURCE {} VARIABLE PRIMES_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 129 BRAM 9 URAM 0}} make_fg_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME gt_fu_306_p2 SOURCE ../FalconHLS/code_hls/keygen.c:3010 VARIABLE gt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_212_fu_332_p2 SOURCE ../FalconHLS/code_hls/keygen.c:3008 VARIABLE u_212 LOOP make_fg_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_66_fu_392_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_66 LOOP make_fg_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3009_fu_410_p2 SOURCE ../FalconHLS/code_hls/keygen.c:3009 VARIABLE add_ln3009 LOOP make_fg_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_68_fu_450_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_68 LOOP make_fg_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3010_1_fu_456_p2 SOURCE ../FalconHLS/code_hls/keygen.c:3010 VARIABLE add_ln3010_1 LOOP make_fg_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_11_fu_485_p2 SOURCE ../FalconHLS/code_hls/keygen.c:3030 VARIABLE d_11 LOOP make_fg_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln3029_fu_491_p2 SOURCE ../FalconHLS/code_hls/keygen.c:3029 VARIABLE sub_ln3029 LOOP make_fg_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_572_p2 SOURCE ../FalconHLS/code_hls/keygen.c:808 VARIABLE i_17 LOOP VITIS_LOOP_808_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME gm_fu_583_p2 SOURCE ../FalconHLS/code_hls/keygen.c:967 VARIABLE gm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_214_fu_621_p2 SOURCE ../FalconHLS/code_hls/keygen.c:962 VARIABLE u_214 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln967_1_fu_649_p2 SOURCE ../FalconHLS/code_hls/keygen.c:967 VARIABLE add_ln967_1 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_687_p2 SOURCE ../FalconHLS/code_hls/keygen.c:968 VARIABLE add_ln968 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME REV10_U SOURCE {} VARIABLE REV10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 158 BRAM 10 URAM 0}} zint_co_reduce_mod_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U321 SOURCE ../FalconHLS/code_hls/keygen.c:1838 VARIABLE mul_ln1838 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U322 SOURCE ../FalconHLS/code_hls/keygen.c:1838 VARIABLE mul_ln1838_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fa_fu_465_p0 SOURCE ../FalconHLS/code_hls/keygen.c:1838 VARIABLE add_ln1838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U323 SOURCE ../FalconHLS/code_hls/keygen.c:1838 VARIABLE fa LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U324 SOURCE ../FalconHLS/code_hls/keygen.c:1839 VARIABLE mul_ln1839 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U325 SOURCE ../FalconHLS/code_hls/keygen.c:1839 VARIABLE mul_ln1839_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fb_fu_497_p0 SOURCE ../FalconHLS/code_hls/keygen.c:1839 VARIABLE add_ln1839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U326 SOURCE ../FalconHLS/code_hls/keygen.c:1839 VARIABLE fb LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_26_fu_520_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1840 VARIABLE u_26 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1844_fu_538_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1844 VARIABLE add_ln1844 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1845_fu_600_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1845 VARIABLE add_ln1845 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64s_64_1_1_U327 SOURCE ../FalconHLS/code_hls/keygen.c:1846 VARIABLE mul_ln1846 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64s_64_1_1_U329 SOURCE ../FalconHLS/code_hls/keygen.c:1846 VARIABLE mul_ln1846_1 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1847_fu_629_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1847 VARIABLE add_ln1847 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_31ns_63_1_1_U330 SOURCE ../FalconHLS/code_hls/keygen.c:1847 VARIABLE mul_ln1847 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1847_1_fu_680_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1847 VARIABLE add_ln1847_1 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1847_2_fu_686_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1847 VARIABLE add_ln1847_2 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME za_fu_699_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1847 VARIABLE za LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64s_64_1_1_U328 SOURCE ../FalconHLS/code_hls/keygen.c:1848 VARIABLE mul_ln1848 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64s_64_1_1_U331 SOURCE ../FalconHLS/code_hls/keygen.c:1848 VARIABLE mul_ln1848_1 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_31ns_63_1_1_U332 SOURCE ../FalconHLS/code_hls/keygen.c:1849 VARIABLE mul_ln1849 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1849_fu_723_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1849 VARIABLE add_ln1849 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1849_1_fu_729_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1849 VARIABLE add_ln1849_1 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME zb_fu_742_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1849 VARIABLE zb LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1851_2_fu_748_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1851 VARIABLE add_ln1851_2 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1851_fu_759_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1851 VARIABLE add_ln1851 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1851_1_fu_768_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1851 VARIABLE add_ln1851_1 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1852_1_fu_788_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1852 VARIABLE add_ln1852_1 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1852_fu_801_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1852 VARIABLE add_ln1852 LOOP VITIS_LOOP_1840_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1857_fu_569_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1857 VARIABLE add_ln1857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1858_fu_858_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1858 VARIABLE add_ln1858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_25_fu_887_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1795 VARIABLE u_25 LOOP VITIS_LOOP_1795_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1796_fu_909_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1796 VARIABLE add_ln1796 LOOP VITIS_LOOP_1795_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1796_1_fu_929_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1796 VARIABLE add_ln1796_1 LOOP VITIS_LOOP_1795_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_28_fu_1028_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1811 VARIABLE u_28 LOOP VITIS_LOOP_1811_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1814_fu_1050_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1814 VARIABLE add_ln1814 LOOP VITIS_LOOP_1811_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1815_fu_1070_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1815 VARIABLE add_ln1815 LOOP VITIS_LOOP_1811_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_30_fu_1152_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1795 VARIABLE u_30 LOOP VITIS_LOOP_1795_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1796_2_fu_1174_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1796 VARIABLE add_ln1796_2 LOOP VITIS_LOOP_1795_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1796_3_fu_1194_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1796 VARIABLE add_ln1796_3 LOOP VITIS_LOOP_1795_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_32_fu_1293_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1811 VARIABLE u_32 LOOP VITIS_LOOP_1811_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1814_1_fu_1315_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1814 VARIABLE add_ln1814_1 LOOP VITIS_LOOP_1811_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1815_1_fu_1335_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1815 VARIABLE add_ln1815_1 LOOP VITIS_LOOP_1811_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 44 BRAM 0 URAM 0}} zint_bezout_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_fu_706_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U343 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_6_fu_724_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U344 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U345 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_7_fu_742_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U346 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U347 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_10_fu_758_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U348 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_11_fu_776_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U349 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U350 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_12_fu_794_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U351 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U352 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_821_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_193_fu_845_p2 SOURCE {} VARIABLE empty_193 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_866_p2 SOURCE {} VARIABLE empty_194 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_15_fu_891_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln658_1_fu_886_p2 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U353 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U354 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_195_fu_921_p2 SOURCE {} VARIABLE empty_195 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_945_p2 SOURCE {} VARIABLE empty_196 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_966_p2 SOURCE {} VARIABLE empty_197 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U355 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln659_fu_1001_p2 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U356 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln659_1_fu_990_p2 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr7_sum_fu_1009_p2 SOURCE {} VARIABLE add_ptr7_sum LOOP {Loop 3} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_1027_p2 SOURCE {} VARIABLE empty_198 LOOP {Loop 3} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_200_fu_1072_p2 SOURCE {} VARIABLE empty_200 LOOP {Loop 4} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x0i_fu_1094_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U357 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE x0i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_1119_p2 SOURCE {} VARIABLE empty_201 LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_202_fu_1143_p2 SOURCE {} VARIABLE empty_202 LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_203_fu_1164_p2 SOURCE {} VARIABLE empty_203 LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y0i_fu_1184_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U358 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE y0i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_204_fu_1209_p2 SOURCE {} VARIABLE empty_204 LOOP {Loop 6} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_1233_p2 SOURCE {} VARIABLE empty_205 LOOP {Loop 6} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_1254_p2 SOURCE {} VARIABLE empty_206 LOOP {Loop 6} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2037_fu_1274_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2037 VARIABLE add_ln2037 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2069_fu_1307_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2069 VARIABLE add_ln2069 LOOP VITIS_LOOP_2066_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2070_fu_1328_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2070 VARIABLE add_ln2070 LOOP VITIS_LOOP_2066_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2076_fu_1427_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2076 VARIABLE add_ln2076 LOOP VITIS_LOOP_2066_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_1461_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2066 VARIABLE j_5 LOOP VITIS_LOOP_2066_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_hi_fu_1531_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2089 VARIABLE a_hi LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_hi_fu_1553_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2090 VARIABLE b_hi LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_1569_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2107 VARIABLE i_1 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rz_fu_1575_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2126 VARIABLE rz LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME a_lo_2_fu_1689_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2149 VARIABLE a_lo_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME a_hi_2_fu_1709_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2150 VARIABLE a_hi_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME pa_1_fu_1721_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2151 VARIABLE pa_1 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME pb_1_fu_1733_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2152 VARIABLE pb_1 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME b_lo_2_fu_1753_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2153 VARIABLE b_lo_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME b_hi_2_fu_1773_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2154 VARIABLE b_hi_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME qa_1_fu_1785_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2155 VARIABLE qa_1 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME qb_1_fu_1797_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2156 VARIABLE qb_1 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_lo_3_fu_1829_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2161 VARIABLE a_lo_3 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pa_2_fu_1849_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2162 VARIABLE pa_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pb_2_fu_1861_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2163 VARIABLE pb_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_lo_3_fu_1921_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2165 VARIABLE b_lo_3 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME qa_2_fu_1933_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2166 VARIABLE qa_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME qb_2_fu_1945_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2167 VARIABLE qb_2 LOOP VITIS_LOOP_2107_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_34_fu_1989_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1749 VARIABLE u_34 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1753_fu_2007_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1753 VARIABLE add_ln1753 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1754_fu_2028_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1754 VARIABLE add_ln1754 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_32ns_64_1_1_U359 SOURCE ../FalconHLS/code_hls/keygen.c:1755 VARIABLE mul_ln1755 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_32ns_64_1_1_U360 SOURCE ../FalconHLS/code_hls/keygen.c:1755 VARIABLE mul_ln1755_1 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_32ns_64_1_1_U361 SOURCE ../FalconHLS/code_hls/keygen.c:1756 VARIABLE mul_ln1756 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_32ns_64_1_1_U362 SOURCE ../FalconHLS/code_hls/keygen.c:1756 VARIABLE mul_ln1756_1 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1758_fu_2162_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1758 VARIABLE add_ln1758 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1759_fu_2191_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1759 VARIABLE add_ln1759 LOOP VITIS_LOOP_1749_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_33_fu_2237_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1716 VARIABLE u_33 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1719_fu_2255_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1719 VARIABLE add_ln1719 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME aw_6_fu_2322_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1720 VARIABLE aw_6 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1717_fu_2328_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1717 VARIABLE add_ln1717 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_35_fu_2353_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1716 VARIABLE u_35 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1719_1_fu_2371_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1719 VARIABLE add_ln1719_1 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME aw_8_fu_2514_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1720 VARIABLE aw_8 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1717_1_fu_2520_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1717 VARIABLE add_ln1717_1 LOOP VITIS_LOOP_1716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME pa_3_fu_2411_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2178 VARIABLE pa_3 LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME pb_3_fu_2430_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2179 VARIABLE pb_3 LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME qa_3_fu_2456_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2180 VARIABLE qa_3 LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME qb_3_fu_2475_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2181 VARIABLE qb_3 LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME num_3_fu_2482_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2043 VARIABLE num_3 LOOP VITIS_LOOP_2043_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2194_fu_2571_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2194 VARIABLE add_ln2194 LOOP VITIS_LOOP_2193_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_2592_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2193 VARIABLE j_7 LOOP VITIS_LOOP_2193_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln2196_fu_2614_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2196 VARIABLE sub_ln2196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 112 BRAM 0 URAM 0}} poly_sub_scaled_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub4_fu_308_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2414 VARIABLE sub4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub9_i_fu_322_p2 SOURCE {} VARIABLE sub9_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2415_fu_364_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2415 VARIABLE add_ln2415 LOOP VITIS_LOOP_2415_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_195_fu_374_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2415 VARIABLE u_195 LOOP VITIS_LOOP_2415_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2422_fu_392_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2422 VARIABLE add_ln2422 LOOP VITIS_LOOP_2415_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME kf_fu_412_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2422 VARIABLE kf LOOP VITIS_LOOP_2415_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_425_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2423 VARIABLE x LOOP VITIS_LOOP_2415_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_33_fu_435_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2427 VARIABLE v_33 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2222_1_fu_464_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2222 VARIABLE add_ln2222_1 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln2222_fu_506_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2222 VARIABLE sub_ln2222 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v_fu_539_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2233 VARIABLE v LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2234_fu_553_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2234 VARIABLE add_ln2234 LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2234_1_fu_566_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2234 VARIABLE add_ln2234_1 LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_63_1_1_U365 SOURCE ../FalconHLS/code_hls/keygen.c:2241 VARIABLE mul_ln2241 LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2241_fu_602_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2241 VARIABLE add_ln2241 LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2241_1_fu_717_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2241 VARIABLE add_ln2241_1 LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_fu_727_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2241 VARIABLE z LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_196_fu_623_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2225 VARIABLE u_196 LOOP VITIS_LOOP_2225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2431_fu_629_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2431 VARIABLE add_ln2431 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME kf_2_fu_639_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2435 VARIABLE kf_2 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_27_fu_645_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2437 VARIABLE x_27 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2439_fu_665_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2439 VARIABLE add_ln2439 LOOP VITIS_LOOP_2427_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} poly_sub_scaled_ntt_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tlen_fu_1240_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2463 VARIABLE tlen LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fk_fu_1286_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2466 VARIABLE fk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2467_fu_1306_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2467 VARIABLE add_ln2467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t1_fu_1320_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2467 VARIABLE t1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_assign_fu_1326_p2 SOURCE {} VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k_9_fu_1336_p2 SOURCE {} VARIABLE k_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_192_fu_1392_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2474 VARIABLE u_192 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_54_fu_1421_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y_54 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U378 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_55_fu_1443_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U379 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_55 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U380 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_56_fu_1461_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U381 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_56 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U382 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_57_fu_1481_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U383 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_57 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U384 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_1503_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_1503_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_58 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U385 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_83_fu_1514_p2 SOURCE ../FalconHLS/code_hls/keygen.c:672 VARIABLE z_83 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_fu_1526_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_fu_1561_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_1594_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_1629_p2 SOURCE ../FalconHLS/code_hls/keygen.c:779 VARIABLE i_11 LOOP VITIS_LOOP_779_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_12_fu_1657_p2 SOURCE ../FalconHLS/code_hls/keygen.c:954 VARIABLE k_12 LOOP VITIS_LOOP_954_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME e_fu_1663_p2 SOURCE ../FalconHLS/code_hls/keygen.c:806 VARIABLE e LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_1680_p2 SOURCE ../FalconHLS/code_hls/keygen.c:808 VARIABLE i_12 LOOP VITIS_LOOP_808_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_190_fu_1729_p2 SOURCE ../FalconHLS/code_hls/keygen.c:962 VARIABLE u_190 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln967_fu_1757_p2 SOURCE ../FalconHLS/code_hls/keygen.c:967 VARIABLE add_ln967 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_1780_p2 SOURCE ../FalconHLS/code_hls/keygen.c:968 VARIABLE add_ln968 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_1_fu_1797_p2 SOURCE ../FalconHLS/code_hls/keygen.c:968 VARIABLE add_ln968_1 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_26_fu_1822_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2485 VARIABLE v_26 LOOP VITIS_LOOP_2485_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2487_fu_1844_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2487 VARIABLE add_ln2487 LOOP VITIS_LOOP_2485_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_54_fu_1897_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_54 LOOP VITIS_LOOP_2485_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2487_1_fu_1907_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2487 VARIABLE add_ln2487_1 LOOP VITIS_LOOP_2485_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2487_2_fu_1920_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2487 VARIABLE add_ln2487_2 LOOP VITIS_LOOP_2485_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2490_fu_1864_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2490 VARIABLE add_ln2490 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_30_fu_1948_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2491 VARIABLE v_30 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2457_fu_1958_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2457 VARIABLE add_ln2457 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_22_fu_1971_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2457 VARIABLE x_22 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_fu_1980_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_191_fu_2007_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1510 VARIABLE u_191 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_3_fu_2013_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524_3 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1524_2_fu_2026_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE add_ln1524_2 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_55_fu_2052_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1524 VARIABLE w_55 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_57_fu_2086_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1525 VARIABLE w_57 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_26_fu_2132_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE x_26 LOOP VITIS_LOOP_1520_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_fu_2138_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1544_2_fu_2150_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE add_ln1544_2 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1544_fu_2203_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1544 VARIABLE sub_ln1544 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_2219_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_82_fu_2253_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE z_82 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2491_1_fu_2179_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2491 VARIABLE add_ln2491_1 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2491_2_fu_2184_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2491 VARIABLE add_ln2491_2 LOOP VITIS_LOOP_2490_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_19_fu_1997_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2490 VARIABLE x_19 LOOP VITIS_LOOP_2474_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_29_fu_2269_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2497 VARIABLE v_29 LOOP VITIS_LOOP_2497_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2457_2_fu_2279_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2457 VARIABLE add_ln2457_2 LOOP VITIS_LOOP_2497_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_2292_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2457 VARIABLE x LOOP VITIS_LOOP_2497_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2500_fu_2305_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2500 VARIABLE add_ln2500 LOOP VITIS_LOOP_2497_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2500_1_fu_2318_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2500 VARIABLE add_ln2500_1 LOOP VITIS_LOOP_2497_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2497_1_fu_2353_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2497 VARIABLE add_ln2497_1 LOOP VITIS_LOOP_2497_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_194_fu_2403_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1345 VARIABLE u_194 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1351_2_fu_2442_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1351 VARIABLE add_ln1351_2 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_8ns_12ns_13_4_1_U386 SOURCE ../FalconHLS/code_hls/keygen.c:1352 VARIABLE mul_ln1352 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13s_13ns_8ns_12ns_13_4_1_U387 SOURCE ../FalconHLS/code_hls/keygen.c:1353 VARIABLE add_ln1353 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13s_13ns_8ns_12ns_13_4_1_U387 SOURCE ../FalconHLS/code_hls/keygen.c:1353 VARIABLE mul_ln1353 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_8ns_12ns_13_4_1_U386 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE add_ln1348_1 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13s_13ns_8ns_12ns_13_4_1_U387 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE add_ln1348_3 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_32_fu_2468_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1354 VARIABLE v_32 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1348_fu_2478_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE add_ln1348 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r1_fu_2491_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE r1 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1348_2_fu_2496_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE add_ln1348_2 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r2_fu_2509_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1348 VARIABLE r2 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_13_fu_2594_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE add_ln685_13 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_2_fu_2601_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697_2 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_fu_2636_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE add_ln697 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1354_1_fu_2544_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1354 VARIABLE add_ln1354_1 LOOP iNTT_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v1_1_fu_2549_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1345 VARIABLE v1_1 LOOP iNTT_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_13_fu_2648_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1373 VARIABLE k_13 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1329_fu_2658_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1329 VARIABLE add_ln1329 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_13_fu_2671_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1329 VARIABLE r_13 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1373_1_fu_2691_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1373 VARIABLE add_ln1373_1 LOOP VITIS_LOOP_1373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub9_i_fu_2707_p2 SOURCE {} VARIABLE sub9_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_189_fu_2724_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2513 VARIABLE u_189 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2281_fu_2734_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2281 VARIABLE add_ln2281 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2281_2_fu_2739_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2281 VARIABLE add_ln2281_2 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2281_1_fu_2752_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2281 VARIABLE add_ln2281_1 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln2281_fu_2786_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2281 VARIABLE sub_ln2281 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v_fu_2819_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2292 VARIABLE v LOOP VITIS_LOOP_2284_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2293_fu_2833_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2293 VARIABLE add_ln2293 LOOP VITIS_LOOP_2284_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2293_1_fu_2846_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2293 VARIABLE add_ln2293_1 LOOP VITIS_LOOP_2284_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2297_fu_2870_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2297 VARIABLE add_ln2297 LOOP VITIS_LOOP_2284_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2297_1_fu_2883_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2297 VARIABLE add_ln2297_1 LOOP VITIS_LOOP_2284_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_188_fu_2903_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2284 VARIABLE u_188 LOOP VITIS_LOOP_2284_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2513_1_fu_2909_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2513 VARIABLE add_ln2513_1 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2513_2_fu_2914_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2513 VARIABLE add_ln2513_2 LOOP VITIS_LOOP_2513_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME REV10_U SOURCE {} VARIABLE REV10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 82 BRAM 5 URAM 0}} solve_NTRU_all_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_104_fu_3962_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4980 VARIABLE u_104 LOOP VITIS_LOOP_4980_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_8_fu_4033_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_8 LOOP VITIS_LOOP_4980_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_11_fu_4078_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_11 LOOP VITIS_LOOP_4980_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_108_fu_4100_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4990 VARIABLE u_108 LOOP VITIS_LOOP_4990_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_13_fu_4140_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_13 LOOP VITIS_LOOP_4990_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_15_fu_4179_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_15 LOOP VITIS_LOOP_4990_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_113_fu_4236_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5000 VARIABLE u_113 LOOP VITIS_LOOP_5000_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_265_fu_4321_p2 SOURCE {} VARIABLE empty_265 LOOP {Loop 21} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment297_cast_fu_4398_p2 SOURCE {} VARIABLE index_increment297_cast LOOP {Loop 21} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_17_fu_4438_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_23_fu_4504_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_23 LOOP VITIS_LOOP_5052_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_24_fu_4523_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5054 VARIABLE w_24 LOOP VITIS_LOOP_5052_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_25_fu_4545_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_25 LOOP VITIS_LOOP_5052_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5054_fu_4551_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5054 VARIABLE sub_ln5054 LOOP VITIS_LOOP_5052_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_116_fu_4464_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5052 VARIABLE u_116 LOOP VITIS_LOOP_5052_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_120_fu_4587_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5062 VARIABLE u_120 LOOP VITIS_LOOP_5062_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_27_fu_4682_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_30_fu_4748_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_30 LOOP VITIS_LOOP_5075_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_31_fu_4767_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5077 VARIABLE w_31 LOOP VITIS_LOOP_5075_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_32_fu_4789_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_32 LOOP VITIS_LOOP_5075_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5077_fu_4795_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5077 VARIABLE sub_ln5077 LOOP VITIS_LOOP_5075_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_124_fu_4708_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5075 VARIABLE u_124 LOOP VITIS_LOOP_5075_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_132_fu_4826_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5085 VARIABLE u_132 LOOP VITIS_LOOP_5085_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_6_fu_4905_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE add_ln685_6 LOOP VITIS_LOOP_5085_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_9_fu_4951_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE add_ln685_9 LOOP VITIS_LOOP_5085_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_136_fu_4967_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5104 VARIABLE u_136 LOOP VITIS_LOOP_5104_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3741_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE add_ln644 LOOP VITIS_LOOP_5104_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln644_fu_5031_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE sub_ln644 LOOP VITIS_LOOP_5104_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3747_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE add_ln644_1 LOOP VITIS_LOOP_5104_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln644_1_fu_5066_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE sub_ln644_1 LOOP VITIS_LOOP_5104_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_142_fu_5082_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5128 VARIABLE u_142 LOOP VITIS_LOOP_5128_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment285_cast_fu_5267_p2 SOURCE {} VARIABLE index_increment285_cast LOOP {Loop 28} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_150_fu_5296_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5139 VARIABLE u_150 LOOP VITIS_LOOP_5139_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_156_fu_5400_p2 SOURCE ../FalconHLS/code_hls/fft.c:248 VARIABLE u_156 LOOP VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_6_no_dsp_1_U410 SOURCE ../FalconHLS/code_hls/fpr.c:172 VARIABLE ib LOOP VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i2 LOOP VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i2_i LOOP VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_160_fu_5608_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5150 VARIABLE u_160 LOOP VITIS_LOOP_5150_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_35_fu_5701_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_35 LOOP VITIS_LOOP_5150_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_164_fu_5735_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5168 VARIABLE u_164 LOOP VITIS_LOOP_5168_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_37_fu_5775_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_37 LOOP VITIS_LOOP_5168_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_39_fu_5814_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_39 LOOP VITIS_LOOP_5168_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_167_fu_5851_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5175 VARIABLE u_167 LOOP VITIS_LOOP_5175_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3753_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP VITIS_LOOP_5175_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_fu_5912_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE add_ln697 LOOP VITIS_LOOP_5175_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3753_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697_1 LOOP VITIS_LOOP_5175_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln697_1_fu_5954_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE add_ln697_1 LOOP VITIS_LOOP_5175_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_169_fu_5975_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5186 VARIABLE u_169 LOOP VITIS_LOOP_5186_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3741_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE add_ln644_2 LOOP VITIS_LOOP_5186_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln644_2_fu_6019_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE sub_ln644_2 LOOP VITIS_LOOP_5186_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3747_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE add_ln644_3 LOOP VITIS_LOOP_5186_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln644_3_fu_6042_p2 SOURCE ../FalconHLS/code_hls/keygen.c:644 VARIABLE sub_ln644_3 LOOP VITIS_LOOP_5186_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_111_fu_6063_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4631 VARIABLE u_111 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_fu_6082_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U413 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_19_fu_6104_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U414 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_19 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U415 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_20_fu_6122_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U416 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_20 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U417 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_21_fu_6142_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U418 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_21 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U419 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_6164_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_fu_6164_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_42 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U420 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_fu_6175_p2 SOURCE ../FalconHLS/code_hls/keygen.c:672 VARIABLE z LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_fu_6187_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_14_fu_6223_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z_14 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_6257_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757 LOOP VITIS_LOOP_4631_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_6277_p2 SOURCE ../FalconHLS/code_hls/keygen.c:779 VARIABLE i_2 LOOP VITIS_LOOP_779_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_2_fu_6292_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4642 VARIABLE v_2 LOOP VITIS_LOOP_4640_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4642_1_fu_6325_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4642 VARIABLE add_ln4642_1 LOOP VITIS_LOOP_4640_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment405_cast_fu_6451_p2 SOURCE {} VARIABLE index_increment405_cast LOOP {Loop 4} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment393_cast_fu_6555_p2 SOURCE {} VARIABLE index_increment393_cast LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_158_fu_6590_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4664 VARIABLE u_158 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_24_fu_6609_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y_24 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U421 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656_6 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_25_fu_6631_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656_2 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U422 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_25 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U423 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657_6 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_26_fu_6647_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657_2 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U424 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_26 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U425 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658_6 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_27_fu_6663_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658_2 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U426 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_27 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U427 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659_2 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_1_fu_6686_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659_2 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_1_fu_6686_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_43 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U428 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i_1 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_4_fu_6700_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_4 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_1_fu_6717_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_1 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_43_fu_6753_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z_43 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_4_fu_6773_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4694 VARIABLE v_4 LOOP VITIS_LOOP_4694_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_19_fu_6859_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_19 LOOP VITIS_LOOP_4694_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4695_fu_6877_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4695 VARIABLE add_ln4695 LOOP VITIS_LOOP_4694_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_21_fu_6932_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_21 LOOP VITIS_LOOP_4694_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4696_fu_6939_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4696 VARIABLE add_ln4696 LOOP VITIS_LOOP_4694_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_1_fu_6809_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757_1 LOOP VITIS_LOOP_4664_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_118_fu_6969_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1407 VARIABLE u_118 LOOP VITIS_LOOP_1407_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1410_fu_6991_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1410 VARIABLE add_ln1410 LOOP VITIS_LOOP_1407_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1411_fu_7012_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1411 VARIABLE add_ln1411 LOOP VITIS_LOOP_1407_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_122_fu_7051_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1407 VARIABLE u_122 LOOP VITIS_LOOP_1407_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1410_1_fu_7073_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1410 VARIABLE add_ln1410_1 LOOP VITIS_LOOP_1407_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1411_1_fu_7094_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1411 VARIABLE add_ln1411_1 LOOP VITIS_LOOP_1407_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment381_cast_fu_7154_p2 SOURCE {} VARIABLE index_increment381_cast LOOP VITIS_LOOP_4664_3.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment369_cast_fu_7251_p2 SOURCE {} VARIABLE index_increment369_cast LOOP VITIS_LOOP_4664_3.5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment357_cast_fu_7344_p2 SOURCE {} VARIABLE index_increment357_cast LOOP VITIS_LOOP_4664_3.6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_12_fu_7419_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4730 VARIABLE v_12 LOOP VITIS_LOOP_4729_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4730_1_fu_7451_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4730 VARIABLE add_ln4730_1 LOOP VITIS_LOOP_4729_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_16_fu_7500_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4776 VARIABLE v_16 LOOP VITIS_LOOP_4775_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4788_fu_7658_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4788 VARIABLE add_ln4788 LOOP VITIS_LOOP_4775_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4790_fu_7703_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4790 VARIABLE add_ln4790 LOOP VITIS_LOOP_4775_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln4776_1_fu_7548_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4776 VARIABLE add_ln4776_1 LOOP VITIS_LOOP_4775_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_20_fu_7749_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4802 VARIABLE v_20 LOOP VITIS_LOOP_4801_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment345_cast_fu_7889_p2 SOURCE {} VARIABLE index_increment345_cast LOOP {Loop 7} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr_i_sum_fu_7920_p2 SOURCE {} VARIABLE add_ptr_i_sum LOOP {Loop 8} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr_i628_sum_fu_7965_p2 SOURCE {} VARIABLE add_ptr_i628_sum LOOP {Loop 8} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment333_cast_fu_8007_p2 SOURCE {} VARIABLE index_increment333_cast LOOP {Loop 8} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr_i628_sum1016_fu_8038_p2 SOURCE {} VARIABLE add_ptr_i628_sum1016 LOOP {Loop 9} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment321_cast_fu_8115_p2 SOURCE {} VARIABLE index_increment321_cast LOOP {Loop 9} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_130_fu_8144_p2 SOURCE ../FalconHLS/code_hls/fft.c:480 VARIABLE u_130 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U408 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_1 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U409 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_1 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U405 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_2 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_2 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE fpct_d_re_1 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U408 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test1_3 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U409 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE test2_3 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U405 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE fpct_d_im_1 LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE add_i_i LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U405 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE add_i9_i LOOP VITIS_LOOP_480_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_134_fu_8582_p2 SOURCE ../FalconHLS/code_hls/fft.c:225 VARIABLE u_134 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE x_assign_7 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_s LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x_assign_8 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE x_assign_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_3 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE y_assign_4 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x_assign_9 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_6_no_dsp_1_U410 SOURCE ../FalconHLS/code_hls/fpr.c:172 VARIABLE div_i_i LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_140_fu_8848_p2 SOURCE ../FalconHLS/code_hls/fft.c:580 VARIABLE u_140 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i3_i LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_146_fu_9059_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4901 VARIABLE u_146 LOOP VITIS_LOOP_4901_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_148_fu_9213_p2 SOURCE ../FalconHLS/code_hls/fft.c:464 VARIABLE u_148 LOOP VITIS_LOOP_464_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE sub_i_i2 LOOP VITIS_LOOP_464_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_154_fu_9336_p2 SOURCE ../FalconHLS/code_hls/fft.c:464 VARIABLE u_154 LOOP VITIS_LOOP_464_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:142 VARIABLE sub_i_i3 LOOP VITIS_LOOP_464_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr304_fu_9516_p2 SOURCE {} VARIABLE index_ptr304 LOOP {Loop 16} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr304_cast_fu_9489_p2 SOURCE {} VARIABLE index_ptr304_cast LOOP {Loop 16} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_258_fu_9521_p2 SOURCE {} VARIABLE empty_258 LOOP {Loop 16} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr_i628_sum1051_fu_9548_p2 SOURCE {} VARIABLE add_ptr_i628_sum1051 LOOP {Loop 16} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_162_fu_9613_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4932 VARIABLE u_162 LOOP VITIS_LOOP_4932_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_106_fu_9766_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1487 VARIABLE u_106 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_15ns_46_1_1_U429 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE mul_ln1490 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_34_fu_9807_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE z_34 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_110_fu_9846_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1487 VARIABLE u_110 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1490_fu_9864_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE add_ln1490 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_15ns_46_1_1_U430 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE mul_ln1490_1 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_40_fu_9910_p2 SOURCE ../FalconHLS/code_hls/keygen.c:1490 VARIABLE z_40 LOOP VITIS_LOOP_1487_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME logn_fu_9940_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5203 VARIABLE logn LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5220_fu_3937_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5220 VARIABLE add_ln5220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_61s_61_1_1_U431 SOURCE ../FalconHLS/code_hls/keygen.c:5228 VARIABLE mul_ln5228 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_290_fu_10145_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5196 VARIABLE empty_290 LOOP {Loop 36} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_293_fu_10165_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE empty_293 LOOP {Loop 36} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment273_fu_10180_p2 SOURCE {} VARIABLE index_increment273 LOOP {Loop 36} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr268_fu_10241_p2 SOURCE {} VARIABLE index_ptr268 LOOP {Loop 35} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr268_cast_fu_10435_p2 SOURCE {} VARIABLE index_ptr268_cast LOOP {Loop 35} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_280_fu_10441_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5196 VARIABLE empty_280 LOOP {Loop 35} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_281_fu_10246_p2 SOURCE {} VARIABLE empty_281 LOOP {Loop 35} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_284_fu_10461_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE empty_284 LOOP {Loop 35} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5246_1_fu_10324_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5246 VARIABLE add_ln5246_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5247_1_fu_10343_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5247 VARIABLE add_ln5247_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_64s_64_1_1_U432 SOURCE ../FalconHLS/code_hls/keygen.c:5252 VARIABLE mul_ln5252 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr256_fu_10523_p2 SOURCE {} VARIABLE index_ptr256 LOOP {Loop 37} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr256_cast_fu_10487_p2 SOURCE {} VARIABLE index_ptr256_cast LOOP {Loop 37} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_300_fu_10528_p2 SOURCE {} VARIABLE empty_300 LOOP {Loop 37} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_303_fu_10508_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5264 VARIABLE empty_303 LOOP {Loop 37} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_311_fu_10686_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5264 VARIABLE empty_311 LOOP {Loop 38} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment261_fu_10701_p2 SOURCE {} VARIABLE index_increment261 LOOP {Loop 38} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_assign_5_fu_10642_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5220 VARIABLE x_assign_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5263_fu_10651_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5263 VARIABLE add_ln5263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_128_fu_10725_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5260 VARIABLE u_128 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_29_fu_10846_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y_29 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U433 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656_8 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_30_fu_10868_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656_3 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U434 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_30 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U435 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657_8 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_31_fu_10886_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657_3 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U436 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_31 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U437 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658_8 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_32_fu_10906_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658_3 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U438 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_32 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U439 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659_3 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_2_fu_10928_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659_3 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_2_fu_10928_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_45 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U440 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i_2 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_49_fu_10939_p2 SOURCE ../FalconHLS/code_hls/keygen.c:672 VARIABLE z_49 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_2_fu_10951_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_2 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_50_fu_10987_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z_50 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_2_fu_11021_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757_2 LOOP solve_NTRU_intermediate_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_11056_p2 SOURCE ../FalconHLS/code_hls/keygen.c:779 VARIABLE i_4 LOOP VITIS_LOOP_779_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_6_fu_11081_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5272 VARIABLE v_6 LOOP solve_NTRU_intermediate_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5263_1_fu_11091_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5263 VARIABLE add_ln5263_1 LOOP solve_NTRU_intermediate_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5263_2_fu_11105_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5263 VARIABLE add_ln5263_2 LOOP solve_NTRU_intermediate_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5263_3_fu_11128_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5263 VARIABLE add_ln5263_3 LOOP solve_NTRU_intermediate_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5272_1_fu_11114_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5272 VARIABLE add_ln5272_1 LOOP solve_NTRU_intermediate_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5272_2_fu_11119_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5272 VARIABLE add_ln5272_2 LOOP solve_NTRU_intermediate_loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr6274_sum27161_fu_10731_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5247 VARIABLE add_ptr6274_sum27161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr68828_sum159_fu_10743_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5247 VARIABLE add_ptr68828_sum159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr68929_sum157_fu_10756_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5247 VARIABLE add_ptr68929_sum157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr69030_sum155_fu_10769_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5247 VARIABLE add_ptr69030_sum155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ptr72633_sum153_fu_10791_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5247 VARIABLE add_ptr72633_sum153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub740_fu_10805_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5203 VARIABLE sub740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_assign_3_fu_10821_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5219 VARIABLE x_assign_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_152_fu_11171_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5286 VARIABLE u_152 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_34_fu_11370_p2 SOURCE ../FalconHLS/code_hls/keygen.c:655 VARIABLE y_34 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_24ns_31_1_1_U441 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE mul_ln656_10 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_35_fu_11392_p0 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE sub_ln656_4 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_24ns_31_1_1_U442 SOURCE ../FalconHLS/code_hls/keygen.c:656 VARIABLE y_35 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U443 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE mul_ln657_10 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_36_fu_11410_p0 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE sub_ln657_4 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U444 SOURCE ../FalconHLS/code_hls/keygen.c:657 VARIABLE y_36 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U445 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE mul_ln658_10 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_37_fu_11430_p0 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE sub_ln658_4 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U446 SOURCE ../FalconHLS/code_hls/keygen.c:658 VARIABLE y_37 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_31s_31_1_1_U447 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE mul_ln659_4 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_3_fu_11452_p0 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE sub_ln659_4 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p0i_3_fu_11452_p1 SOURCE ../FalconHLS/code_hls/keygen.c:659 VARIABLE y_46 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31s_31s_31_1_1_U448 SOURCE ../FalconHLS/code_hls/keygen.c:660 VARIABLE p0i_3 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_52_fu_11463_p2 SOURCE ../FalconHLS/code_hls/keygen.c:672 VARIABLE z_52 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln685_3_fu_11475_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE sub_ln685_3 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_53_fu_11511_p2 SOURCE ../FalconHLS/code_hls/keygen.c:685 VARIABLE z_53 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_3_fu_11545_p2 SOURCE ../FalconHLS/code_hls/keygen.c:757 VARIABLE add_ln757_3 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_11605_p2 SOURCE ../FalconHLS/code_hls/keygen.c:779 VARIABLE i_6 LOOP VITIS_LOOP_779_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_10_fu_11627_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5330 VARIABLE v_10 LOOP solve_NTRU_intermediate_loop22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_4_fu_11637_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_4 LOOP solve_NTRU_intermediate_loop22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_5_fu_11651_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_5 LOOP solve_NTRU_intermediate_loop22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5333_fu_11665_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5333 VARIABLE add_ln5333 LOOP solve_NTRU_intermediate_loop22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5335_fu_11682_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5335 VARIABLE add_ln5335 LOOP solve_NTRU_intermediate_loop22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5330_1_fu_11660_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5330 VARIABLE add_ln5330_1 LOOP solve_NTRU_intermediate_loop22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_fu_11580_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_2_fu_11585_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_2 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_8_fu_11723_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5317 VARIABLE v_8 LOOP solve_NTRU_intermediate_loop21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_1_fu_11733_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_1 LOOP solve_NTRU_intermediate_loop21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_3_fu_11738_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_3 LOOP solve_NTRU_intermediate_loop21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5320_fu_11765_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5320 VARIABLE add_ln5320 LOOP solve_NTRU_intermediate_loop21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5321_fu_11778_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5321 VARIABLE add_ln5321 LOOP solve_NTRU_intermediate_loop21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5317_1_fu_11752_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5317 VARIABLE add_ln5317_1 LOOP solve_NTRU_intermediate_loop21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5349_fu_11705_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5349 VARIABLE add_ln5349 LOOP solve_NTRU_intermediate_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_14_fu_11800_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5350 VARIABLE v_14 LOOP solve_NTRU_intermediate_loop23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_6_fu_11810_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_6 LOOP solve_NTRU_intermediate_loop23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_7_fu_11838_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_7 LOOP solve_NTRU_intermediate_loop23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5353_fu_11829_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5353 VARIABLE add_ln5353 LOOP solve_NTRU_intermediate_loop23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5354_fu_11847_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5354 VARIABLE add_ln5354 LOOP solve_NTRU_intermediate_loop23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5350_1_fu_11824_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5350 VARIABLE add_ln5350_1 LOOP solve_NTRU_intermediate_loop23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_18_fu_11861_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5390 VARIABLE v_18 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_8_fu_11871_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_8 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5199_9_fu_11876_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5199 VARIABLE add_ln5199_9 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5396_fu_11897_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5396 VARIABLE add_ln5396 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5397_fu_11908_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5397 VARIABLE add_ln5397 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5398_fu_11913_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5398 VARIABLE add_ln5398 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5399_fu_11918_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5399 VARIABLE add_ln5399 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5400_fu_11928_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5400 VARIABLE add_ln5400 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5401_fu_11938_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5401 VARIABLE add_ln5401 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5403_fu_11972_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5403 VARIABLE add_ln5403 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5405_fu_11985_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5405 VARIABLE add_ln5405 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5390_1_fu_11943_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5390 VARIABLE add_ln5390_1 LOOP solve_NTRU_intermediate_loop24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rt4_fu_11207_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5482 VARIABLE rt4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5484_fu_11223_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5484 VARIABLE add_ln5484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5484_1_fu_12071_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5484 VARIABLE add_ln5484_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5197_fu_12084_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5197 VARIABLE add_ln5197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2774_fu_12096_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2774 VARIABLE add_ln2774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME km_1_fu_11262_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2774 VARIABLE km_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5487_fu_11301_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5487 VARIABLE add_ln5487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rt2_1_fu_11327_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5487 VARIABLE rt2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5487_2_fu_11339_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5487 VARIABLE add_ln5487_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5509_fu_12010_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5509 VARIABLE sub_ln5509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5503_fu_12019_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5503 VARIABLE add_ln5503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5504_fu_12033_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5504 VARIABLE add_ln5504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5517_fu_12133_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5517 VARIABLE sub_ln5517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_127_fu_12159_p2 SOURCE ../FalconHLS/code_hls/fft.c:225 VARIABLE u_127 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_12173_p2 SOURCE ../FalconHLS/code_hls/fft.c:227 VARIABLE add_ln227 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_1_fu_12193_p2 SOURCE ../FalconHLS/code_hls/fft.c:227 VARIABLE add_ln227_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_12217_p2 SOURCE ../FalconHLS/code_hls/fft.c:228 VARIABLE add_ln228 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_1_fu_12229_p2 SOURCE ../FalconHLS/code_hls/fft.c:228 VARIABLE add_ln228_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_2_fu_12249_p2 SOURCE ../FalconHLS/code_hls/fft.c:228 VARIABLE add_ln228_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_12288_p2 SOURCE ../FalconHLS/code_hls/fft.c:229 VARIABLE add_ln229 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_12300_p2 SOURCE ../FalconHLS/code_hls/fft.c:229 VARIABLE add_ln229_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_2_fu_12320_p2 SOURCE ../FalconHLS/code_hls/fft.c:229 VARIABLE add_ln229_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_12331_p2 SOURCE ../FalconHLS/code_hls/fft.c:230 VARIABLE add_ln230 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_12346_p2 SOURCE ../FalconHLS/code_hls/fft.c:230 VARIABLE add_ln230_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_2_fu_12366_p2 SOURCE ../FalconHLS/code_hls/fft.c:230 VARIABLE add_ln230_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE x_assign_s LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x_assign_4 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE x_assign_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE y_assign_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x_assign_6 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_6_no_dsp_1_U410 SOURCE ../FalconHLS/code_hls/fpr.c:172 VARIABLE div_i_i1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_12335_p2 SOURCE ../FalconHLS/code_hls/fft.c:231 VARIABLE add_ln231 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_12412_p2 SOURCE ../FalconHLS/code_hls/fft.c:231 VARIABLE add_ln231_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_12452_p2 SOURCE ../FalconHLS/code_hls/fft.c:231 VARIABLE add_ln231_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_fu_12483_p2 SOURCE ../FalconHLS/code_hls/fft.c:548 VARIABLE add_ln548 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_1_fu_12498_p2 SOURCE ../FalconHLS/code_hls/fft.c:548 VARIABLE add_ln548_1 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_138_fu_12509_p2 SOURCE ../FalconHLS/code_hls/fft.c:546 VARIABLE u_138 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_2_fu_12536_p2 SOURCE ../FalconHLS/code_hls/fft.c:548 VARIABLE add_ln548_2 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_3_fu_12549_p2 SOURCE ../FalconHLS/code_hls/fft.c:548 VARIABLE add_ln548_3 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_4_fu_12564_p2 SOURCE ../FalconHLS/code_hls/fft.c:548 VARIABLE add_ln548_4 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_144_fu_12575_p2 SOURCE ../FalconHLS/code_hls/fft.c:546 VARIABLE u_144 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME maxbl_FG_fu_12600_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5538 VARIABLE maxbl_FG LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5578_fu_12674_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5578 VARIABLE sub_ln5578 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_151_fu_12724_p2 SOURCE ../FalconHLS/code_hls/fft.c:532 VARIABLE u_151 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_fu_12738_p2 SOURCE ../FalconHLS/code_hls/fft.c:534 VARIABLE add_ln534 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_1_fu_12758_p2 SOURCE ../FalconHLS/code_hls/fft.c:534 VARIABLE add_ln534_1 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_2_fu_12769_p2 SOURCE ../FalconHLS/code_hls/fft.c:534 VARIABLE add_ln534_2 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_3_fu_12781_p2 SOURCE ../FalconHLS/code_hls/fft.c:534 VARIABLE add_ln534_3 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_4_fu_12801_p2 SOURCE ../FalconHLS/code_hls/fft.c:534 VARIABLE add_ln534_4 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_2_full_dsp_1_U404 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE add_i_i2 LOOP VITIS_LOOP_532_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_157_fu_12867_p2 SOURCE ../FalconHLS/code_hls/fft.c:580 VARIABLE u_157 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_fu_12881_p2 SOURCE ../FalconHLS/code_hls/fft.c:582 VARIABLE add_ln582 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_1_fu_12901_p2 SOURCE ../FalconHLS/code_hls/fft.c:582 VARIABLE add_ln582_1 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_2_fu_12912_p2 SOURCE ../FalconHLS/code_hls/fft.c:582 VARIABLE add_ln582_2 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_3_fu_12925_p2 SOURCE ../FalconHLS/code_hls/fft.c:582 VARIABLE add_ln582_3 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_4_fu_12953_p2 SOURCE ../FalconHLS/code_hls/fft.c:582 VARIABLE add_ln582_4 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i3 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_fu_12940_p2 SOURCE ../FalconHLS/code_hls/fft.c:583 VARIABLE add_ln583 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_1_fu_13016_p2 SOURCE ../FalconHLS/code_hls/fft.c:583 VARIABLE add_ln583_1 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_2_fu_13035_p2 SOURCE ../FalconHLS/code_hls/fft.c:583 VARIABLE add_ln583_2 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i3_i2 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_fu_12945_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5509 VARIABLE tmp LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dc_2_fu_13115_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5617 VARIABLE dc_2 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i LOOP VITIS_LOOP_5623_25 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U407 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE pt_2 LOOP VITIS_LOOP_5623_25 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_165_fu_13173_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5631 VARIABLE u_165 LOOP solve_NTRU_intermediate_loop31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5635_fu_13191_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5635 VARIABLE add_ln5635 LOOP solve_NTRU_intermediate_loop31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5635_1_fu_13211_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5635 VARIABLE add_ln5635_1 LOOP solve_NTRU_intermediate_loop31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U406 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE xv LOOP solve_NTRU_intermediate_loop31 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5652_fu_13371_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5652 VARIABLE add_ln5652 LOOP solve_NTRU_intermediate_loop31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U449 SOURCE ../FalconHLS/code_hls/keygen.c:5662 VARIABLE mul_ln5662 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5662_fu_13232_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5662 VARIABLE sub_ln5662 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5662_1_fu_13274_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5662 VARIABLE sub_ln5662_1 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_maxbl_FG_fu_13410_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5683 VARIABLE new_maxbl_FG LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5686_fu_13434_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5686 VARIABLE sub_ln5686 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5686_fu_13439_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5686 VARIABLE add_ln5686 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5687_fu_13457_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5687 VARIABLE add_ln5687 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME scale_k_2_fu_13494_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5699 VARIABLE scale_k_2 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5198_fu_13500_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5198 VARIABLE add_ln5198 LOOP solve_NTRU_intermediate_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5715_fu_13544_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5715 VARIABLE add_ln5715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_172_fu_13572_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5710 VARIABLE u_172 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5715_1_fu_13582_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5715 VARIABLE add_ln5715_1 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5715_fu_13632_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5715 VARIABLE sub_ln5715 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5717_fu_13665_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5717 VARIABLE add_ln5717 LOOP solve_NTRU_intermediate_loop41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_22_fu_13675_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5716 VARIABLE v_22 LOOP solve_NTRU_intermediate_loop41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5719_fu_13681_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5719 VARIABLE add_ln5719 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5719_1_fu_13685_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5719 VARIABLE add_ln5719_1 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln5719_fu_13709_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5719 VARIABLE sub_ln5719 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5721_fu_13742_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5721 VARIABLE add_ln5721 LOOP solve_NTRU_intermediate_loop42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v_24_fu_13752_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5720 VARIABLE v_24 LOOP solve_NTRU_intermediate_loop42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5710_1_fu_13758_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5710 VARIABLE add_ln5710_1 LOOP solve_NTRU_intermediate_loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_173_fu_13780_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5731 VARIABLE u_173 LOOP solve_NTRU_intermediate_loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_328_fu_13836_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5195 VARIABLE empty_328 LOOP solve_NTRU_intermediate_loop5.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_331_fu_13856_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5195 VARIABLE empty_331 LOOP solve_NTRU_intermediate_loop5.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_increment_fu_13871_p2 SOURCE {} VARIABLE index_increment LOOP solve_NTRU_intermediate_loop5.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_ptr_fu_14009_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5730 VARIABLE index_ptr LOOP solve_NTRU_intermediate_loop5.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_319_fu_14019_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5730 VARIABLE empty_319 LOOP solve_NTRU_intermediate_loop5.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_320_fu_13928_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5730 VARIABLE empty_320 LOOP solve_NTRU_intermediate_loop5.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_323_fu_14039_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5730 VARIABLE empty_323 LOOP solve_NTRU_intermediate_loop5.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5731_1_fu_13981_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5731 VARIABLE add_ln5731_1 LOOP solve_NTRU_intermediate_loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5731_2_fu_13986_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5731 VARIABLE add_ln5731_2 LOOP solve_NTRU_intermediate_loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME MAX_BL_SMALL_U SOURCE {} VARIABLE MAX_BL_SMALL LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME PRIMES_p_U SOURCE {} VARIABLE PRIMES_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME PRIMES_g_U SOURCE {} VARIABLE PRIMES_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME MAX_BL_LARGE_U SOURCE {} VARIABLE MAX_BL_LARGE LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME BITLENGTH_avg_U SOURCE {} VARIABLE BITLENGTH_avg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME BITLENGTH_std_U SOURCE {} VARIABLE BITLENGTH_std LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 816 BRAM 40 URAM 0}} solve_NTRU {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME vla18_U SOURCE ../FalconHLS/code_hls/keygen.c:4352 VARIABLE vla18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME depth_3_fu_614_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4378 VARIABLE depth_3 LOOP VITIS_LOOP_4378_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_175_fu_673_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2385 VARIABLE u_175 LOOP VITIS_LOOP_2385_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2389_fu_706_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2389 VARIABLE add_ln2389 LOOP VITIS_LOOP_2385_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_177_fu_740_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2385 VARIABLE u_177 LOOP VITIS_LOOP_2385_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2389_1_fu_795_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2389 VARIABLE add_ln2389_1 LOOP VITIS_LOOP_2385_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_867_p2 SOURCE ../FalconHLS/code_hls/keygen.c:808 VARIABLE i_9 LOOP VITIS_LOOP_808_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_179_fu_911_p2 SOURCE ../FalconHLS/code_hls/keygen.c:962 VARIABLE u_179 LOOP VITIS_LOOP_962_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_181_fu_979_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4432 VARIABLE u_181 LOOP VITIS_LOOP_4432_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_44_fu_1015_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_44 LOOP VITIS_LOOP_4432_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_183_fu_1038_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4435 VARIABLE u_183 LOOP VITIS_LOOP_4435_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_46_fu_1074_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_46 LOOP VITIS_LOOP_4435_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_48_fu_1117_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_48 LOOP VITIS_LOOP_4435_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_50_fu_1157_p2 SOURCE ../FalconHLS/code_hls/keygen.c:635 VARIABLE w_50 LOOP VITIS_LOOP_4435_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_185_fu_1191_p2 SOURCE ../FalconHLS/code_hls/keygen.c:4447 VARIABLE u_185 LOOP VITIS_LOOP_4447_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln697_fu_1240_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE sub_ln697 LOOP VITIS_LOOP_4447_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_65_fu_1261_p2 SOURCE ../FalconHLS/code_hls/keygen.c:697 VARIABLE z_65 LOOP VITIS_LOOP_4447_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME REV10_U SOURCE {} VARIABLE REV10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 845 BRAM 57 URAM 0}} keygen {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp2108_U SOURCE {} VARIABLE tmp2108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f_U SOURCE ../FalconHLS/code_hls/keygen.c:5751 VARIABLE f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME g_U SOURCE ../FalconHLS/code_hls/keygen.c:5752 VARIABLE g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME F_upper_U SOURCE {} VARIABLE F_upper LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME G_upper_U SOURCE {} VARIABLE G_upper LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME h_U SOURCE {} VARIABLE h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rt1_U SOURCE ../FalconHLS/code_hls/keygen.c:5854 VARIABLE rt1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rt2_U SOURCE ../FalconHLS/code_hls/keygen.c:5854 VARIABLE rt2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rt3_U SOURCE ../FalconHLS/code_hls/keygen.c:5854 VARIABLE rt3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_358_fu_1906_p2 SOURCE {} VARIABLE empty_358 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln805_fu_2110_p2 SOURCE ../FalconHLS/code_hls/shake.c:805 VARIABLE add_ln805 LOOP VITIS_LOOP_805_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln809_fu_2116_p2 SOURCE ../FalconHLS/code_hls/shake.c:809 VARIABLE add_ln809 LOOP VITIS_LOOP_805_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_215_fu_2503_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5884 VARIABLE u_215 LOOP VITIS_LOOP_5884_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_216_fu_2598_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2760 VARIABLE u_216 LOOP VITIS_LOOP_2760_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_26s_26_4_1_U482 SOURCE ../FalconHLS/code_hls/keygen.c:2764 VARIABLE mul_ln2764 LOOP VITIS_LOOP_2760_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_26s_26_4_1_U482 SOURCE ../FalconHLS/code_hls/keygen.c:2764 VARIABLE s_1 LOOP VITIS_LOOP_2760_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_217_fu_2628_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2760 VARIABLE u_217 LOOP VITIS_LOOP_2760_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_26s_26_4_1_U483 SOURCE ../FalconHLS/code_hls/keygen.c:2764 VARIABLE mul_ln2764_1 LOOP VITIS_LOOP_2760_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_26s_26_4_1_U483 SOURCE ../FalconHLS/code_hls/keygen.c:2764 VARIABLE s_3 LOOP VITIS_LOOP_2760_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5911_fu_2674_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5911 VARIABLE add_ln5911 LOOP {Loop 3} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_218_fu_2730_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2817 VARIABLE u_218 LOOP VITIS_LOOP_2817_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_219_fu_2752_p2 SOURCE ../FalconHLS/code_hls/keygen.c:2817 VARIABLE u_219 LOOP VITIS_LOOP_2817_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_220_fu_2775_p2 SOURCE ../FalconHLS/code_hls/fft.c:225 VARIABLE u_220 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE x_assign_s LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U476 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x_assign_1 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U477 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE x_assign_3 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U478 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_s LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U472 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE y_assign_6 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE x_assign_2 LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_6_no_dsp_1_U479 SOURCE ../FalconHLS/code_hls/fpr.c:172 VARIABLE div_i_i LOOP VITIS_LOOP_225_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_221_fu_2804_p2 SOURCE ../FalconHLS/code_hls/fft.c:546 VARIABLE u_221 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_222_fu_2836_p2 SOURCE ../FalconHLS/code_hls/fft.c:546 VARIABLE u_222 LOOP VITIS_LOOP_546_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_223_fu_2868_p2 SOURCE ../FalconHLS/code_hls/fft.c:562 VARIABLE u_223 LOOP VITIS_LOOP_562_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i LOOP VITIS_LOOP_562_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_224_fu_2885_p2 SOURCE ../FalconHLS/code_hls/fft.c:562 VARIABLE u_224 LOOP VITIS_LOOP_562_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i4 LOOP VITIS_LOOP_562_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_225_fu_2903_p2 SOURCE ../FalconHLS/code_hls/fft.c:580 VARIABLE u_225 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i5 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U476 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i3_i LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_226_fu_2932_p2 SOURCE ../FalconHLS/code_hls/fft.c:580 VARIABLE u_226 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i_i6 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U476 SOURCE ../FalconHLS/code_hls/fpr.c:162 VARIABLE mul_i3_i3 LOOP VITIS_LOOP_580_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME u_227_fu_2960_p2 SOURCE ../FalconHLS/code_hls/keygen.c:5942 VARIABLE u_227 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_7 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm1_2 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_8 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm1 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U476 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_9 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U472 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm2_2 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U476 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_3 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U472 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm2 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U477 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_1 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U473 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm3_2 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U475 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_2 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm3 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U478 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_4 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U474 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm4_2 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U476 SOURCE ../FalconHLS/code_hls/fpr.c:167 VARIABLE y_assign_5 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U472 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm4 LOOP VITIS_LOOP_5942_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm LOOP {Loop 3} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm_1 LOOP {Loop 3} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U471 SOURCE ../FalconHLS/code_hls/fpr.c:137 VARIABLE bnorm_2 LOOP {Loop 3} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_360_fu_3215_p2 SOURCE {} VARIABLE empty_360 LOOP {Loop 4} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_363_fu_3225_p2 SOURCE {} VARIABLE empty_363 LOOP {Loop 4} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_369_fu_3312_p2 SOURCE {} VARIABLE empty_369 LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_371_fu_3322_p2 SOURCE {} VARIABLE empty_371 LOOP {Loop 5} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_378_fu_3425_p2 SOURCE {} VARIABLE empty_378 LOOP {Loop 6} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_381_fu_3458_p2 SOURCE {} VARIABLE empty_381 LOOP {Loop 7} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_384_fu_3468_p2 SOURCE {} VARIABLE empty_384 LOOP {Loop 7} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_390_fu_3555_p2 SOURCE {} VARIABLE empty_390 LOOP {Loop 8} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_392_fu_3565_p2 SOURCE {} VARIABLE empty_392 LOOP {Loop 8} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1167 BRAM 115 URAM 0}} fpr_of {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.13 seconds. CPU system time: 0 seconds. Elapsed time: 6.16 seconds; current allocated memory: 1.220 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for keygen.
Execute       syn_report -model keygen -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 13.70 MHz
Command       syn_report done; 5.72 sec.
Command     autosyn done; 73.9 sec.
Command   csynth_design done; 118.52 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 89.62 seconds. CPU system time: 21.88 seconds. Elapsed time: 118.52 seconds; current allocated memory: 803.008 MB.
Command ap_source done; 129.08 sec.
Execute cleanup_all 
Command cleanup_all done; 0.16 sec.
INFO-FLOW: Workspace /home/ubuntu/falconlab/hls_ip/solution1 opened at Mon Mar 04 11:10:26 EST 2024
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.49 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.61 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.62 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
Execute   source ./hls_ip/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
Execute     set_directive_top -name keygen keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name keygen keygen 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=100.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/tb.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/tb.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/tb.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/tb.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     clang_tidy done; 0.16 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/vrfy.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/vrfy.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/vrfy.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/vrfy.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/sign.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/sign.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/sign.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/sign.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/shake.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/shake.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/shake.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/shake.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     clang_tidy done; 0.31 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/rng.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/rng.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/rng.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/rng.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/keygen.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/keygen.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/keygen.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/keygen.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/fpr.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/fpr.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/fpr.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/fpr.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/fft.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/fft.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/fft.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/fft.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/common.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/common.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/common.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/common.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/ubuntu/FalconHLS/code_hls/codec.c /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/codec.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/codec.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/codec.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.66 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     source /home/ubuntu/falconlab/hls_ip/solution1/.autopilot/db/keygen.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
