
Ä
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board2.
xilinx.com:kc705:part0:0.92default:default2d
PC:/Xilinx/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml2default:default2$
xc7k325tffg900-22default:defaultZ49-26
Ä
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board2.
xilinx.com:kc705:part0:1.02default:default2d
PC:/Xilinx/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml2default:default2$
xc7k325tffg900-22default:defaultZ49-26
À
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board2.
xilinx.com:zc706:part0:0.92default:default2a
MC:/Xilinx/Vivado/2014.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml2default:default2#
xc7z045ffg900-22default:defaultZ49-26
À
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board2.
xilinx.com:zc706:part0:1.02default:default2a
MC:/Xilinx/Vivado/2014.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml2default:default2#
xc7z045ffg900-22default:defaultZ49-26
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
ø
-Reading design checkpoint '%s' for cell '%s'
275*project2€
lC:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp2default:default2-
io0/inst_ADC_TOP/inst_ADC2default:defaultZ1-454
û
-Reading design checkpoint '%s' for cell '%s'
275*project2„
pC:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp2default:default2,
io0/inst_ADC_TOP/ILA_ADC2default:defaultZ1-454
^
-Analyzing %s Unisim elements for replacement
17*netlist2
5382default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
22default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141

$Parsing XDC File [%s] for cell '%s'
848*designutils2–
c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc2default:default23
io0/inst_top/your_instance_name2default:defaultZ20-848
™
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2–
c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc2default:default23
io0/inst_top/your_instance_name2default:defaultZ20-847
ü
$Parsing XDC File [%s] for cell '%s'
848*designutils2…
qc:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc2default:default20
io0/inst_ADC_TOP/inst_ADC/U02default:defaultZ20-848
…
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2…
qc:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc2default:default20
io0/inst_ADC_TOP/inst_ADC/U02default:defaultZ20-847
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2–
c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc2default:default2,
io0/inst_ADC_TOP/ILA_ADC2default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2–
c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc2default:default2,
io0/inst_ADC_TOP/ILA_ADC2default:defaultZ20-847
Ä
Parsing XDC File [%s]
179*designutils2
yC:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc2default:defaultZ20-179
Í
Finished Parsing XDC File [%s]
178*designutils2
yC:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc2default:defaultZ20-178
½
!Ignoring constraints in dcp '%s'
325*project2€
lC:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp2default:defaultZ1-538
Á
!Ignoring constraints in dcp '%s'
325*project2„
pC:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp2default:defaultZ1-538
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
‰
!Unisim Transformation Summary:
%s111*project2Ì
·  A total of 403 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 348 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:01:192default:default2
00:01:242default:default2
457.6602default:default2
243.4842default:defaultZ17-268


End Record