# ğŸ‘‹ Hi, I'm Shri Harish Saravanan

I am a Master's student in Computer Engineering at Texas A&M University, passionate about **Computer Architecture, Hardware Design Verification, Parallel Computing, and AI-driven Systems**.  
I enjoy working at the intersection of **hardware & software**, optimizing systems, and exploring how computation scales in modern architectures.

---

### ğŸ› ï¸ Core Skills

#### ğŸ§® Hardware Design & Verification  
ğŸŸ¢ SystemVerilog Â· UVM Â· RTL Design Â· Verilog  
ğŸŸ¢ ModelSim Â· Xcelium Â· Quartus Â· Vivado  

#### âš™ï¸ Computer Architecture & Simulation  
ğŸ”¹ ZSim Â· Cache Policy Design (DRRIP, FBRRIP)  
ğŸ”¹ GPU Architecture Â· SIMD Â· Warp Scheduling  
ğŸ”¹ Memory Hierarchy Â· SMP/NUMA Â· Multiprocessors  

#### âš¡ Parallel & High-Performance Computing  
ğŸš€ OpenMP Â· MPI Â· CUDA  
ğŸš€ Multithreading Â· Synchronization Â· Pthreads  

#### ğŸ’» Programming & Software  
ğŸ’¡ C Â· C++ Â· Python Â· MATLAB Â· Bash Â· Git Â· Linux  

#### ğŸ“¡ Wireless & Machine Learning  
ğŸ“¶ Vehicle-to-Vehicle (V2V) Communication  
ğŸ“¶ RIS-based 6G Channel Estimation (IEEE Published)  
ğŸ¤– TensorFlow Â· PyTorch Â· DeepMIMO Â· OpenCV  

---

### ğŸ” Current Interests  
ğŸ’­ CPU/GPU Microarchitecture  
ğŸ’­ Hardware Verification & SoC Validation  
ğŸ’­ Cache Optimization & Memory Systems  
ğŸ’­ Parallel/Distributed Computing  
ğŸ’­ ML for Wireless & Hardware Acceleration  

### ğŸ“¬ Get in touch  
ğŸ”— LinkedIn: https://www.linkedin.com/shriharishs/
ğŸ“§ Email: shriharish@tamu.edu

---

> â€œHardware is where computation begins â€” efficiency is where it evolves.â€

