# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../02.23_adder_sv/02.23_adder_sv.srcs/sources_1/new/adder.sv" \
"../../../../02.24_adder_sv_verification.srcs/sim_1/new/tb_adder_verification.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
