// Seed: 3318441344
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  wire id_4, id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0(
      id_3
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    output uwire id_9,
    input supply0 id_10,
    output uwire id_11,
    input wor id_12,
    output uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    output supply1 id_17,
    output wor id_18,
    input supply1 id_19,
    input wor id_20,
    output tri1 id_21,
    output tri1 id_22,
    input tri id_23,
    output wor id_24
    , id_34,
    input tri id_25,
    input supply1 id_26,
    output wor id_27,
    output uwire id_28,
    input supply1 id_29,
    input wor id_30,
    input tri1 id_31,
    input uwire id_32
);
  wire id_35;
  wire id_36;
  wire id_37;
  assign id_13 = id_15;
  xor (
      id_18,
      id_25,
      id_16,
      id_14,
      id_30,
      id_3,
      id_15,
      id_4,
      id_10,
      id_37,
      id_23,
      id_31,
      id_6,
      id_12,
      id_1,
      id_20,
      id_7,
      id_26,
      id_5,
      id_32,
      id_35,
      id_34,
      id_29
  );
  module_0(
      id_36
  );
endmodule
