<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k70tfbv676-1" LaunchTime="1750180904" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/FFT_Processor_top.dcp">
  <File Type="PA-TCL" Name="FFT_Processor_top.tcl"/>
  <File Type="REPORTS-TCL" Name="FFT_Processor_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="FFT_Processor_top.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="FFT_Processor_top_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="FFT_Processor_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="FFT_Processor_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="FFT_Processor_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="FFT_Processor_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="FFT_Processor_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/BitReversalModul.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/BitReversalModul.v"/>
        <Attr Name="ImportTime" Val="1748977744"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Communication_Interface.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Communication_Interface.v"/>
        <Attr Name="ImportTime" Val="1748085538"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/FixFFT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/new/FixFFT.v"/>
        <Attr Name="ImportTime" Val="1749040216"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/RAM_16x1024.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/RAM_16x1024.v"/>
        <Attr Name="ImportTime" Val="1742838022"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Serial_Interface.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/Serial_Interface.v"/>
        <Attr Name="ImportTime" Val="1748976491"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/UART.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/Basic_UART_Spartan3E/UART.v"/>
        <Attr Name="ImportTime" Val="1748648592"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/baudRateGenerator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/Basic_UART_Spartan3E/baudRateGenerator.v"/>
        <Attr Name="ImportTime" Val="1748639650"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/butterflyModul.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/butterflyModul.v"/>
        <Attr Name="ImportTime" Val="1748992294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/dB_Calculator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/dB_Calculator.v"/>
        <Attr Name="ImportTime" Val="1747331987"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/fixMultiplier.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/fixMultiplier.v"/>
        <Attr Name="ImportTime" Val="1748980580"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/receiver.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/Basic_UART_Spartan3E/receiver.v"/>
        <Attr Name="ImportTime" Val="1748639314"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/sqrt32.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/sqrt32.v"/>
        <Attr Name="ImportTime" Val="1748980671"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/Basic_UART_Spartan3E/transmitter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/Basic_UART_Spartan3E/transmitter.v"/>
        <Attr Name="ImportTime" Val="1748639614"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/FFT_Processor_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FFT_Processor_V1.2/FFT_Processor_V1.2.srcs/sources_1/imports/Verilog/FFT_Processor_V1.0/FFT_Processor_V1.0.srcs/sources_1/imports/new/FFT_Processor_top.v"/>
        <Attr Name="ImportTime" Val="1749835698"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="FFT_Processor_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/FFT_Processor_top.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
