# Reading pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap postlayout ../designer/HW4_Q2C/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap SmartFusion2 D:/Microsemi/Libero_SoC_v12.6/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 16:28:07 on Nov 18,2023
# vlog -reportprogress 300 -sv -work postlayout X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.v 
# -- Compiling module sdf_IOPAD_TRI
# -- Compiling module sdf_IOPAD_IN
# -- Compiling module HW4_Q2C
# 
# Top level modules:
# 	HW4_Q2C
# End time: 16:28:07 on Nov 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L postlayout -t 1fs -sdfmax "/HW4_Q2C=X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf" "+transport_path_delays" postlayout.HW4_Q2C 
# Start time: 16:28:07 on Nov 18,2023
# //  ModelSim Microsemi 2020.3 Jul 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading postlayout.HW4_Q2C
# Loading SmartFusion2.ARI1_CC
# Loading SmartFusion2.IOTRI_OB_EB
# Loading SmartFusion2.IOINFF_BYPASS
# Loading postlayout.sdf_IOPAD_TRI
# Loading SmartFusion2.IOPAD_TRI_VDDI
# Loading SmartFusion2.IOPAD_VDD
# Loading SmartFusion2.CFG4
# Loading SmartFusion2.IOOUTFF_BYPASS
# Loading SmartFusion2.CFG3
# Loading SmartFusion2.IOENFF_BYPASS
# Loading SmartFusion2.CC_CONFIG
# Loading SmartFusion2.SLE
# Loading SmartFusion2.SLE_Prim
# Loading SmartFusion2.INV_BA
# Loading SmartFusion2.GB_NG
# Loading SmartFusion2.CFG2
# Loading SmartFusion2.IOIN_IB
# Loading SmartFusion2.RGB_NG
# Loading postlayout.sdf_IOPAD_IN
# Loading SmartFusion2.IOPAD_IN_VDDI
# Loading SmartFusion2.IOPAD_DELAY
# Loading SmartFusion2.GND
# Loading SmartFusion2.IP_INTERFACE
# Loading SmartFusion2.FLASH_FREEZE
# Loading SmartFusion2.CFG1
# Loading SmartFusion2.VCC
# SDF 2020.3 Compiler 2020.07 Jul 13 2020
# 
# Loading instances from X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_BUFF
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
# Loading timing data from X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 fs  Iteration: 0  Instance: /HW4_Q2C File: X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.v
vsim -L SmartFusion2 -L postlayout -t ns -sdfmax /HW4_Q2C=X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf +transport_path_delays postlayout.HW4_Q2C
# End time: 16:28:27 on Nov 18,2023, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L postlayout -t ns -sdfmax "/HW4_Q2C=X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf" "+transport_path_delays" postlayout.HW4_Q2C 
# Start time: 16:28:27 on Nov 18,2023
# Loading sv_std.std
# Loading postlayout.HW4_Q2C
# Loading SmartFusion2.ARI1_CC
# Loading SmartFusion2.IOTRI_OB_EB
# Loading SmartFusion2.IOINFF_BYPASS
# Loading postlayout.sdf_IOPAD_TRI
# Loading SmartFusion2.IOPAD_TRI_VDDI
# Loading SmartFusion2.IOPAD_VDD
# Loading SmartFusion2.CFG4
# Loading SmartFusion2.IOOUTFF_BYPASS
# Loading SmartFusion2.CFG3
# Loading SmartFusion2.IOENFF_BYPASS
# Loading SmartFusion2.CC_CONFIG
# Loading SmartFusion2.SLE
# Loading SmartFusion2.SLE_Prim
# Loading SmartFusion2.INV_BA
# Loading SmartFusion2.GB_NG
# Loading SmartFusion2.CFG2
# Loading SmartFusion2.IOIN_IB
# Loading SmartFusion2.RGB_NG
# Loading postlayout.sdf_IOPAD_IN
# Loading SmartFusion2.IOPAD_IN_VDDI
# Loading SmartFusion2.IOPAD_DELAY
# Loading SmartFusion2.GND
# Loading SmartFusion2.IP_INTERFACE
# Loading SmartFusion2.FLASH_FREEZE
# Loading SmartFusion2.CFG1
# Loading SmartFusion2.VCC
# Loading instances from X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_BUFF
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
# Loading timing data from X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Instance: /HW4_Q2C File: X:/Graduate/ECEN5863/ProgrammableLogic/Homework4/Question2/C/HW4_Q2C/designer/HW4_Q2C/HW4_Q2C_ba.v
add wave -position end  sim:/HW4_Q2C/clk
add wave -position end  sim:/HW4_Q2C/rst_n
add wave -position end  sim:/HW4_Q2C/q
add wave -position end  sim:/HW4_Q2C/rollover
force -freeze sim:/HW4_Q2C/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/HW4_Q2C/rst_n 0 0
run
force -freeze sim:/HW4_Q2C/rst_n 1 0
run
run
run
run
# End time: 16:32:42 on Nov 18,2023, Elapsed time: 0:04:15
# Errors: 0, Warnings: 0
