// Seed: 2351018318
module module_0 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wand id_7
);
  initial if (id_3) id_6.id_0 += 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    output logic id_6,
    input wand id_7,
    output wor id_8,
    output wire id_9,
    output tri0 id_10
);
  tri   id_12;
  uwire id_13;
  assign id_12 = 1;
  assign id_5  = 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_3,
      id_2,
      id_13,
      id_9,
      id_13
  );
  if (id_0) begin : LABEL_0
    assign id_5 = 1;
    wire id_14, id_15;
  end
  id_16(
      1, id_0, 1, 1 - 1, 1
  );
  always id_6 <= 1'b0;
  wand id_17, id_18;
  assign id_13 = id_7;
  assign id_17 = 1;
  wire id_19 id_20;
  wire id_21;
  uwire id_22 = 1'b0;
endmodule
