0 0 set i 31
1 0 set i 31
0 1 set a 1
1 1 set a 1
0 2 mul p 17
1 2 mul p 17
0 3 jgz p p
1 3 jgz p p
0 4 mul a 2
1 20 jgz a 3
0 5 add i -1
1 23 set f 0
0 6 jgz i -2
1 24 set i 126
0 4 mul a 2
1 25 rcv a None
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 4 mul a 2
0 5 add i -1
0 6 jgz i -2
0 7 add a -1
0 8 set i 127
0 9 set p 622
0 10 mul p 8505
0 11 mod p a
0 12 mul p 129749
0 13 add p 12345
0 14 mod p a
0 15 set b p
0 16 mod b 10000
0 17 snd b None
CPU 0 sent 1342
1 25 rcv a None
0 18 add i -1
1 26 rcv b None
0 19 jgz i -9
0 10 mul p 8505
0 11 mod p a
0 12 mul p 129749
0 13 add p 12345
0 14 mod p a
0 15 set b p
0 16 mod b 10000
0 17 snd b None
CPU 0 sent 6249
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6249
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9691
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9691
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1367
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1367
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4938
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4938
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3015
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3015
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3467
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3467
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 8119
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 8119
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5783
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5783
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 430
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 31 snd a None
CPU 1 sent 1342
0 13 add p 12345
1 32 set a b
0 14 mod p a
1 33 jgz 1 3
0 15 set b p
1 34 snd b None
CPU 1 sent 430
0 16 mod b 10000
1 35 set f 1
0 17 snd b None
CPU 0 sent 5274
1 36 add i -1
0 18 add i -1
1 37 jgz i -11
0 19 jgz i -9
1 26 rcv b None
0 10 mul p 8505
1 27 set p a
0 11 mod p a
1 28 mul p -1
0 12 mul p 129749
1 29 add p b
0 13 add p 12345
1 30 jgz p 4
0 14 mod p a
1 34 snd b None
CPU 1 sent 5274
0 15 set b p
1 35 set f 1
0 16 mod b 10000
1 36 add i -1
0 17 snd b None
CPU 0 sent 4045
1 37 jgz i -11
0 18 add i -1
1 26 rcv b None
0 19 jgz i -9
1 27 set p a
0 10 mul p 8505
1 28 mul p -1
0 11 mod p a
1 29 add p b
0 12 mul p 129749
1 30 jgz p 4
0 13 add p 12345
1 34 snd b None
CPU 1 sent 4045
0 14 mod p a
1 35 set f 1
0 15 set b p
1 36 add i -1
0 16 mod b 10000
1 37 jgz i -11
0 17 snd b None
CPU 0 sent 2559
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2559
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1904
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1904
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2218
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2218
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1744
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1744
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9099
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9099
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6163
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6163
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 604
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 604
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5031
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5031
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2469
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2469
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4938
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4938
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7778
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7778
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3151
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3151
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9581
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9581
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5195
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5195
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6005
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6005
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 86
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 31 snd a None
CPU 1 sent 430
0 13 add p 12345
1 32 set a b
0 14 mod p a
1 33 jgz 1 3
0 15 set b p
1 34 snd b None
CPU 1 sent 86
0 16 mod b 10000
1 35 set f 1
0 17 snd b None
CPU 0 sent 331
1 36 add i -1
0 18 add i -1
1 37 jgz i -11
0 19 jgz i -9
1 26 rcv b None
0 10 mul p 8505
1 27 set p a
0 11 mod p a
1 28 mul p -1
0 12 mul p 129749
1 29 add p b
0 13 add p 12345
1 30 jgz p 4
0 14 mod p a
1 34 snd b None
CPU 1 sent 331
0 15 set b p
1 35 set f 1
0 16 mod b 10000
1 36 add i -1
0 17 snd b None
CPU 0 sent 632
1 37 jgz i -11
0 18 add i -1
1 26 rcv b None
0 19 jgz i -9
1 27 set p a
0 10 mul p 8505
1 28 mul p -1
0 11 mod p a
1 29 add p b
0 12 mul p 129749
1 30 jgz p 4
0 13 add p 12345
1 34 snd b None
CPU 1 sent 632
0 14 mod p a
1 35 set f 1
0 15 set b p
1 36 add i -1
0 16 mod b 10000
1 37 jgz i -11
0 17 snd b None
CPU 0 sent 3748
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3748
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7335
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7335
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5469
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5469
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4228
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4228
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 789
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 789
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9538
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9538
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5001
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5001
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2663
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2663
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7308
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7308
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7268
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7268
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6371
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6371
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1634
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1634
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1499
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1499
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2720
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2720
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7379
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7379
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4419
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4419
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4215
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4215
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5076
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5076
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6251
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6251
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1637
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1637
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5527
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5527
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 8663
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 8663
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7536
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7536
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2899
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2899
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6570
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6570
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 434
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 434
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9659
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9659
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7040
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7040
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5180
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5180
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 633
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 633
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1172
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1172
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 742
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 742
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7941
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7941
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5387
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5387
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9756
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9756
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9949
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9949
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6077
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6077
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7027
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7027
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1074
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1074
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1941
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1941
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6368
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6368
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1855
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1855
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3543
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3543
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3471
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3471
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 8001
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 8001
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7997
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7997
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9368
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9368
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1309
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1309
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3423
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3423
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5632
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5632
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2636
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2636
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7048
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7048
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4781
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4781
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4651
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4651
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2230
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2230
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3543
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3543
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5264
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5264
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3523
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3523
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7121
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7121
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2938
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2938
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3875
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3875
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2054
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2054
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3954
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3954
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3804
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3804
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5791
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5791
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1472
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1472
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4407
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4407
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6318
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6318
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 8629
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 8629
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4932
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4932
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 8143
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 8143
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6328
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6328
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9394
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9394
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6726
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6726
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9449
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9449
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2692
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2692
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4596
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4596
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 4820
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 4820
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1557
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1557
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5204
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5204
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 34
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 31 snd a None
CPU 1 sent 86
0 13 add p 12345
1 32 set a b
0 14 mod p a
1 33 jgz 1 3
0 15 set b p
1 34 snd b None
CPU 1 sent 34
0 16 mod b 10000
1 35 set f 1
0 17 snd b None
CPU 0 sent 4105
1 36 add i -1
0 18 add i -1
1 37 jgz i -11
0 19 jgz i -9
1 26 rcv b None
0 10 mul p 8505
1 27 set p a
0 11 mod p a
1 28 mul p -1
0 12 mul p 129749
1 29 add p b
0 13 add p 12345
1 30 jgz p 4
0 14 mod p a
1 34 snd b None
CPU 1 sent 4105
0 15 set b p
1 35 set f 1
0 16 mod b 10000
1 36 add i -1
0 17 snd b None
CPU 0 sent 5514
1 37 jgz i -11
0 18 add i -1
1 26 rcv b None
0 19 jgz i -9
1 27 set p a
0 10 mul p 8505
1 28 mul p -1
0 11 mod p a
1 29 add p b
0 12 mul p 129749
1 30 jgz p 4
0 13 add p 12345
1 34 snd b None
CPU 1 sent 5514
0 14 mod p a
1 35 set f 1
0 15 set b p
1 36 add i -1
0 16 mod b 10000
1 37 jgz i -11
0 17 snd b None
CPU 0 sent 9326
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9326
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 984
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 984
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9873
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 9873
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6134
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6134
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 2299
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 2299
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3497
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3497
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 150
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 150
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 6553
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 6553
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 7954
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 7954
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1953
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1953
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 3931
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 3931
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 1759
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 1759
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 5458
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 10 mul p 8505
1 29 add p b
0 11 mod p a
1 30 jgz p 4
0 12 mul p 129749
1 34 snd b None
CPU 1 sent 5458
0 13 add p 12345
1 35 set f 1
0 14 mod p a
1 36 add i -1
0 15 set b p
1 37 jgz i -11
0 16 mod b 10000
1 26 rcv b None
0 17 snd b None
CPU 0 sent 9423
1 26 rcv b None
0 18 add i -1
1 27 set p a
0 19 jgz i -9
1 28 mul p -1
0 20 jgz a 3
1 29 add p b
0 23 set f 0
1 30 jgz p 4
0 24 set i 126
1 34 snd b None
CPU 1 sent 9423
0 25 rcv a None
1 35 set f 1
0 26 rcv b None
1 36 add i -1
0 27 set p a
1 37 jgz i -11
0 28 mul p -1
1 38 snd a None
CPU 1 sent 34
0 29 add p b
1 39 jgz f -16
0 30 jgz p 4
1 40 jgz a -19
0 34 snd b None
CPU 0 sent 9691
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 6249
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 1367
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4938
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3015
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3467
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 8119
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5783
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 1367
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 1342
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 1342
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 430
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5274
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4045
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2559
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1904
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2218
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1744
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9099
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6163
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 604
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5031
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2469
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4938
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7778
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3151
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9581
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5195
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6005
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 430
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 430
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 430
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 86
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 331
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 632
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3748
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7335
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5469
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4228
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 789
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9538
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5001
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2663
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7308
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7268
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6371
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1634
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1499
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2720
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7379
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4419
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4215
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5076
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6251
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1637
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5527
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 8663
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7536
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2899
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6570
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 434
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9659
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7040
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5180
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 633
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1172
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 742
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7941
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5387
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9756
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9949
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6077
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7027
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1074
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1941
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6368
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1855
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3543
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3471
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 8001
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7997
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9368
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1309
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3423
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5632
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2636
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7048
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4781
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4651
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2230
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3543
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5264
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3523
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7121
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2938
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3875
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2054
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3954
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3804
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5791
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1472
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4407
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6318
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 8629
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4932
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 8143
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6328
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9394
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6726
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9449
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2692
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4596
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4820
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1557
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5204
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 86
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 86
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 31 snd a None
CPU 0 sent 86
1 21 rcv b None
0 32 set a b
1 22 jgz b -1
0 33 jgz 1 3
1 21 rcv b None
0 34 snd b None
CPU 0 sent 34
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 4105
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 5514
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9326
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 984
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 9873
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6134
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 2299
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3497
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 150
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 6553
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 7954
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1953
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 3931
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 26 rcv b None
0 27 set p a
0 28 mul p -1
0 29 add p b
0 30 jgz p 4
0 34 snd b None
CPU 0 sent 1759
1 21 rcv b None
0 35 set f 1
1 22 jgz b -1
0 36 add i -1
1 21 rcv b None
0 37 jgz i -11
0 38 snd a None
CPU 0 sent 34
1 21 rcv b None
0 39 jgz f -16
1 22 jgz b -1
0 40 jgz a -19
1 21 rcv b None
0 21 rcv b None
0 22 jgz b -1
0 21 rcv b None
0 22 jgz b -1
0 21 rcv b None
0 22 jgz b -1
0 21 rcv b None
BOTH BLOCKED
130
261
