# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## ðŸ”½ Links to Detailed Logs

<details>
<summary>ðŸ“‹ Click to view Day-wise Progress Table</summary>

| Day  | Topic | Status |
|------|-------|--------|
| Day 0 | [Tools Installation](Day0/README.md) | âœ… Done |
| Day 1 | [Introduction to Verilog RTL design and Synthesis](Day1/README.md) | âœ… Done |
| Day 2 | [Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](Day2/README.md) | âœ… Done |
| Day 3 | [Combinational and sequential optimizations](Day3/README.md) | âœ… Done |
| Day 4 | [GLS, blocking vs non-blocking and Synthesis-Simulation mismatch](Day4/README.md) | âœ… Done |
| Day 5 | [VSDBabySoC Design and Modeling](Day5/README.md) | âœ… Done |
| Day 6 | [VSDBabySoC Post-Synthesis Simulation](Day6/README.md) | âœ… Done |
| Day 7 | [Timing Graphs using openSTA](Day7/README.md) | âœ… Done |
| Day 8 | [CMOS Circuit Design and SPICE Simulations](Day8/README.md) | âœ… Done |
| Day 9 | [Velocity Saturation and basics of CMOS inverter VTC](Day9/README.md) | âœ… Done |
| Day 10 | [CMOS Switching threshold and dynamic simulations](Day10/README.md) | ðŸš§ In Progress |

</details>
