

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_weight_out'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.951 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  13.650 us|  13.650 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- weight_out  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     163|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      54|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      54|     208|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |idx_2_fu_218_p2            |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln283_fu_212_p2       |      icmp|   0|  0|  21|          13|          14|
    |w_last_fu_256_p2           |      icmp|   0|  0|  20|          13|          12|
    |select_ln289_1_fu_274_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln289_2_fu_281_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln289_fu_267_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln290_1_fu_295_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln290_2_fu_302_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln290_fu_288_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 163|          48|         127|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_1     |   9|          2|   13|         26|
    |idx_fu_78                  |   9|          2|   13|         26|
    |weight_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |idx_fu_78                         |  13|   0|   13|          0|
    |select_ln289_2_reg_386            |  16|   0|   16|          0|
    |select_ln290_2_reg_391            |  16|   0|   16|          0|
    |tmp_1_reg_355                     |   1|   0|    1|          0|
    |tmp_reg_347                       |   1|   0|    1|          0|
    |w_last_reg_381                    |   1|   0|    1|          0|
    |w_last_reg_381_pp0_iter1_reg      |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  54|   0|   54|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_weight_out|  return value|
|weight_stream_TREADY  |   in|    1|        axis|            weight_stream_V_data_V|       pointer|
|weight_stream_TDATA   |  out|   32|        axis|            weight_stream_V_data_V|       pointer|
|w_re_address0         |  out|   10|   ap_memory|                              w_re|         array|
|w_re_ce0              |  out|    1|   ap_memory|                              w_re|         array|
|w_re_q0               |   in|   16|   ap_memory|                              w_re|         array|
|w_re_1_address0       |  out|   10|   ap_memory|                            w_re_1|         array|
|w_re_1_ce0            |  out|    1|   ap_memory|                            w_re_1|         array|
|w_re_1_q0             |   in|   16|   ap_memory|                            w_re_1|         array|
|w_re_2_address0       |  out|   10|   ap_memory|                            w_re_2|         array|
|w_re_2_ce0            |  out|    1|   ap_memory|                            w_re_2|         array|
|w_re_2_q0             |   in|   16|   ap_memory|                            w_re_2|         array|
|w_re_3_address0       |  out|   10|   ap_memory|                            w_re_3|         array|
|w_re_3_ce0            |  out|    1|   ap_memory|                            w_re_3|         array|
|w_re_3_q0             |   in|   16|   ap_memory|                            w_re_3|         array|
|w_im_address0         |  out|   10|   ap_memory|                              w_im|         array|
|w_im_ce0              |  out|    1|   ap_memory|                              w_im|         array|
|w_im_q0               |   in|   16|   ap_memory|                              w_im|         array|
|w_im_1_address0       |  out|   10|   ap_memory|                            w_im_1|         array|
|w_im_1_ce0            |  out|    1|   ap_memory|                            w_im_1|         array|
|w_im_1_q0             |   in|   16|   ap_memory|                            w_im_1|         array|
|w_im_2_address0       |  out|   10|   ap_memory|                            w_im_2|         array|
|w_im_2_ce0            |  out|    1|   ap_memory|                            w_im_2|         array|
|w_im_2_q0             |   in|   16|   ap_memory|                            w_im_2|         array|
|w_im_3_address0       |  out|   10|   ap_memory|                            w_im_3|         array|
|w_im_3_ce0            |  out|    1|   ap_memory|                            w_im_3|         array|
|w_im_3_q0             |   in|   16|   ap_memory|                            w_im_3|         array|
|weight_stream_TVALID  |  out|    1|        axis|            weight_stream_V_last_V|       pointer|
|weight_stream_TLAST   |  out|    1|        axis|            weight_stream_V_last_V|       pointer|
|weight_stream_TKEEP   |  out|    4|        axis|            weight_stream_V_keep_V|       pointer|
|weight_stream_TSTRB   |  out|    4|        axis|            weight_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+----------------------------------+--------------+

