{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685922752047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685922752048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 00:52:31 2023 " "Processing started: Mon Jun 05 00:52:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685922752048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922752048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_radiador -c Projeto_radiador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_radiador -c Projeto_radiador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922752049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685922753265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685922753265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774433 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_on_off.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_on_off.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_on_off-Behavioral " "Found design unit 1: control_on_off-Behavioral" {  } { { "control_on_off.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/control_on_off.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774439 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_on_off " "Found entity 1: control_on_off" {  } { { "control_on_off.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/control_on_off.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-Behavioral " "Found design unit 1: Mux4_1-Behavioral" {  } { { "mux4_1.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/mux4_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/mux4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simulador-Behavioral " "Found design unit 1: simulador-Behavioral" {  } { { "simulador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/simulador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774452 ""} { "Info" "ISGN_ENTITY_NAME" "1 simulador " "Found entity 1: simulador" {  } { { "simulador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/simulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavioral " "Found design unit 1: ROM-behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROM-structural " "Found design unit 2: ROM-structural" {  } { { "rom.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/rom.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774460 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "bin7SegDecoder.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin7SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Bin7SegDecoder-Behav_Time " "Found design unit 2: Bin7SegDecoder-Behav_Time" {  } { { "bin7SegDecoder.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin7SegDecoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "bin7SegDecoder.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-Behavioral " "Found design unit 1: bin2bcd-Behavioral" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774473 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_radiador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_radiador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_radiador-shell " "Found design unit 1: projeto_radiador-shell" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774480 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_radiador " "Found entity 1: projeto_radiador" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_Gen-Behavioral " "Found design unit 1: Pulse_Gen-Behavioral" {  } { { "Pulse_Gen.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Pulse_Gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_Gen " "Found entity 1: Pulse_Gen" {  } { { "Pulse_Gen.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Pulse_Gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecday.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecday.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecDay-Behavioral " "Found design unit 1: Bin7SegDecDay-Behavioral" {  } { { "Bin7SegDecDay.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Bin7SegDecDay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecDay " "Found entity 1: Bin7SegDecDay" {  } { { "Bin7SegDecDay.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Bin7SegDecDay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-Behavioral " "Found design unit 1: ClockDiv-Behavioral" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/ClockDiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774495 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/ClockDiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio_SM-Behavioral " "Found design unit 1: Relogio_SM-Behavioral" {  } { { "Relogio_SM.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Relogio_SM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio_SM " "Found entity 1: Relogio_SM" {  } { { "Relogio_SM.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Relogio_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_sm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio_sm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio_SM_TB-Stimulus " "Found design unit 1: Relogio_SM_TB-Stimulus" {  } { { "Relogio_SM_TB.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Relogio_SM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio_SM_TB " "Found entity 1: Relogio_SM_TB" {  } { { "Relogio_SM_TB.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Relogio_SM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simulador_TB-Stimulus " "Found design unit 1: simulador_TB-Stimulus" {  } { { "simulador_TB.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/simulador_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774514 ""} { "Info" "ISGN_ENTITY_NAME" "1 simulador_TB " "Found entity 1: simulador_TB" {  } { { "simulador_TB.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/simulador_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922774514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_radiador " "Elaborating entity \"Projeto_radiador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685922774737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLOCK_50 Projeto_radiador.vhd(67) " "VHDL Process Statement warning at Projeto_radiador.vhd(67): signal \"CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685922774740 "|Projeto_radiador"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] Projeto_radiador.vhd(14) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at Projeto_radiador.vhd(14)" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774741 "|Projeto_radiador"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..4\] Projeto_radiador.vhd(14) " "Using initial value X (don't care) for net \"LEDG\[5..4\]\" at Projeto_radiador.vhd(14)" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774741 "|Projeto_radiador"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[2..1\] Projeto_radiador.vhd(14) " "Using initial value X (don't care) for net \"LEDG\[2..1\]\" at Projeto_radiador.vhd(14)" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922774741 "|Projeto_radiador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:Debounce0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:Debounce0\"" {  } { { "Projeto_radiador.vhd" "Debounce0" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClockDiv ClockDiv:clock_divider A:behavioral " "Elaborating entity \"ClockDiv\" using architecture \"A:behavioral\" for hierarchy \"ClockDiv:clock_divider\"" {  } { { "Projeto_radiador.vhd" "clock_divider" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774753 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "full ClockDiv.vhd(17) " "VHDL Signal Declaration warning at ClockDiv.vhd(17): used explicit default value for signal \"full\" because signal was never assigned a value" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/ClockDiv.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685922774756 "|Projeto_radiador|ClockDiv:clock_divider"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "half ClockDiv.vhd(18) " "VHDL Signal Declaration warning at ClockDiv.vhd(18): used explicit default value for signal \"half\" because signal was never assigned a value" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/ClockDiv.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685922774756 "|Projeto_radiador|ClockDiv:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Pulse_Gen Pulse_Gen:clock A:behavioral " "Elaborating entity \"Pulse_Gen\" using architecture \"A:behavioral\" for hierarchy \"Pulse_Gen:clock\"" {  } { { "Projeto_radiador.vhd" "clock" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Relogio_SM Relogio_SM:relogio A:behavioral " "Elaborating entity \"Relogio_SM\" using architecture \"A:behavioral\" for hierarchy \"Relogio_SM:relogio\"" {  } { { "Projeto_radiador.vhd" "relogio" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM ROM:rom0 A:behavioral " "Elaborating entity \"ROM\" using architecture \"A:behavioral\" for hierarchy \"ROM:rom0\"" {  } { { "Projeto_radiador.vhd" "rom0" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM ROM:rom1 A:structural " "Elaborating entity \"ROM\" using architecture \"A:structural\" for hierarchy \"ROM:rom1\"" {  } { { "Projeto_radiador.vhd" "rom1" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux4_1 Mux4_1:mux4_1 A:behavioral " "Elaborating entity \"Mux4_1\" using architecture \"A:behavioral\" for hierarchy \"Mux4_1:mux4_1\"" {  } { { "Projeto_radiador.vhd" "mux4_1" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "control_on_off control_on_off:control_radiador A:behavioral " "Elaborating entity \"control_on_off\" using architecture \"A:behavioral\" for hierarchy \"control_on_off:control_radiador\"" {  } { { "Projeto_radiador.vhd" "control_radiador" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774783 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_histerese control_on_off.vhd(20) " "VHDL Signal Declaration warning at control_on_off.vhd(20): used explicit default value for signal \"s_histerese\" because signal was never assigned a value" {  } { { "control_on_off.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/control_on_off.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685922774787 "|Projeto_radiador|control_on_off:control_radiador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_histerese control_on_off.vhd(42) " "VHDL Process Statement warning at control_on_off.vhd(42): signal \"s_histerese\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_on_off.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/control_on_off.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685922774788 "|Projeto_radiador|control_on_off:control_radiador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_histerese control_on_off.vhd(50) " "VHDL Process Statement warning at control_on_off.vhd(50): signal \"s_histerese\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_on_off.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/control_on_off.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685922774788 "|Projeto_radiador|control_on_off:control_radiador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "simulador simulador:simulador A:behavioral " "Elaborating entity \"simulador\" using architecture \"A:behavioral\" for hierarchy \"simulador:simulador\"" {  } { { "Projeto_radiador.vhd" "simulador" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774822 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_fluxo_in simulador.vhd(17) " "VHDL Signal Declaration warning at simulador.vhd(17): used explicit default value for signal \"s_fluxo_in\" because signal was never assigned a value" {  } { { "simulador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/simulador.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685922774825 "|Projeto_radiador|simulador:simulador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_fluxo_out simulador.vhd(18) " "VHDL Signal Declaration warning at simulador.vhd(18): used explicit default value for signal \"s_fluxo_out\" because signal was never assigned a value" {  } { { "simulador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/simulador.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685922774825 "|Projeto_radiador|simulador:simulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin2bcd bin2bcd:bin2bcd_tempo A:behavioral " "Elaborating entity \"bin2bcd\" using architecture \"A:behavioral\" for hierarchy \"bin2bcd:bin2bcd_tempo\"" {  } { { "Projeto_radiador.vhd" "bin2bcd_tempo" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:bin7segDecoderMinutos1 A:behav_time " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behav_time\" for hierarchy \"Bin7SegDecoder:bin7segDecoderMinutos1\"" {  } { { "Projeto_radiador.vhd" "bin7segDecoderMinutos1" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 190 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink bin7SegDecoder.vhd(34) " "VHDL Process Statement warning at bin7SegDecoder.vhd(34): signal \"blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bin7SegDecoder.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin7SegDecoder.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685922774834 "|Projeto_radiador|Bin7SegDecoder:bin7segDecoderMinutos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecDay Bin7SegDecDay:bin7segDecoderDias A:behavioral " "Elaborating entity \"Bin7SegDecDay\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecDay:bin7segDecoderDias\"" {  } { { "Projeto_radiador.vhd" "bin7segDecoderDias" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 226 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:bin7segDecoderTemperatura1 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:bin7segDecoderTemperatura1\"" {  } { { "Projeto_radiador.vhd" "bin7segDecoderTemperatura1" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 235 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922774847 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Mod0\"" {  } { { "bin2bcd.vhd" "Mod0" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Div0\"" {  } { { "bin2bcd.vhd" "Div0" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Mod1\"" {  } { { "bin2bcd.vhd" "Mod1" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Div1\"" {  } { { "bin2bcd.vhd" "Div1" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Mod3\"" {  } { { "bin2bcd.vhd" "Mod3" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Div3\"" {  } { { "bin2bcd.vhd" "Div3" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Mod2\"" {  } { { "bin2bcd.vhd" "Mod2" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:bin2bcd_tempo\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:bin2bcd_tempo\|Div2\"" {  } { { "bin2bcd.vhd" "Div2" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922777073 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685922777073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod0\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922777196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod0 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777196 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922777196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922777333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922777333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922777375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922777375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922777569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922777569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922777762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922777762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922777903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922777903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div0\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922777931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div0 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922777931 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922777931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod1\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922778281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod1 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778281 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922778281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div1\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922778313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div1 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778313 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922778313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod3\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922778338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod3 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778338 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922778338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/lpm_divide_s9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/sign_div_unsign_hkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_m4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div3\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922778608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div3 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778608 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922778608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_khm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_khm " "Found entity 1: lpm_divide_khm" {  } { { "db/lpm_divide_khm.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/lpm_divide_khm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922778832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922778832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div2\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922778875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:bin2bcd_tempo\|lpm_divide:Div2 " "Instantiated megafunction \"bin2bcd:bin2bcd_tempo\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685922778875 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/bin2bcd.vhd" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685922778875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922779010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922779010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922779049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922779049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685922779100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922779100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685922782071 "|projeto_radiador|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685922782071 "|projeto_radiador|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685922782071 "|projeto_radiador|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685922782071 "|projeto_radiador|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Projeto_radiador.vhd" "" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/Projeto_radiador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685922782071 "|projeto_radiador|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685922782071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685922782290 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_m4f:divider\|add_sub_8_result_int\[0\]~0 " "Logic cell \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_m4f:divider\|add_sub_8_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m4f.tdf" "add_sub_8_result_int\[0\]~0" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_m4f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922784396 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_m4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_m4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_m4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922784396 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:bin2bcd_tempo\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_m4f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"bin2bcd:bin2bcd_tempo\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_hkh:divider\|alt_u_div_m4f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m4f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Miguel/Desktop/Projeto_LSD/projeto/projeto/db/alt_u_div_m4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685922784396 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685922784396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685922785035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685922785035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1195 " "Implemented 1195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685922785311 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685922785311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1124 " "Implemented 1124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685922785311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685922785311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685922785377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 00:53:05 2023 " "Processing ended: Mon Jun 05 00:53:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685922785377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685922785377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685922785377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685922785377 ""}
