// Seed: 1262141367
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri1 id_5
);
endmodule
module module_1 #(
    parameter id_14 = 32'd76,
    parameter id_16 = 32'd56,
    parameter id_2  = 32'd55,
    parameter id_4  = 32'd4
) (
    output wor   id_0,
    input  uwire id_1,
    input  tri0  _id_2,
    input  tri   id_3,
    input  uwire _id_4,
    input  wor   id_5
);
  wire  [  id_4  :  id_2  ]  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  _id_14  ,  id_15  ,  _id_16  ,  id_17  ,  id_18  ;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_5,
      id_0,
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire [1 : -1] id_19;
  integer [id_14 : (  1  )  ==?  id_4] id_20;
  ;
  wire id_21;
  logic [id_16  ==  -1 : -1] id_22, id_23;
  assign id_11 = id_20[-1 :-1];
  wire [-1 : 1] id_24;
endmodule
