#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr  6 16:44:09 2025
# Process ID         : 46923
# Current directory  : /home/emre/projectZed
# Command line       : vivado projectZed.xpr
# Log file           : /home/emre/projectZed/vivado.log
# Journal file       : /home/emre/projectZed/vivado.jou
# Running On         : emre-Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14318 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18613 MB
# Available Virtual  : 15315 MB
#-----------------------------------------------------------
start_gui
open_project projectZed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/emre/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv user.org:user:custom_fifo:1.0 custom_fifo_0
endgroup
set_property location {3.5 1396 412} [get_bd_cells processing_system7_0]
set_property location {4 1438 439} [get_bd_cells processing_system7_0]
set_property location {4 1412 427} [get_bd_cells processing_system7_0]
set_property location {1 233 498} [get_bd_cells axi_interconnect_0]
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/zynq_ai} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/zynq_ai'.
startgroup
create_bd_cell -type ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_1:1.0 StreamingDataflowPar_0
endgroup
set_property name axi_mem_intercon [get_bd_cells axi_interconnect_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property name axi_periph [get_bd_cells axi_interconnect_1]
set_property location {1 244 893} [get_bd_cells axi_periph]
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s_dre {1} \
  CONFIG.c_include_s2mm_dre {1} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {8} \
  CONFIG.c_mm2s_burst_size {2} \
  CONFIG.c_s2mm_burst_size {2} \
] [get_bd_cells axi_dma_0]
endgroup
set_property location {3 1010 742} [get_bd_cells axi_periph]
set_property location {1 221 779} [get_bd_cells proc_sys_reset_0]
set_property location {2 622 787} [get_bd_cells StreamingDataflowPar_0]
set_property location {2 621 187} [get_bd_cells axi_periph]
set_property location {3 905 788} [get_bd_cells custom_fifo_0]
set_property location {3 882 788} [get_bd_cells custom_fifo_0]
set_property location {3 896 561} [get_bd_cells axi_periph]
set_property location {4 1311 589} [get_bd_cells axi_dma_0]
set_property location {4 1360 -55} [get_bd_cells processing_system7_0]
set_property location {4 1397 646} [get_bd_cells axi_dma_0]
set_property location {4 1427 886} [get_bd_cells axi_mem_intercon]
set_property location {4 1400 585} [get_bd_cells axi_dma_0]
set_property location {4.5 1838 696} [get_bd_cells processing_system7_0]
set_property location {5 1827 684} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
set_property location {5 1806 703} [get_bd_cells processing_system7_0]
set_property location {4 1370 334} [get_bd_cells axi_mem_intercon]
set_property location {4 1415 832} [get_bd_cells axi_dma_0]
set_property location {4 1412 563} [get_bd_cells axi_mem_intercon]
set_property location {5.5 2312 702} [get_bd_cells processing_system7_0]
set_property location {4.5 1835 811} [get_bd_cells axi_dma_0]
set_property location {5 1760 795} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {5 1414 922} [get_bd_cells xlconstant_0]
set_property location {4 1376 927} [get_bd_cells xlconstant_0]
set_property location {4 1301 566} [get_bd_cells axi_mem_intercon]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
endgroup
set_property location {5 1522 797} [get_bd_cells xlconcat_0]
set_property location {3.5 1248 936} [get_bd_cells xlconstant_0]
set_property location {4 1222 971} [get_bd_cells xlconstant_0]
set_property location {3.5 1206 970} [get_bd_cells xlconstant_0]
set_property location {5 1428 591} [get_bd_cells axi_mem_intercon]
set_property location {5 1434 847} [get_bd_cells xlconcat_0]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xlconstant_0}]'
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {6 1568 1011} [get_bd_cells xlconstant_1]
set_property location {4.5 1403 555} [get_bd_cells axi_mem_intercon]
set_property location {5 1419 828} [get_bd_cells xlconcat_0]
set_property location {5 1436 962} [get_bd_cells xlconstant_1]
set_property location {5.5 1743 739} [get_bd_cells axi_dma_0]
set_property location {6.5 2125 762} [get_bd_cells processing_system7_0]
set_property location {7.5 2291 711} [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN0_WIDTH {8} \
  CONFIG.IN1_WIDTH {24} \
] [get_bd_cells xlconcat_0]
set_property CONFIG.OUT_DATA_WIDTH {8} [get_bd_cells custom_fifo_0]
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {24} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tdata] [get_bd_pins xlconcat_0/In0]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tdata> is being overridden by the user with net <custom_fifo_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tdata> is being overridden by the user with net <xlconcat_0_dout>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
set_property CONFIG.CONST_WIDTH {4} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tkeep> is being overridden by the user with net <xlconstant_1_dout>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins custom_fifo_0/s_axis]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {7 2199 700} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [BD 5-455] Automation on '/axi_mem_intercon/ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_periph/ACLK]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_periph/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]'
undo
INFO: [Common 17-17] undo 'set_property location {7 2199 700} [get_bd_cells processing_system7_0]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]'
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
] [get_bd_cells processing_system7_0]
set_property location {7 2506 742} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [BD 5-455] Automation on '/axi_mem_intercon/ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_periph/ACLK]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins StreamingDataflowPar_0/ap_rst_n]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/s_axis_0] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins custom_fifo_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins custom_fifo_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tdata]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tdata] [get_bd_pins xlconcat_0/In0]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tdata> is being overridden by the user with net <custom_fifo_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tlast] [get_bd_pins custom_fifo_0/m_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tlast> is being overridden by the user with net <custom_fifo_0_m_axis_tlast>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tlast> is being overridden by the user with net <custom_fifo_0_m_axis_tlast>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tvalid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tvalid> is being overridden by the user with net <custom_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tvalid> is being overridden by the user with net <custom_fifo_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/m_axis_tready> is being overridden by the user with net <axi_dma_0_s_axis_s2mm_tready>. This pin will not be connected as a part of interface connection <m_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tready> is being overridden by the user with net <axi_dma_0_s_axis_s2mm_tready>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_mem_intercon]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_periph/M00_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
set_property location {3 1028 1036} [get_bd_cells xlconstant_0]
set_property location {3.5 1342 900} [get_bd_cells xlconcat_0]
set_property location {4 1370 997} [get_bd_cells xlconstant_1]
set_property location {5 1738 915} [get_bd_cells axi_dma_0]
set_property location {5.5 2158 727} [get_bd_cells processing_system7_0]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
set_property location {2 609 597} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins custom_fifo_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tdata> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tdata>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tdata> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tdata>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tready> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tvalid> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tvalid> is being overridden by the user with net </Net>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins custom_fifo_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tvalid> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tvalid>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tvalid> is being overridden by the user with net <StreamingDataflowPar_0_m_axis_0_tvalid>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin </StreamingDataflowPar_0/m_axis_0_tready> is being overridden by the user with net <custom_fifo_0_s_axis_tready>. This pin will not be connected as a part of interface connection <m_axis_0>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </custom_fifo_0/s_axis_tready> is being overridden by the user with net <custom_fifo_0_s_axis_tready>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tready]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins custom_fifo_0/s_axis_tvalid]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Net]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tvalid]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins custom_fifo_0/s_axis_tdata]'
undo
INFO: [Common 17-17] undo 'set_property location {2 609 597} [get_bd_cells xlconstant_1]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
regenerate_bd_layout
set_property location {2 520 764} [get_bd_cells xlconstant_1]
set_property location {2 576 449} [get_bd_cells xlconstant_1]
set_property location {2 555 428} [get_bd_cells xlconstant_1]
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/emre/projectZed/projectZed.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/emre/projectZed/projectZed.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_processing_system7_0_0_synth_1
validate_bd_design -force
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
save_bd_design
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_fifo_0 .
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0 to use current project options
WARNING: [IP_Flow 19-1823] Unable to identify upgrade version ''
CRITICAL WARNING: [IP_Flow 19-3817] IP 'design_1_StreamingDataflowPar_0_0' failed to properly generate child IP 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0'.  Please edit or regenerate IP Definition to correct the child IP.  Reason: 
Cannot upgrade to invalid target ''
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Cannot upgrade to invalid target ''
ERROR: [BD 41-1030] Generation failed for the IP Integrator block StreamingDataflowPar_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_StreamingDataflowPar_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_StreamingDataflowPar_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_0/design_1_axi_mem_intercon_imp_xbar_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/zynq_ai /home/emre/Documents/finn/finn-rtllib/memstream} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/zynq_ai'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_StreamingDataflowPar_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_StreamingDataflowPar_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_fifo_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_0/design_1_axi_mem_intercon_imp_xbar_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_custom_fifo_0_0/design_1_custom_fifo_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0.xci' in run design_1_StreamingDataflowPar_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0.xci' in run design_1_StreamingDataflowPar_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sun Apr  6 18:10:18 2025] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_periph_imp_auto_pc_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_axi_dma_0_1_synth_1, design_1_StreamingDataflowPar_0_0_synth_1, design_1_custom_fifo_0_0_synth_1, design_1_axi_mem_intercon_imp_auto_us_1_synth_1, design_1_axi_mem_intercon_imp_auto_us_0_synth_1, design_1_axi_mem_intercon_imp_auto_pc_0_synth_1, design_1_axi_mem_intercon_imp_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_periph_imp_auto_pc_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_periph_imp_auto_pc_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_axi_dma_0_1_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_dma_0_1_synth_1/runme.log
design_1_StreamingDataflowPar_0_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/runme.log
design_1_custom_fifo_0_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_custom_fifo_0_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_1_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_mem_intercon_imp_auto_us_1_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_us_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_auto_pc_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_mem_intercon_imp_auto_pc_0_synth_1/runme.log
design_1_axi_mem_intercon_imp_xbar_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_axi_mem_intercon_imp_xbar_0_synth_1/runme.log
synth_1: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Sun Apr  6 18:10:18 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
startgroup
set_property CONFIG.CONST_VAL {15} [get_bd_cells xlconstant_1]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_1:1.0 [get_ips  design_1_StreamingDataflowPar_0_0] -log ip_upgrade.log
Upgrading '/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_StreamingDataflowPar_0_0 to use current project options
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/emre/projectZed/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_StreamingDataflowPar_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
Wrote  : </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 18.0 is provided. The value is converted to long type(18)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 18.0 is provided. The value is converted to long type(18)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 14.0 is provided. The value is converted to long type(14)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 14.0 is provided. The value is converted to long type(14)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 12.0 is provided. The value is converted to long type(12)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 12.0 is provided. The value is converted to long type(12)
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0 to use current project options
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 18.0 is provided. The value is converted to long type(18)
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0 to use current project options
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0 to use current project options
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 14.0 is provided. The value is converted to long type(14)
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0 to use current project options
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0 to use current project options
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 12.0 is provided. The value is converted to long type(12)
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0 to use current project options
INFO: [IP_Flow 19-3420] Updated StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataflowPar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_periph/s00_couplers/auto_pc .
Exporting to file /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_StreamingDataflowPar_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_StreamingDataflowPar_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3570e232ad8c4e2d to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/3/5/3570e232ad8c4e2d/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 3570e232ad8c4e2d; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4703e495c6b9c4e to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/f/4/f4703e495c6b9c4e/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = f4703e495c6b9c4e; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a1913c1f21d1d75 to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/1/a/1a1913c1f21d1d75/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 1a1913c1f21d1d75; cache size = 9.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 89f73d8299260b5f to dir: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_stub.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0.dcp to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/emre/projectZed/projectZed.cache/ip/2024.2/8/9/89f73d8299260b5f/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v to /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_axi_periph_imp_auto_pc_0/design_1_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_periph_imp_auto_pc_0, cache-ID = 89f73d8299260b5f; cache size = 9.490 MB.
[Sun Apr  6 18:13:47 2025] Launched design_1_StreamingDataflowPar_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_StreamingDataflowPar_0_0_synth_1: /home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/runme.log
synth_1: /home/emre/projectZed/projectZed.runs/synth_1/runme.log
[Sun Apr  6 18:13:47 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9487.680 ; gain = 0.000 ; free physical = 8600 ; free virtual = 12022
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9487.680 ; gain = 0.000 ; free physical = 8490 ; free virtual = 12290
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9487.680 ; gain = 0.000 ; free physical = 8379 ; free virtual = 12181
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10004.594 ; gain = 0.000 ; free physical = 7844 ; free virtual = 11651
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10004.594 ; gain = 0.000 ; free physical = 7844 ; free virtual = 11651
Read PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 10004.594 ; gain = 0.000 ; free physical = 7845 ; free virtual = 11652
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10004.594 ; gain = 0.000 ; free physical = 7845 ; free virtual = 11652
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10014.594 ; gain = 10.000 ; free physical = 7837 ; free virtual = 11644
Read Physdb Files: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10014.594 ; gain = 10.000 ; free physical = 7837 ; free virtual = 11644
Restored from archive | CPU: 0.230000 secs | Memory: 7.537720 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10014.594 ; gain = 10.000 ; free physical = 7837 ; free virtual = 11644
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10014.594 ; gain = 0.000 ; free physical = 7829 ; free virtual = 11636
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10379.629 ; gain = 891.949 ; free physical = 7364 ; free virtual = 11200
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/emre/projectZed/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  6 18:25:19 2025...
