//---------------------------------------------------------------------------
// 
//                  	 STMicroelectronics NOIDA
// 
//                       	  LIBRARY GROUP
// 
//---------------------------------------------------------------------------
// 
//---------------------------------------------------------------------------
// 
// VERILOG_LD for the CMOS028_FDSOI library C28SOI_IO_SF_BASIC_EG_6U1X2U2X2T8XLB
//              			(release 2.0beta1a)
// 
//
//---------------------------------------------------------------------------
// 
// Date          : Jan 2013
// 
// Copyright     : STMicroelectronics N.V. 1998-2006
//                 All rights reserved. Reproduction
//                 in whole or part is prohibited
//                 without the written consent of the
//                 copyright holder.
// 
// Address      : STMicroelectronics
//
//---------------------------------------------------------------------------
// STMicroelectronics RESERVES THE RIGHTS TO MAKE CHANGES WITHOUT 
// NOTICE AT ANY TIME. STMicroelectronics MAKES NO WARRANTY,
// EXPRESSED, IMPLIED OR STATUTARY, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
// WARRANTY OR MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE,
// OR THAT THE USE WILL NOT INFRINGE ANY THIRD PARTY PATENT,
// COPYRIGHT OR TRADEMARK. STMicroelectronics SHALL NOT BE LIABLE 
// FOR ANY LOSS OR DAMAGE ARISING FROM THE USE OF ITS LIBRARIES OR
// SOFTWARE.
//---------------------------------------------------------------------------
// Verilog model view for FILLCELL_10UM_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_10UM_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_10UM_SF_CL_LIN ();




endmodule // FILLCELL_10UM_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_10UM_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_10UM_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_10UM_SF_FC_LIN ();




endmodule // FILLCELL_10UM_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_5UM_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_5UM_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_5UM_SF_CL_LIN ();




endmodule // FILLCELL_5UM_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_5UM_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_5UM_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_5UM_SF_FC_LIN ();




endmodule // FILLCELL_5UM_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_END_LEFT_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_END_LEFT_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_END_LEFT_SF_CL_LIN (REFIOACORE, REFIOBCORE, ASRCNCORE, ASRCPCORE);

	inout REFIOACORE;
	inout REFIOBCORE;
	inout [6:0] ASRCNCORE;
	inout [6:0] ASRCPCORE;



endmodule // FILLCELL_END_LEFT_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_END_LEFT_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_END_LEFT_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_END_LEFT_SF_FC_LIN (REFIOACORE, REFIOBCORE, ASRCNCORE, ASRCPCORE);

	inout REFIOACORE;
	inout REFIOBCORE;
	inout [6:0] ASRCNCORE;
	inout [6:0] ASRCPCORE;



endmodule // FILLCELL_END_LEFT_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_END_RIGHT_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_END_RIGHT_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_END_RIGHT_SF_CL_LIN (REFIOACORE, REFIOBCORE, ASRCNCORE, ASRCPCORE);

	inout REFIOACORE;
	inout REFIOBCORE;
	inout [6:0] ASRCNCORE;
	inout [6:0] ASRCPCORE;



endmodule // FILLCELL_END_RIGHT_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_END_RIGHT_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_END_RIGHT_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_END_RIGHT_SF_FC_LIN (REFIOACORE, REFIOBCORE, ASRCNCORE, ASRCPCORE);

	inout REFIOACORE;
	inout REFIOBCORE;
	inout [6:0] ASRCNCORE;
	inout [6:0] ASRCPCORE;



endmodule // FILLCELL_END_RIGHT_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_FEEDTHROUGH_40UM_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_FEEDTHROUGH_40UM_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_FEEDTHROUGH_40UM_SF_CL_LIN ();




endmodule // FILLCELL_FEEDTHROUGH_40UM_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_REFASRC_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_REFASRC_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_REFASRC_SF_CL_LIN (REFIOACORE, REFIOBCORE, ASRCNCORE, ASRCPCORE);

	inout REFIOACORE;
	inout REFIOBCORE;
	inout [6:0] ASRCNCORE;
	inout [6:0] ASRCPCORE;



endmodule // FILLCELL_REFASRC_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_REFASRC_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_REFASRC_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_REFASRC_SF_FC_LIN (REFIOACORE, REFIOBCORE, ASRCNCORE, ASRCPCORE);

	inout REFIOACORE;
	inout REFIOBCORE;
	inout [6:0] ASRCNCORE;
	inout [6:0] ASRCPCORE;



endmodule // FILLCELL_REFASRC_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_TRIGGER_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_TRIGGER_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_TRIGGER_SF_CL_LIN ();




endmodule // FILLCELL_TRIGGER_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_TRIGGER_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_TRIGGER_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_TRIGGER_SF_FC_LIN ();




endmodule // FILLCELL_TRIGGER_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_VDDE_GNDE_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_VDDE_GNDE_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_VDDE_GNDE_SF_CL_LIN ();




endmodule // FILLCELL_VDDE_GNDE_SF_CL_LIN

`endcelldefine


// Verilog model view for FILLCELL_VDDE_GNDE_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCELL_VDDE_GNDE_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_VDDE_GNDE_SF_FC_LIN ();




endmodule // FILLCELL_VDDE_GNDE_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCUTCELL_ALL_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell FILLCUTCELL_ALL_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCUTCELL_ALL_SF_FC_LIN ();




endmodule // FILLCUTCELL_ALL_SF_FC_LIN

`endcelldefine


// Verilog model view for GNDE_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell GNDE_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_SF_CL_LIN ();




endmodule // GNDE_SF_CL_LIN

`endcelldefine


// Verilog model view for GNDE_SF_CL_LIN_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell GNDE_SF_CL_LIN_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_SF_CL_LIN_PHY ();




endmodule // GNDE_SF_CL_LIN_PHY

`endcelldefine


// Verilog model view for GNDE_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell GNDE_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_SF_FC_LIN ();




endmodule // GNDE_SF_FC_LIN

`endcelldefine


// Verilog model view for GNDE_SF_FC_LIN_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell GNDE_SF_FC_LIN_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_SF_FC_LIN_PHY ();




endmodule // GNDE_SF_FC_LIN_PHY

`endcelldefine


// Verilog model view for GNDE_SF_FC_OUTER_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell GNDE_SF_FC_OUTER_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_SF_FC_OUTER_PHY ();




endmodule // GNDE_SF_FC_OUTER_PHY

`endcelldefine


// Verilog model view for LBCORNERCELL_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell LBCORNERCELL_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module LBCORNERCELL_SF_FC_LIN ();




endmodule // LBCORNERCELL_SF_FC_LIN

`endcelldefine


// Verilog model view for LTCORNERCELL_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell LTCORNERCELL_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module LTCORNERCELL_SF_FC_LIN ();




endmodule // LTCORNERCELL_SF_FC_LIN

`endcelldefine


// Verilog model view for RBCORNERCELL_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell RBCORNERCELL_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module RBCORNERCELL_SF_FC_LIN ();




endmodule // RBCORNERCELL_SF_FC_LIN

`endcelldefine


// Verilog model view for RTCORNERCELL_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell RTCORNERCELL_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module RTCORNERCELL_SF_FC_LIN ();




endmodule // RTCORNERCELL_SF_FC_LIN

`endcelldefine


// Verilog model view for VDDE_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDE_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_SF_CL_LIN ();




endmodule // VDDE_SF_CL_LIN

`endcelldefine


// Verilog model view for VDDE_SF_CL_LIN_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDE_SF_CL_LIN_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_SF_CL_LIN_PHY ();




endmodule // VDDE_SF_CL_LIN_PHY

`endcelldefine


// Verilog model view for VDDE_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDE_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_SF_FC_LIN ();




endmodule // VDDE_SF_FC_LIN

`endcelldefine


// Verilog model view for VDDE_SF_FC_LIN_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDE_SF_FC_LIN_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_SF_FC_LIN_PHY ();




endmodule // VDDE_SF_FC_LIN_PHY

`endcelldefine


// Verilog model view for VDDE_SF_FC_OUTER_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDE_SF_FC_OUTER_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_SF_FC_OUTER_PHY ();




endmodule // VDDE_SF_FC_OUTER_PHY

`endcelldefine


// Verilog model view for VDDGND_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDGND_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDGND_SF_CL_LIN ();




endmodule // VDDGND_SF_CL_LIN

`endcelldefine


// Verilog model view for VDDGND_SF_CL_LIN_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDGND_SF_CL_LIN_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDGND_SF_CL_LIN_PHY ();




endmodule // VDDGND_SF_CL_LIN_PHY

`endcelldefine


// Verilog model view for VDDGND_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDGND_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDGND_SF_FC_LIN ();




endmodule // VDDGND_SF_FC_LIN

`endcelldefine


// Verilog model view for VDDGND_SF_FC_LIN_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDGND_SF_FC_LIN_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDGND_SF_FC_LIN_PHY ();




endmodule // VDDGND_SF_FC_LIN_PHY

`endcelldefine


// Verilog model view for VDDGND_SF_FC_OUTER_PHY
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 14-Jan-2013
// Cell VDDGND_SF_FC_OUTER_PHY

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDGND_SF_FC_OUTER_PHY ();




endmodule // VDDGND_SF_FC_OUTER_PHY

`endcelldefine


