// Seed: 2002039152
module module_0;
  always @(negedge id_1) begin : LABEL_0
    id_1 <= id_1;
    id_1 <= id_1;
    id_1 <= id_1;
  end
  assign id_1 = ~{1, id_1};
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_7 or posedge 1) id_6 = #1 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
