#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct 27 17:28:04 2025
# Process ID: 7785
# Current directory: /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/vivado.log
# Journal file: /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/vivado.jou
# Running On        :ubuntu
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.10
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700HX
# CPU Frequency     :2303.997 MHz
# CPU Physical cores:16
# CPU Logical cores :16
# Host memory       :11434 MB
# Swap memory       :30064 MB
# Total Virtual     :41499 MB
# Available Virtual :35728 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/wu/__PYNQ__/hls_ok/render/render/hls/hls_data.json outdir=/home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip srcdir=/home/wu/__PYNQ__/hls_ok/render/render/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/misc
INFO: Copied 40 verilog file(s) to /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/verilog
INFO: Copied 36 vhdl file(s) to /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/vhdl
Generating 2 subcores in /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/ip.tmp:
impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/verilog
INFO: Generating main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: Done generating main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: Generating main_process_sitodp_32s_64_6_no_dsp_1_ip via file impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_process_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_process_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: Done generating main_process_sitodp_32s_64_6_no_dsp_1_ip via file impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/vhdl/main_process.vhd (main_process)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface i_a11
INFO: Add data interface i_a12
INFO: Add data interface i_a13
INFO: Add data interface i_a21
INFO: Add data interface i_a22
INFO: Add data interface i_a23
INFO: Add data interface i_a31
INFO: Add data interface i_a32
INFO: Add data interface i_a33
INFO: Add data interface i_p1
INFO: Add data interface i_p2
INFO: Add data interface i_p3
INFO: Add data interface y_scale
INFO: Add data interface z_scale
INFO: Add axi4stream interface data_stream
INFO: Add axi4stream interface output_stream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/component.xml
INFO: Created IP archive /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/xilinx_com_hls_main_process_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Oct 27 17:28:15 2025...
