
*** Running vivado
    with args -log basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source basys3.tcl -notrace
Command: synth_design -top basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7336 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/constants.v:1]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/constants.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.379 ; gain = 111.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3' [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/basys3.v:1]
	Parameter seq_width bound to: 16 - type: integer 
	Parameter num_nib bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'poker' [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:23]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6104] Input port 'card_array' has an internal driver [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:90]
WARNING: [Synth 8-6014] Unused sequential element community_reg[4] was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:130]
WARNING: [Synth 8-6014] Unused sequential element community_reg[3] was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:130]
WARNING: [Synth 8-6014] Unused sequential element community_reg[2] was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:130]
WARNING: [Synth 8-6014] Unused sequential element community_reg[1] was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:130]
WARNING: [Synth 8-6014] Unused sequential element community_reg[0] was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:130]
INFO: [Synth 8-6155] done synthesizing module 'poker' (1#1) [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/poker.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_top.v:1]
	Parameter seq_width bound to: 16 - type: integer 
	Parameter num_nib bound to: 2 - type: integer 
	Parameter stIdle bound to: 0 - type: integer 
	Parameter stNib1 bound to: 1 - type: integer 
	Parameter stSPC bound to: 3 - type: integer 
	Parameter stNL bound to: 6 - type: integer 
	Parameter stCR bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_top.v:113]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_fifo.v:1]
	Parameter size bound to: 1024 - type: integer 
	Parameter sizew bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_fifo.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_fifo.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (2#1) [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart.v:24]
	Parameter CLOCK_DIVIDE bound to: 25 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart.v:173]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart.v:24]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_top.v:1]
WARNING: [Synth 8-350] instance 'uart_top_' of module 'uart_top' requires 9 connections, but only 6 given [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/basys3.v:149]
WARNING: [Synth 8-6014] Unused sequential element inst_wd_reg was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/basys3.v:91]
WARNING: [Synth 8-6014] Unused sequential element inst_cnt_reg was removed.  [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/basys3.v:108]
INFO: [Synth 8-6155] done synthesizing module 'basys3' (5#1) [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/basys3.v:1]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.184 ; gain = 154.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.184 ; gain = 154.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.184 ; gain = 154.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 758.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 758.121 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 758.121 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 758.121 ; gain = 501.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rndStart" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rndStart" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.srcs/sources_1/new/uart_fifo.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 758.121 ; gain = 501.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 43    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module basys3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module poker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
	   2 Input      4 Bit        Muxes := 4     
Module uart_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module uart_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "rndStart" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rndStart" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[0]
INFO: [Synth 8-5784] Optimized 1 bits of RAM "uart_top_/tfifo_/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 7 bits.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[10]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[9]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[8]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[7]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[6]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[5]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[4]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[3]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[2]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[1]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_clk_divider_reg[0]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_countdown_reg[5]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_countdown_reg[4]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_countdown_reg[3]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_countdown_reg[2]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_countdown_reg[1]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_countdown_reg[0]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_bits_remaining_reg[3]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_bits_remaining_reg[2]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_bits_remaining_reg[1]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_bits_remaining_reg[0]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/recv_state_reg[2]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/recv_state_reg[1]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/recv_state_reg[0]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[7]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[6]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[5]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[4]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[3]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[2]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[1]) is unused and will be removed from module basys3.
WARNING: [Synth 8-3332] Sequential element (uart_top_/uart_/rx_data_reg[0]) is unused and will be removed from module basys3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 758.121 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|uart_fifo:  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance uart_top_i_0/uart_top_/tfifo_/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 758.121 ; gain = 501.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 792.324 ; gain = 535.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|uart_fifo:  | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[9]' (FDR) to 'uart_top_/tfifo_/rp_reg[9]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[8]' (FDR) to 'uart_top_/tfifo_/rp_reg[8]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[7]' (FDR) to 'uart_top_/tfifo_/rp_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[6]' (FDR) to 'uart_top_/tfifo_/rp_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[5]' (FDR) to 'uart_top_/tfifo_/rp_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[4]' (FDR) to 'uart_top_/tfifo_/rp_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[3]' (FDR) to 'uart_top_/tfifo_/rp_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[2]' (FDR) to 'uart_top_/tfifo_/rp_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[1]' (FDR) to 'uart_top_/tfifo_/rp_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_top_/tfifo_/rp_reg_rep[0]' (FDR) to 'uart_top_/tfifo_/rp_reg[0]'
INFO: [Synth 8-4480] The timing for the instance uart_top_/tfifo_/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   615|
|3     |LUT1     |   248|
|4     |LUT2     |   228|
|5     |LUT3     |   969|
|6     |LUT4     |   554|
|7     |LUT5     |   422|
|8     |LUT6     |  1461|
|9     |RAMB18E1 |     1|
|10    |FDPE     |     2|
|11    |FDRE     |   399|
|12    |FDSE     |     1|
|13    |IBUF     |     3|
|14    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+------------------+----------+------+
|      |Instance          |Module    |Cells |
+------+------------------+----------+------+
|1     |top               |          |  4906|
|2     |  nolabel_line141 |poker     |  3634|
|3     |  uart_top_       |uart_top  |   661|
|4     |    tfifo_        |uart_fifo |   139|
|5     |    uart_         |uart      |    87|
+------+------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.121 ; gain = 570.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 827.121 ; gain = 223.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 827.121 ; gain = 570.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 92 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 827.121 ; gain = 582.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/team4_poker/team4_poker/team4_poker/team4_poker.runs/synth_1/basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_utilization_synth.rpt -pb basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 827.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 17:42:10 2024...
