{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484420461315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484420461317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 14 14:01:01 2017 " "Processing started: Sat Jan 14 14:01:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484420461317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484420461317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484420461318 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1484420461572 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1484420461572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484420462804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463706 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463710 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463716 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463730 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463742 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463750 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463756 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463760 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463771 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463776 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463780 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463791 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463797 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463807 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463818 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug_000/documents/github/multicomp/z80-cp_m/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug_000/documents/github/multicomp/z80-cp_m/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420463825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420463825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484420464013 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoSync Microcomputer.vhd(40) " "VHDL Signal Declaration warning at Microcomputer.vhd(40): used implicit default value for signal \"videoSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464017 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video Microcomputer.vhd(41) " "VHDL Signal Declaration warning at Microcomputer.vhd(41): used implicit default value for signal \"video\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464017 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR0 Microcomputer.vhd(43) " "VHDL Signal Declaration warning at Microcomputer.vhd(43): used implicit default value for signal \"videoR0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464017 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG0 Microcomputer.vhd(44) " "VHDL Signal Declaration warning at Microcomputer.vhd(44): used implicit default value for signal \"videoG0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464017 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB0 Microcomputer.vhd(45) " "VHDL Signal Declaration warning at Microcomputer.vhd(45): used implicit default value for signal \"videoB0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464018 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR1 Microcomputer.vhd(46) " "VHDL Signal Declaration warning at Microcomputer.vhd(46): used implicit default value for signal \"videoR1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464018 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG1 Microcomputer.vhd(47) " "VHDL Signal Declaration warning at Microcomputer.vhd(47): used implicit default value for signal \"videoG1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464018 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB1 Microcomputer.vhd(48) " "VHDL Signal Declaration warning at Microcomputer.vhd(48): used implicit default value for signal \"videoB1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464018 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hSync Microcomputer.vhd(49) " "VHDL Signal Declaration warning at Microcomputer.vhd(49): used implicit default value for signal \"hSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464018 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vSync Microcomputer.vhd(50) " "VHDL Signal Declaration warning at Microcomputer.vhd(50): used implicit default value for signal \"vSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464019 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internalRam1DataOut Microcomputer.vhd(72) " "VHDL Signal Declaration warning at Microcomputer.vhd(72): used implicit default value for signal \"internalRam1DataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484420464019 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(87) " "Verilog HDL or VHDL warning at Microcomputer.vhd(87): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484420464019 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_internalRam1CS Microcomputer.vhd(91) " "VHDL Signal Declaration warning at Microcomputer.vhd(91): used explicit default value for signal \"n_internalRam1CS\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484420464019 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"T80s:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:cpu1\|T80:u0\"" {  } { { "../Components/Z80/T80s.vhd" "u0" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "../Components/Z80/T80.vhd" "mcode" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "../Components/Z80/T80.vhd" "alu" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "../Components/Z80/T80.vhd" "Regs" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_CPM_BASIC_ROM Z80_CPM_BASIC_ROM:rom1 " "Elaborating entity \"Z80_CPM_BASIC_ROM\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "altsyncram_component" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484420464174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROMS/Z80/CPM_BASIC.HEX " "Parameter \"init_file\" = \"../ROMS/Z80/CPM_BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464175 ""}  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484420464175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4391 " "Found entity 1: altsyncram_4391" {  } { { "db/altsyncram_4391.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/db/altsyncram_4391.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420464345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420464345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4391 Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated " "Elaborating entity \"altsyncram_4391\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420464472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420464472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_4391.tdf" "deep_decode" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/db/altsyncram_4391.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484420464619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484420464618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_4391.tdf" "mux2" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/db/altsyncram_4391.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484420464661 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io2\|rxBuffer " "RAM logic \"bufferedUART:io2\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1484420466586 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io1\|rxBuffer " "RAM logic \"bufferedUART:io1\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1484420466586 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1484420466586 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2Clk " "Bidir \"ps2Clk\" has no driver" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 52 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484420474640 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2Data " "Bidir \"ps2Data\" has no driver" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1484420474640 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1484420474640 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 90 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 87 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 89 -1 0 } } { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 29 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 963 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1484420474816 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1484420474817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "videoSync GND " "Pin \"videoSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "video GND " "Pin \"video\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|video"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoR0 GND " "Pin \"videoR0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoR0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoG0 GND " "Pin \"videoG0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoG0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoB0 GND " "Pin \"videoB0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoB0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoR1 GND " "Pin \"videoR1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoG1 GND " "Pin \"videoG1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoB1 GND " "Pin \"videoB1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|videoB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hSync GND " "Pin \"hSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|hSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vSync GND " "Pin \"vSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484420487020 "|Microcomputer|vSync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484420487020 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484420487165 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484420487165 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484420487165 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484420487165 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1484420487165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484420496487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484420497358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484420497358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3409 " "Implemented 3409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484420498011 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484420498011 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1484420498011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3341 " "Implemented 3341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484420498011 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1484420498011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484420498011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484420498120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 14 14:01:38 2017 " "Processing ended: Sat Jan 14 14:01:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484420498120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484420498120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484420498120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484420498120 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1484420499929 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1484420499929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484420499931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484420499932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 14 14:01:39 2017 " "Processing started: Sat Jan 14 14:01:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484420499932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484420499932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484420499933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484420500086 ""}
{ "Info" "0" "" "Project  = Microcomputer" {  } {  } 0 0 "Project  = Microcomputer" 0 0 "Fitter" 0 0 1484420500087 ""}
{ "Info" "0" "" "Revision = Microcomputer" {  } {  } 0 0 "Revision = Microcomputer" 0 0 "Fitter" 0 0 1484420500087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1484420500656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microcomputer EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Microcomputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484420500715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484420500769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484420500769 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484420500972 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484420500995 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484420501371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484420501371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484420501371 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484420501371 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 5106 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484420501386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 5107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484420501386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 5108 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484420501386 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484420501386 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1484420501395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484420502182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484420502183 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484420502283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502657 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClkCount\[15\]  " "Automatically promoted node serialClkCount\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialClkCount\[15\]~33 " "Destination node serialClkCount\[15\]~33" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 272 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 3494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484420502658 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 272 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|WR_n " "Destination node T80s:cpu1\|WR_n" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|RD_n " "Destination node T80s:cpu1\|RD_n" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80s.vhd" 89 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|RD_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[1\] " "Destination node T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[2\] " "Destination node T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[3\] " "Destination node T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[4\] " "Destination node T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[5\] " "Destination node T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[6\] " "Destination node T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[7\] " "Destination node T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/Z80/T80.vhd" 347 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T80s:cpu1|T80:u0|A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484420502658 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdClock  " "Automatically promoted node sdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502662 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~16  " "Automatically promoted node comb~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502662 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4867 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~14  " "Automatically promoted node comb~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4865 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~15  " "Automatically promoted node comb~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4866 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb  " "Automatically promoted node comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|reset~0 " "Destination node bufferedUART:io2\|reset~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 71 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 2283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|txBuffer\[0\]~0 " "Destination node bufferedUART:io2\|txBuffer\[0\]~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 3550 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxInPointer\[0\]~15 " "Destination node bufferedUART:io2\|rxInPointer\[0\]~15" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 193 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxInPointer[0]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 3583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~222 " "Destination node bufferedUART:io2\|rxBuffer~222" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~222 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~224 " "Destination node bufferedUART:io2\|rxBuffer~224" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~224 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~226 " "Destination node bufferedUART:io2\|rxBuffer~226" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~226 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~228 " "Destination node bufferedUART:io2\|rxBuffer~228" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~230 " "Destination node bufferedUART:io2\|rxBuffer~230" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~230 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~232 " "Destination node bufferedUART:io2\|rxBuffer~232" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~232 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io2\|rxBuffer~234 " "Destination node bufferedUART:io2\|rxBuffer~234" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io2|rxBuffer~234 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 4502 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484420502663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1484420502663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484420502663 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484420502663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484420503397 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484420503403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484420503404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484420503416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484420503427 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484420503434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484420503434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484420503440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484420503787 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484420503797 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484420503797 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484420503897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484420505086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484420508764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484420508810 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484420523573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484420523574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484420524602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484420533747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484420533747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484420542363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484420542367 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484420542367 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.34 " "Total time spent on timing analysis during the Fitter is 9.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484420542536 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484420542552 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2Clk 0 " "Pin \"ps2Clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2Data 0 " "Pin \"ps2Data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[0\] 0 " "Pin \"sramData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[1\] 0 " "Pin \"sramData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[2\] 0 " "Pin \"sramData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[3\] 0 " "Pin \"sramData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[4\] 0 " "Pin \"sramData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[5\] 0 " "Pin \"sramData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[6\] 0 " "Pin \"sramData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[7\] 0 " "Pin \"sramData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[0\] 0 " "Pin \"sramAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[1\] 0 " "Pin \"sramAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[2\] 0 " "Pin \"sramAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[3\] 0 " "Pin \"sramAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[4\] 0 " "Pin \"sramAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[5\] 0 " "Pin \"sramAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[6\] 0 " "Pin \"sramAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[7\] 0 " "Pin \"sramAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[8\] 0 " "Pin \"sramAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[9\] 0 " "Pin \"sramAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[10\] 0 " "Pin \"sramAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[11\] 0 " "Pin \"sramAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[12\] 0 " "Pin \"sramAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[13\] 0 " "Pin \"sramAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[14\] 0 " "Pin \"sramAddress\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[15\] 0 " "Pin \"sramAddress\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamWE 0 " "Pin \"n_sRamWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamCS 0 " "Pin \"n_sRamCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamOE 0 " "Pin \"n_sRamOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd1 0 " "Pin \"txd1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts1 0 " "Pin \"rts1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd2 0 " "Pin \"txd2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts2 0 " "Pin \"rts2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoSync 0 " "Pin \"videoSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "video 0 " "Pin \"video\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoR0 0 " "Pin \"videoR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoG0 0 " "Pin \"videoG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoB0 0 " "Pin \"videoB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoR1 0 " "Pin \"videoR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoG1 0 " "Pin \"videoG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoB1 0 " "Pin \"videoB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hSync 0 " "Pin \"hSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vSync 0 " "Pin \"vSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdCS 0 " "Pin \"sdCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdMOSI 0 " "Pin \"sdMOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdSCLK 0 " "Pin \"sdSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "driveLED 0 " "Pin \"driveLED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484420542716 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1484420542716 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484420544708 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484420545075 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484420547544 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484420547976 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1484420548075 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2Clk a permanently disabled " "Pin ps2Clk has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484420548199 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2Data a permanently disabled " "Pin ps2Data has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/Microcomputer.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484420548199 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1484420548199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/output_files/Microcomputer.fit.smsg " "Generated suppressed messages file C:/Users/doug_000/Documents/GitHub/MultiComp/Z80-CP_M/Microcomputer/output_files/Microcomputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484420548758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484420550463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 14 14:02:30 2017 " "Processing ended: Sat Jan 14 14:02:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484420550463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484420550463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484420550463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484420550463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484420551667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484420551670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 14 14:02:31 2017 " "Processing started: Sat Jan 14 14:02:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484420551670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484420551670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484420551671 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484420552818 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484420552896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484420553468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 14 14:02:33 2017 " "Processing ended: Sat Jan 14 14:02:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484420553468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484420553468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484420553468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484420553468 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484420554162 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1484420554982 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1484420554982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484420554985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484420554987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 14 14:02:34 2017 " "Processing started: Sat Jan 14 14:02:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484420554987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484420554987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microcomputer -c Microcomputer " "Command: quartus_sta Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484420554988 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484420555180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484420555697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484420555749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484420555749 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484420556325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484420556325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdClock sdClock " "create_clock -period 1.000 -name sdClock sdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556349 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T80s:cpu1\|IORQ_n T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name T80s:cpu1\|IORQ_n T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556349 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClock cpuClock " "create_clock -period 1.000 -name cpuClock cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556349 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556349 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialClkCount\[15\] serialClkCount\[15\] " "create_clock -period 1.000 -name serialClkCount\[15\] serialClkCount\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556349 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484420556402 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1484420556417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484420556518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.551 " "Worst-case setup slack is -16.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.551     -4398.325 cpuClock  " "  -16.551     -4398.325 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.433      -605.607 clk  " "   -8.433      -605.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.670      -736.847 sdClock  " "   -7.670      -736.847 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.705     -1996.749 serialClkCount\[15\]  " "   -6.705     -1996.749 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.127      -243.668 T80s:cpu1\|IORQ_n  " "   -6.127      -243.668 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420556524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.284 " "Worst-case hold slack is -2.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284        -2.284 clk  " "   -2.284        -2.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871       -29.308 T80s:cpu1\|IORQ_n  " "   -1.871       -29.308 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 cpuClock  " "    0.499         0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 sdClock  " "    0.499         0.000 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 serialClkCount\[15\]  " "    0.499         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420556559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.662 " "Worst-case recovery slack is -5.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.662      -291.408 serialClkCount\[15\]  " "   -5.662      -291.408 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628       -14.652 sdClock  " "   -1.628       -14.652 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 T80s:cpu1\|IORQ_n  " "    0.249         0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420556566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.708 " "Worst-case removal slack is -0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708        -1.416 T80s:cpu1\|IORQ_n  " "   -0.708        -1.416 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.724         0.000 serialClkCount\[15\]  " "    1.724         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.231         0.000 sdClock  " "    2.231         0.000 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420556573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.495 " "Worst-case minimum pulse width slack is -2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495      -322.880 T80s:cpu1\|IORQ_n  " "   -2.495      -322.880 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277      -940.121 clk  " "   -2.277      -940.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -528.304 serialClkCount\[15\]  " "   -0.742      -528.304 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -513.464 cpuClock  " "   -0.742      -513.464 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -210.728 sdClock  " "   -0.742      -210.728 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420556579 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484420557681 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1484420557687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484420557914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.494 " "Worst-case setup slack is -4.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.494     -1133.350 cpuClock  " "   -4.494     -1133.350 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195      -166.788 sdClock  " "   -2.195      -166.788 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110       -34.228 clk  " "   -2.110       -34.228 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876      -489.952 serialClkCount\[15\]  " "   -1.876      -489.952 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368       -48.519 T80s:cpu1\|IORQ_n  " "   -1.368       -48.519 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420557964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.317 " "Worst-case hold slack is -1.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317        -1.350 clk  " "   -1.317        -1.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559        -2.208 T80s:cpu1\|IORQ_n  " "   -0.559        -2.208 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 serialClkCount\[15\]  " "    0.000         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095         0.000 cpuClock  " "    0.095         0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sdClock  " "    0.215         0.000 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420558023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.526 " "Worst-case recovery slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526       -79.359 serialClkCount\[15\]  " "   -1.526       -79.359 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.225 sdClock  " "   -0.025        -0.225 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 T80s:cpu1\|IORQ_n  " "    0.245         0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420558046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.203 " "Worst-case removal slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 serialClkCount\[15\]  " "    0.203         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269         0.000 T80s:cpu1\|IORQ_n  " "    0.269         0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849         0.000 sdClock  " "    0.849         0.000 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420558067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -590.812 clk  " "   -1.423      -590.812 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046      -125.992 T80s:cpu1\|IORQ_n  " "   -1.046      -125.992 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -356.000 serialClkCount\[15\]  " "   -0.500      -356.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -346.000 cpuClock  " "   -0.500      -346.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -142.000 sdClock  " "   -0.500      -142.000 sdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484420558094 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484420559132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484420559261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484420559262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484420559734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 14 14:02:39 2017 " "Processing ended: Sat Jan 14 14:02:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484420559734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484420559734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484420559734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484420559734 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484420560593 ""}
