#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  7 22:52:08 2023
# Process ID: 37892
# Current directory: D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8832 D:\Logic_Design_Lab\Lab_4\Advance\Lab4_111060013_Content_Addressable_Memory\Lab4_111060013_Content_Addressable_Memory.xpr
# Log file: D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/vivado.log
# Journal file: D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.xpr
INFO: [Project 1-313] Project file moved from 'C:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.gen/sources_1', nor could it be found using path 'C:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_111060013_Content_Addressable_Memory_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_111060013_Content_Addressable_Memory_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Content_Addressable_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_111060013_Content_Addressable_Memory_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.sim/sim_1/behav/xsim'
"xelab -wto f97d98cdb0884c8f8f3df1157b85624d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_111060013_Content_Addressable_Memory_t_behav xil_defaultlib.Lab4_111060013_Content_Addressable_Memory_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f97d98cdb0884c8f8f3df1157b85624d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_111060013_Content_Addressable_Memory_t_behav xil_defaultlib.Lab4_111060013_Content_Addressable_Memory_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Content_Addressable_Memory
Compiling module xil_defaultlib.Lab4_111060013_Content_Addressab...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_111060013_Content_Addressable_Memory_t_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.sim/sim_1/behav/xsim/xsim.dir/Lab4_111060013_Content_Addressable_Memory_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  7 22:52:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_111060013_Content_Addressable_Memory_t_behav -key {Behavioral:sim_1:Functional:Lab4_111060013_Content_Addressable_Memory_t} -tclbatch {Lab4_111060013_Content_Addressable_Memory_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_111060013_Content_Addressable_Memory_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 57 ns : File "D:/Logic_Design_Lab/Lab_4/Advance/Lab4_111060013_Content_Addressable_Memory/Lab4_111060013_Content_Addressable_Memory_t.v" Line 185
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_111060013_Content_Addressable_Memory_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 23:04:47 2023...
