// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        thresh_data_dout,
        thresh_data_num_data_valid,
        thresh_data_fifo_cap,
        thresh_data_empty_n,
        thresh_data_read,
        out_mat_data_din,
        out_mat_data_num_data_valid,
        out_mat_data_fifo_cap,
        out_mat_data_full_n,
        out_mat_data_write,
        buf_0_address0,
        buf_0_ce0,
        buf_0_q0,
        buf_0_address1,
        buf_0_ce1,
        buf_0_we1,
        buf_0_d1,
        buf_1_address0,
        buf_1_ce0,
        buf_1_q0,
        buf_1_address1,
        buf_1_ce1,
        buf_1_we1,
        buf_1_d1,
        buf_2_address0,
        buf_2_ce0,
        buf_2_q0,
        buf_2_address1,
        buf_2_ce1,
        buf_2_we1,
        buf_2_d1,
        buf_3_address0,
        buf_3_ce0,
        buf_3_q0,
        buf_3_address1,
        buf_3_ce1,
        buf_3_we1,
        buf_3_d1,
        buf_4_address0,
        buf_4_ce0,
        buf_4_q0,
        buf_4_address1,
        buf_4_ce1,
        buf_4_we1,
        buf_4_d1,
        p_read3,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read5,
        p_read6,
        p_read7,
        p_read14,
        p_read19,
        p_read36,
        img_width,
        row_ind_val,
        p_read37,
        tp1_val,
        tp2_val,
        mid_val,
        bottom1_val,
        bottom2_val,
        flag,
        p_read38,
        p_read39,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] thresh_data_dout;
input  [1:0] thresh_data_num_data_valid;
input  [1:0] thresh_data_fifo_cap;
input   thresh_data_empty_n;
output   thresh_data_read;
output  [7:0] out_mat_data_din;
input  [1:0] out_mat_data_num_data_valid;
input  [1:0] out_mat_data_fifo_cap;
input   out_mat_data_full_n;
output   out_mat_data_write;
output  [11:0] buf_0_address0;
output   buf_0_ce0;
input  [31:0] buf_0_q0;
output  [11:0] buf_0_address1;
output   buf_0_ce1;
output   buf_0_we1;
output  [31:0] buf_0_d1;
output  [11:0] buf_1_address0;
output   buf_1_ce0;
input  [31:0] buf_1_q0;
output  [11:0] buf_1_address1;
output   buf_1_ce1;
output   buf_1_we1;
output  [31:0] buf_1_d1;
output  [11:0] buf_2_address0;
output   buf_2_ce0;
input  [31:0] buf_2_q0;
output  [11:0] buf_2_address1;
output   buf_2_ce1;
output   buf_2_we1;
output  [31:0] buf_2_d1;
output  [11:0] buf_3_address0;
output   buf_3_ce0;
input  [31:0] buf_3_q0;
output  [11:0] buf_3_address1;
output   buf_3_ce1;
output   buf_3_we1;
output  [31:0] buf_3_d1;
output  [11:0] buf_4_address0;
output   buf_4_ce0;
input  [31:0] buf_4_q0;
output  [11:0] buf_4_address1;
output   buf_4_ce1;
output   buf_4_we1;
output  [31:0] buf_4_d1;
input  [31:0] p_read3;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read14;
input  [7:0] p_read19;
input  [7:0] p_read36;
input  [15:0] img_width;
input  [2:0] row_ind_val;
input  [15:0] p_read37;
input  [2:0] tp1_val;
input  [2:0] tp2_val;
input  [2:0] mid_val;
input  [2:0] bottom1_val;
input  [2:0] bottom2_val;
input  [0:0] flag;
input  [31:0] p_read38;
input  [31:0] p_read39;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [7:0] ap_return_13;
output  [15:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [7:0] ap_return_24;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg thresh_data_read;
reg out_mat_data_write;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[31:0] ap_return_4;
reg[31:0] ap_return_5;
reg[31:0] ap_return_6;
reg[31:0] ap_return_7;
reg[31:0] ap_return_8;
reg[31:0] ap_return_9;
reg[31:0] ap_return_10;
reg[31:0] ap_return_11;
reg[31:0] ap_return_12;
reg[7:0] ap_return_13;
reg[15:0] ap_return_14;
reg[31:0] ap_return_15;
reg[31:0] ap_return_16;
reg[31:0] ap_return_17;
reg[31:0] ap_return_18;
reg[31:0] ap_return_19;
reg[31:0] ap_return_20;
reg[31:0] ap_return_21;
reg[31:0] ap_return_22;
reg[31:0] ap_return_23;
reg[7:0] ap_return_24;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln407_fu_661_p2;
reg   [0:0] icmp_ln407_reg_1213;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_done;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_idle;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_ready;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_thresh_data_read;
wire   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_out_mat_data_din;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_out_mat_data_write;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_d1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_3_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_3_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_2_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_2_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_1_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_1_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_2_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_2_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_3_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_3_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_1_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_1_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_0_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_0_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_2_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_2_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_3_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_3_0_out_ap_vld;
wire   [0:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag28_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag28_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_2_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_2_0_out_ap_vld;
wire   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_inter_valx_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_inter_valx_0_out_ap_vld;
wire   [0:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag31_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag31_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_1_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_1_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_read_pointer_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_read_pointer_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_pointer_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_pointer_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_2_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_2_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_4_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_4_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_4_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_4_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_4_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_4_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_4_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_4_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_4_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_4_0_out_ap_vld;
wire   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_Array_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_Array_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_3_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_3_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_3_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_3_0_out_ap_vld;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_0_0_out;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_0_0_out_ap_vld;
reg   [31:0] ap_phi_mux_l20_buf_3_1_phi_fu_336_p4;
reg   [31:0] l20_buf_3_1_reg_332;
wire    ap_CS_fsm_state3;
reg   [31:0] ap_phi_mux_l20_buf_2_1_phi_fu_347_p4;
reg   [31:0] l20_buf_2_1_reg_343;
reg   [31:0] ap_phi_mux_l30_buf_1_1_phi_fu_358_p4;
reg   [31:0] l30_buf_1_1_reg_354;
reg   [31:0] ap_phi_mux_l30_buf_2_1_phi_fu_369_p4;
reg   [31:0] l30_buf_2_1_reg_365;
reg   [31:0] ap_phi_mux_l30_buf_3_1_phi_fu_380_p4;
reg   [31:0] l30_buf_3_1_reg_376;
reg   [31:0] ap_phi_mux_l20_buf_1_1_phi_fu_391_p4;
reg   [31:0] l20_buf_1_1_reg_387;
reg   [31:0] ap_phi_mux_l20_buf_0_1_phi_fu_402_p4;
reg   [31:0] l20_buf_0_1_reg_398;
reg   [31:0] ap_phi_mux_l40_buf_2_1_phi_fu_413_p4;
reg   [31:0] l40_buf_2_1_reg_409;
reg   [31:0] ap_phi_mux_l10_buf_3_1_phi_fu_423_p4;
reg   [31:0] l10_buf_3_1_reg_420;
wire   [7:0] phitmp_fu_768_p3;
reg   [7:0] ap_phi_mux_phi_ln457_3_phi_fu_432_p4;
reg   [7:0] phi_ln457_3_reg_429;
reg   [31:0] ap_phi_mux_l10_buf_2_1_phi_fu_441_p4;
reg   [31:0] l10_buf_2_1_reg_438;
wire   [15:0] phitmp79_fu_776_p3;
reg   [15:0] ap_phi_mux_phi_ln457_4_phi_fu_450_p4;
reg   [15:0] phi_ln457_4_reg_447;
reg   [31:0] ap_phi_mux_l10_buf_1_1_phi_fu_459_p4;
reg   [31:0] l10_buf_1_1_reg_456;
reg   [31:0] ap_phi_mux_read_pointer_2_phi_fu_468_p4;
reg   [31:0] read_pointer_2_reg_465;
reg   [31:0] ap_phi_mux_write_pointer_3_phi_fu_477_p4;
reg   [31:0] write_pointer_3_reg_474;
reg   [31:0] ap_phi_mux_phi_ln457_phi_fu_486_p4;
reg   [31:0] phi_ln457_reg_483;
reg   [31:0] ap_phi_mux_phi_ln457_1_phi_fu_496_p4;
reg   [31:0] phi_ln457_1_reg_492;
reg   [31:0] ap_phi_mux_l00_buf_2_1_phi_fu_507_p4;
reg   [31:0] l00_buf_2_1_reg_503;
reg   [31:0] ap_phi_mux_l00_buf_4_1_phi_fu_517_p4;
reg   [31:0] l00_buf_4_1_reg_514;
reg   [31:0] ap_phi_mux_l10_buf_4_1_phi_fu_526_p4;
reg   [31:0] l10_buf_4_1_reg_523;
reg   [31:0] ap_phi_mux_l20_buf_4_1_phi_fu_535_p4;
reg   [31:0] l20_buf_4_1_reg_532;
reg   [31:0] ap_phi_mux_l30_buf_4_1_phi_fu_544_p4;
reg   [31:0] l30_buf_4_1_reg_541;
reg   [31:0] ap_phi_mux_phi_ln457_2_phi_fu_554_p4;
reg   [31:0] phi_ln457_2_reg_550;
reg   [31:0] ap_phi_mux_l40_buf_4_1_phi_fu_564_p4;
reg   [31:0] l40_buf_4_1_reg_561;
reg   [7:0] ap_phi_mux_Array_1_phi_fu_573_p4;
reg   [7:0] Array_1_reg_570;
reg    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_return_4_preg;
reg   [31:0] ap_return_5_preg;
reg   [31:0] ap_return_6_preg;
reg   [31:0] ap_return_7_preg;
reg   [31:0] ap_return_8_preg;
reg   [31:0] ap_return_9_preg;
reg   [31:0] ap_return_10_preg;
reg   [31:0] ap_return_11_preg;
reg   [31:0] ap_return_12_preg;
reg   [7:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [31:0] ap_return_15_preg;
reg   [31:0] ap_return_16_preg;
reg   [31:0] ap_return_17_preg;
reg   [31:0] ap_return_18_preg;
reg   [31:0] ap_return_19_preg;
reg   [31:0] ap_return_20_preg;
reg   [31:0] ap_return_21_preg;
reg   [31:0] ap_return_22_preg;
reg   [31:0] ap_return_23_preg;
reg   [7:0] ap_return_24_preg;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
#0 ap_return_4_preg = 32'd0;
#0 ap_return_5_preg = 32'd0;
#0 ap_return_6_preg = 32'd0;
#0 ap_return_7_preg = 32'd0;
#0 ap_return_8_preg = 32'd0;
#0 ap_return_9_preg = 32'd0;
#0 ap_return_10_preg = 32'd0;
#0 ap_return_11_preg = 32'd0;
#0 ap_return_12_preg = 32'd0;
#0 ap_return_13_preg = 8'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 32'd0;
#0 ap_return_16_preg = 32'd0;
#0 ap_return_17_preg = 32'd0;
#0 ap_return_18_preg = 32'd0;
#0 ap_return_19_preg = 32'd0;
#0 ap_return_20_preg = 32'd0;
#0 ap_return_21_preg = 32'd0;
#0 ap_return_22_preg = 32'd0;
#0 ap_return_23_preg = 32'd0;
#0 ap_return_24_preg = 8'd0;
end

cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start),
    .ap_done(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_done),
    .ap_idle(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_idle),
    .ap_ready(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_ready),
    .thresh_data_dout(thresh_data_dout),
    .thresh_data_num_data_valid(2'd0),
    .thresh_data_fifo_cap(2'd0),
    .thresh_data_empty_n(thresh_data_empty_n),
    .thresh_data_read(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_thresh_data_read),
    .out_mat_data_din(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_out_mat_data_din),
    .out_mat_data_num_data_valid(2'd0),
    .out_mat_data_fifo_cap(2'd0),
    .out_mat_data_full_n(out_mat_data_full_n),
    .out_mat_data_write(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_out_mat_data_write),
    .p_read13(p_read13),
    .p_read12(p_read12),
    .p_read11(p_read11),
    .p_read38(p_read38),
    .p_read39(p_read39),
    .p_read3(p_read3),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read14(p_read14),
    .p_read19(p_read19),
    .img_width(img_width),
    .buf_0_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_address0),
    .buf_0_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_ce0),
    .buf_0_q0(buf_0_q0),
    .buf_0_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_address1),
    .buf_0_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_ce1),
    .buf_0_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_we1),
    .buf_0_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_d1),
    .buf_1_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_address0),
    .buf_1_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_address1),
    .buf_1_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_ce1),
    .buf_1_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_we1),
    .buf_1_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_d1),
    .buf_2_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_address0),
    .buf_2_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_address1),
    .buf_2_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_ce1),
    .buf_2_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_we1),
    .buf_2_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_d1),
    .buf_3_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_address0),
    .buf_3_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_address1),
    .buf_3_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_ce1),
    .buf_3_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_we1),
    .buf_3_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_d1),
    .buf_4_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_address0),
    .buf_4_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_address1),
    .buf_4_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_ce1),
    .buf_4_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_we1),
    .buf_4_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_d1),
    .tp1_val(tp1_val),
    .tp2_val(tp2_val),
    .mid_val(mid_val),
    .bottom1_val(bottom1_val),
    .bottom2_val(bottom2_val),
    .flag(flag),
    .row_ind_val(row_ind_val),
    .l20_buf_3_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_3_0_out),
    .l20_buf_3_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_3_0_out_ap_vld),
    .l20_buf_2_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_2_0_out),
    .l20_buf_2_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_2_0_out_ap_vld),
    .l30_buf_1_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_1_0_out),
    .l30_buf_1_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_1_0_out_ap_vld),
    .l30_buf_2_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_2_0_out),
    .l30_buf_2_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_2_0_out_ap_vld),
    .l30_buf_3_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_3_0_out),
    .l30_buf_3_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_3_0_out_ap_vld),
    .l20_buf_1_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_1_0_out),
    .l20_buf_1_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_1_0_out_ap_vld),
    .l20_buf_0_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_0_0_out),
    .l20_buf_0_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_0_0_out_ap_vld),
    .l40_buf_2_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_2_0_out),
    .l40_buf_2_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_2_0_out_ap_vld),
    .l10_buf_3_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_3_0_out),
    .l10_buf_3_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_3_0_out_ap_vld),
    .write_flag28_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag28_0_out),
    .write_flag28_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag28_0_out_ap_vld),
    .l10_buf_2_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_2_0_out),
    .l10_buf_2_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_2_0_out_ap_vld),
    .inter_valx_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_inter_valx_0_out),
    .inter_valx_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_inter_valx_0_out_ap_vld),
    .write_flag31_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag31_0_out),
    .write_flag31_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag31_0_out_ap_vld),
    .l10_buf_1_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_1_0_out),
    .l10_buf_1_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_1_0_out_ap_vld),
    .read_pointer_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_read_pointer_0_out),
    .read_pointer_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_read_pointer_0_out_ap_vld),
    .write_pointer_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_pointer_0_out),
    .write_pointer_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_pointer_0_out_ap_vld),
    .l00_buf_2_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_2_0_out),
    .l00_buf_2_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_2_0_out_ap_vld),
    .l00_buf_4_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_4_0_out),
    .l00_buf_4_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_4_0_out_ap_vld),
    .l10_buf_4_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_4_0_out),
    .l10_buf_4_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_4_0_out_ap_vld),
    .l20_buf_4_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_4_0_out),
    .l20_buf_4_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_4_0_out_ap_vld),
    .l30_buf_4_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_4_0_out),
    .l30_buf_4_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_4_0_out_ap_vld),
    .l40_buf_4_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_4_0_out),
    .l40_buf_4_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_4_0_out_ap_vld),
    .Array_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_Array_0_out),
    .Array_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_Array_0_out_ap_vld),
    .l40_buf_3_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_3_0_out),
    .l40_buf_3_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_3_0_out_ap_vld),
    .l00_buf_3_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_3_0_out),
    .l00_buf_3_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_3_0_out_ap_vld),
    .l10_buf_0_0_out(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_0_0_out),
    .l10_buf_0_0_out_ap_vld(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_0_0_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_0_preg <= ap_phi_mux_l00_buf_2_1_phi_fu_507_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_10_preg <= ap_phi_mux_l30_buf_2_1_phi_fu_369_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_11_preg <= ap_phi_mux_l30_buf_3_1_phi_fu_380_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_12_preg <= ap_phi_mux_l40_buf_2_1_phi_fu_413_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_13_preg <= ap_phi_mux_phi_ln457_3_phi_fu_432_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_14_preg <= ap_phi_mux_phi_ln457_4_phi_fu_450_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_15_preg <= ap_phi_mux_read_pointer_2_phi_fu_468_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_16_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_16_preg <= ap_phi_mux_write_pointer_3_phi_fu_477_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_17_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_17_preg <= ap_phi_mux_phi_ln457_1_phi_fu_496_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_18_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_18_preg <= ap_phi_mux_l00_buf_4_1_phi_fu_517_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_19_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_19_preg <= ap_phi_mux_l10_buf_4_1_phi_fu_526_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_1_preg <= ap_phi_mux_phi_ln457_phi_fu_486_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_20_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_20_preg <= ap_phi_mux_l20_buf_4_1_phi_fu_535_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_21_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_21_preg <= ap_phi_mux_l30_buf_4_1_phi_fu_544_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_22_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_22_preg <= ap_phi_mux_phi_ln457_2_phi_fu_554_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_23_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_23_preg <= ap_phi_mux_l40_buf_4_1_phi_fu_564_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_24_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_24_preg <= ap_phi_mux_Array_1_phi_fu_573_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_2_preg <= ap_phi_mux_l10_buf_1_1_phi_fu_459_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_3_preg <= ap_phi_mux_l10_buf_2_1_phi_fu_441_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_4_preg <= ap_phi_mux_l10_buf_3_1_phi_fu_423_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_5_preg <= ap_phi_mux_l20_buf_0_1_phi_fu_402_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_6_preg <= ap_phi_mux_l20_buf_1_1_phi_fu_391_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_7_preg <= ap_phi_mux_l20_buf_2_1_phi_fu_347_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_8_preg <= ap_phi_mux_l20_buf_3_1_phi_fu_336_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_9_preg <= ap_phi_mux_l30_buf_1_1_phi_fu_358_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd0))) begin
            grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_ready == 1'b1)) begin
            grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        Array_1_reg_570 <= p_read19;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        Array_1_reg_570 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_Array_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l00_buf_2_1_reg_503 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l00_buf_2_1_reg_503 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l00_buf_4_1_reg_514 <= p_read3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l00_buf_4_1_reg_514 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_4_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l10_buf_1_1_reg_456 <= p_read11;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l10_buf_1_1_reg_456 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_1_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l10_buf_2_1_reg_438 <= p_read12;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l10_buf_2_1_reg_438 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l10_buf_3_1_reg_420 <= p_read13;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l10_buf_3_1_reg_420 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_3_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l10_buf_4_1_reg_523 <= p_read5;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l10_buf_4_1_reg_523 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_4_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l20_buf_0_1_reg_398 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l20_buf_0_1_reg_398 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_0_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l20_buf_1_1_reg_387 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l20_buf_1_1_reg_387 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_1_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l20_buf_2_1_reg_343 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l20_buf_2_1_reg_343 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l20_buf_3_1_reg_332 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l20_buf_3_1_reg_332 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_3_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l20_buf_4_1_reg_532 <= p_read6;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l20_buf_4_1_reg_532 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_4_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l30_buf_1_1_reg_354 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l30_buf_1_1_reg_354 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_1_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l30_buf_2_1_reg_365 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l30_buf_2_1_reg_365 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l30_buf_3_1_reg_376 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l30_buf_3_1_reg_376 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_3_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l30_buf_4_1_reg_541 <= p_read7;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l30_buf_4_1_reg_541 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_4_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l40_buf_2_1_reg_409 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l40_buf_2_1_reg_409 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        l40_buf_4_1_reg_561 <= p_read14;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        l40_buf_4_1_reg_561 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_4_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        phi_ln457_1_reg_492 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        phi_ln457_1_reg_492 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_3_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        phi_ln457_2_reg_550 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        phi_ln457_2_reg_550 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_3_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        phi_ln457_3_reg_429 <= p_read36;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        phi_ln457_3_reg_429 <= phitmp_fu_768_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        phi_ln457_4_reg_447 <= p_read37;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        phi_ln457_4_reg_447 <= phitmp79_fu_776_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        phi_ln457_reg_483 <= p_read10;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        phi_ln457_reg_483 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_0_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        read_pointer_2_reg_465 <= p_read38;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        read_pointer_2_reg_465 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_read_pointer_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
        write_pointer_3_reg_474 <= p_read39;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        write_pointer_3_reg_474 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_pointer_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln407_reg_1213 <= icmp_ln407_fu_661_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_Array_1_phi_fu_573_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_Array_0_out;
    end else begin
        ap_phi_mux_Array_1_phi_fu_573_p4 = Array_1_reg_570;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l00_buf_2_1_phi_fu_507_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_2_0_out;
    end else begin
        ap_phi_mux_l00_buf_2_1_phi_fu_507_p4 = l00_buf_2_1_reg_503;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l00_buf_4_1_phi_fu_517_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_4_0_out;
    end else begin
        ap_phi_mux_l00_buf_4_1_phi_fu_517_p4 = l00_buf_4_1_reg_514;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l10_buf_1_1_phi_fu_459_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_1_0_out;
    end else begin
        ap_phi_mux_l10_buf_1_1_phi_fu_459_p4 = l10_buf_1_1_reg_456;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l10_buf_2_1_phi_fu_441_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_2_0_out;
    end else begin
        ap_phi_mux_l10_buf_2_1_phi_fu_441_p4 = l10_buf_2_1_reg_438;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l10_buf_3_1_phi_fu_423_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_3_0_out;
    end else begin
        ap_phi_mux_l10_buf_3_1_phi_fu_423_p4 = l10_buf_3_1_reg_420;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l10_buf_4_1_phi_fu_526_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_4_0_out;
    end else begin
        ap_phi_mux_l10_buf_4_1_phi_fu_526_p4 = l10_buf_4_1_reg_523;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l20_buf_0_1_phi_fu_402_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_0_0_out;
    end else begin
        ap_phi_mux_l20_buf_0_1_phi_fu_402_p4 = l20_buf_0_1_reg_398;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l20_buf_1_1_phi_fu_391_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_1_0_out;
    end else begin
        ap_phi_mux_l20_buf_1_1_phi_fu_391_p4 = l20_buf_1_1_reg_387;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l20_buf_2_1_phi_fu_347_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_2_0_out;
    end else begin
        ap_phi_mux_l20_buf_2_1_phi_fu_347_p4 = l20_buf_2_1_reg_343;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l20_buf_3_1_phi_fu_336_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_3_0_out;
    end else begin
        ap_phi_mux_l20_buf_3_1_phi_fu_336_p4 = l20_buf_3_1_reg_332;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l20_buf_4_1_phi_fu_535_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l20_buf_4_0_out;
    end else begin
        ap_phi_mux_l20_buf_4_1_phi_fu_535_p4 = l20_buf_4_1_reg_532;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l30_buf_1_1_phi_fu_358_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_1_0_out;
    end else begin
        ap_phi_mux_l30_buf_1_1_phi_fu_358_p4 = l30_buf_1_1_reg_354;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l30_buf_2_1_phi_fu_369_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_2_0_out;
    end else begin
        ap_phi_mux_l30_buf_2_1_phi_fu_369_p4 = l30_buf_2_1_reg_365;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l30_buf_3_1_phi_fu_380_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_3_0_out;
    end else begin
        ap_phi_mux_l30_buf_3_1_phi_fu_380_p4 = l30_buf_3_1_reg_376;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l30_buf_4_1_phi_fu_544_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l30_buf_4_0_out;
    end else begin
        ap_phi_mux_l30_buf_4_1_phi_fu_544_p4 = l30_buf_4_1_reg_541;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l40_buf_2_1_phi_fu_413_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_2_0_out;
    end else begin
        ap_phi_mux_l40_buf_2_1_phi_fu_413_p4 = l40_buf_2_1_reg_409;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_l40_buf_4_1_phi_fu_564_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_4_0_out;
    end else begin
        ap_phi_mux_l40_buf_4_1_phi_fu_564_p4 = l40_buf_4_1_reg_561;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_phi_ln457_1_phi_fu_496_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l00_buf_3_0_out;
    end else begin
        ap_phi_mux_phi_ln457_1_phi_fu_496_p4 = phi_ln457_1_reg_492;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_phi_ln457_2_phi_fu_554_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l40_buf_3_0_out;
    end else begin
        ap_phi_mux_phi_ln457_2_phi_fu_554_p4 = phi_ln457_2_reg_550;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_phi_ln457_3_phi_fu_432_p4 = phitmp_fu_768_p3;
    end else begin
        ap_phi_mux_phi_ln457_3_phi_fu_432_p4 = phi_ln457_3_reg_429;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_phi_ln457_4_phi_fu_450_p4 = phitmp79_fu_776_p3;
    end else begin
        ap_phi_mux_phi_ln457_4_phi_fu_450_p4 = phi_ln457_4_reg_447;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_phi_ln457_phi_fu_486_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_l10_buf_0_0_out;
    end else begin
        ap_phi_mux_phi_ln457_phi_fu_486_p4 = phi_ln457_reg_483;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_read_pointer_2_phi_fu_468_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_read_pointer_0_out;
    end else begin
        ap_phi_mux_read_pointer_2_phi_fu_468_p4 = read_pointer_2_reg_465;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln407_reg_1213 == 1'd0))) begin
        ap_phi_mux_write_pointer_3_phi_fu_477_p4 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_pointer_0_out;
    end else begin
        ap_phi_mux_write_pointer_3_phi_fu_477_p4 = write_pointer_3_reg_474;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_0 = ap_phi_mux_l00_buf_2_1_phi_fu_507_p4;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_1 = ap_phi_mux_phi_ln457_phi_fu_486_p4;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_10 = ap_phi_mux_l30_buf_2_1_phi_fu_369_p4;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_11 = ap_phi_mux_l30_buf_3_1_phi_fu_380_p4;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_12 = ap_phi_mux_l40_buf_2_1_phi_fu_413_p4;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_13 = ap_phi_mux_phi_ln457_3_phi_fu_432_p4;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_14 = ap_phi_mux_phi_ln457_4_phi_fu_450_p4;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_15 = ap_phi_mux_read_pointer_2_phi_fu_468_p4;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_16 = ap_phi_mux_write_pointer_3_phi_fu_477_p4;
    end else begin
        ap_return_16 = ap_return_16_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_17 = ap_phi_mux_phi_ln457_1_phi_fu_496_p4;
    end else begin
        ap_return_17 = ap_return_17_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_18 = ap_phi_mux_l00_buf_4_1_phi_fu_517_p4;
    end else begin
        ap_return_18 = ap_return_18_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_19 = ap_phi_mux_l10_buf_4_1_phi_fu_526_p4;
    end else begin
        ap_return_19 = ap_return_19_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_2 = ap_phi_mux_l10_buf_1_1_phi_fu_459_p4;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_20 = ap_phi_mux_l20_buf_4_1_phi_fu_535_p4;
    end else begin
        ap_return_20 = ap_return_20_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_21 = ap_phi_mux_l30_buf_4_1_phi_fu_544_p4;
    end else begin
        ap_return_21 = ap_return_21_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_22 = ap_phi_mux_phi_ln457_2_phi_fu_554_p4;
    end else begin
        ap_return_22 = ap_return_22_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_23 = ap_phi_mux_l40_buf_4_1_phi_fu_564_p4;
    end else begin
        ap_return_23 = ap_return_23_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_24 = ap_phi_mux_Array_1_phi_fu_573_p4;
    end else begin
        ap_return_24 = ap_return_24_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_3 = ap_phi_mux_l10_buf_2_1_phi_fu_441_p4;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_4 = ap_phi_mux_l10_buf_3_1_phi_fu_423_p4;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_5 = ap_phi_mux_l20_buf_0_1_phi_fu_402_p4;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_6 = ap_phi_mux_l20_buf_1_1_phi_fu_391_p4;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_7 = ap_phi_mux_l20_buf_2_1_phi_fu_347_p4;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_8 = ap_phi_mux_l20_buf_3_1_phi_fu_336_p4;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_9 = ap_phi_mux_l30_buf_1_1_phi_fu_358_p4;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_mat_data_write = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_out_mat_data_write;
    end else begin
        out_mat_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        thresh_data_read = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_thresh_data_read;
    end else begin
        thresh_data_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln407_fu_661_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign buf_0_address0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_address0;

assign buf_0_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_address1;

assign buf_0_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_ce0;

assign buf_0_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_ce1;

assign buf_0_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_d1;

assign buf_0_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_0_we1;

assign buf_1_address0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_address0;

assign buf_1_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_address1;

assign buf_1_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_ce0;

assign buf_1_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_ce1;

assign buf_1_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_d1;

assign buf_1_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_1_we1;

assign buf_2_address0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_address0;

assign buf_2_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_address1;

assign buf_2_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_ce0;

assign buf_2_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_ce1;

assign buf_2_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_d1;

assign buf_2_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_2_we1;

assign buf_3_address0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_address0;

assign buf_3_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_address1;

assign buf_3_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_ce0;

assign buf_3_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_ce1;

assign buf_3_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_d1;

assign buf_3_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_3_we1;

assign buf_4_address0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_address0;

assign buf_4_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_address1;

assign buf_4_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_ce0;

assign buf_4_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_ce1;

assign buf_4_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_d1;

assign buf_4_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_buf_4_we1;

assign grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_ap_start_reg;

assign icmp_ln407_fu_661_p2 = ((img_width == 16'd0) ? 1'b1 : 1'b0);

assign out_mat_data_din = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_out_mat_data_din;

assign phitmp79_fu_776_p3 = ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag31_0_out[0:0] == 1'b1) ? 16'd0 : p_read37);

assign phitmp_fu_768_p3 = ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_write_flag28_0_out[0:0] == 1'b1) ? grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579_inter_valx_0_out : p_read36);

endmodule //cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s
