
---------- Begin Simulation Statistics ----------
final_tick                               2193358409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141509                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671008                       # Number of bytes of host memory used
host_op_rate                                   260686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   706.67                       # Real time elapsed on the host
host_tick_rate                             3103795956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.193358                       # Number of seconds simulated
sim_ticks                                2193358409000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                              21.933584                       # CPI: cycles per instruction
system.cpu.discardedOps                          3968                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1898431123                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.045592                       # IPC: instructions per cycle
system.cpu.numCycles                       2193358409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       294927286                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21019298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42072713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21064546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42132499                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1460                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657257                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649421                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10649706                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648793                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991427                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2636                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              144                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     44272833                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44272833                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44272857                       # number of overall hits
system.cpu.dcache.overall_hits::total        44272857                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42107930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42107930                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42107977                       # number of overall misses
system.cpu.dcache.overall_misses::total      42107977                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 4248609043999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4248609043999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 4248609043999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4248609043999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380763                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380763                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.487469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.487469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487469                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100898.074163                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100898.074163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100897.961543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100897.961543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21056506                       # number of writebacks
system.cpu.dcache.writebacks::total          21056506                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     21041581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21041581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     21041581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21041581                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21066349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21066349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21066396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21066396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2083041364999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2083041364999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2083046153999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2083046153999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.243878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.243878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.243878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.243878                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98880.036830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98880.036830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98880.043554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98880.043554                       # average overall mshr miss latency
system.cpu.dcache.replacements               21064349                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2030344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2030344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    612043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    612043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44092.140336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44092.140336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    582270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    582270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42022.950346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42022.950346                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42242485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42242485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     42094017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     42094017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 4247995575000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4247995575000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100916.849418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100916.849418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     21041556                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     21041556                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     21052461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     21052461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2082457733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2082457733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.249625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98917.543797                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98917.543797                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.661972                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.661972                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           47                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           47                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4789000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4789000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.661972                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.661972                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101893.617021                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101893.617021                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            4                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            4                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           32                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           32                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1425999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1425999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.888889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.888889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 44562.468750                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 44562.468750                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           32                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           32                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1361999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1361999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.888889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 42562.468750                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 42562.468750                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           32                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       305000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       305000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       152500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       152500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       150500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       150500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.693342                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65339320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21066397                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.101590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.693342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1086                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107447299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107447299                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45068113                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2085349                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168612                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     53793840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53793840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53793840                       # number of overall hits
system.cpu.icache.overall_hits::total        53793840                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1555                       # number of overall misses
system.cpu.icache.overall_misses::total          1555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    153983000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153983000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    153983000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153983000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53795395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53795395                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53795395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53795395                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99024.437299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99024.437299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99024.437299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99024.437299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.icache.writebacks::total               197                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150873000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150873000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97024.437299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97024.437299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97024.437299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97024.437299                       # average overall mshr miss latency
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53793840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53793840                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    153983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53795395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53795395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99024.437299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99024.437299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97024.437299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97024.437299                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1142.199527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53795395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1555                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34595.109325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1142.199527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.278857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.278857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.331543                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53796950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53796950                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2193358409000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   61                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14449                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  61                       # number of overall hits
system.l2.overall_hits::.cpu.data               14449                       # number of overall hits
system.l2.overall_hits::total                   14510                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21051916                       # number of demand (read+write) misses
system.l2.demand_misses::total               21053410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1494                       # number of overall misses
system.l2.overall_misses::.cpu.data          21051916                       # number of overall misses
system.l2.overall_misses::total              21053410                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2019334848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2019479708000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144860000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2019334848000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2019479708000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21066365                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21067920                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21066365                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21067920                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96961.178046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95921.665657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95921.739424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96961.178046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95921.665657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95921.739424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            21018598                       # number of writebacks
system.l2.writebacks::total                  21018598                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21051911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21053403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21051911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21053403                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    114904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1598296237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1598411141000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    114904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1598296237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1598411141000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.959486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999311                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.959486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999311                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77013.404826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75921.669866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75921.747235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77013.404826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75921.669866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75921.747235                       # average overall mshr miss latency
system.l2.replacements                       21020749                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21056506                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21056506                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21056506                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21056506                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          197                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              197                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          197                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          197                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1167                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        21051293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            21051293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2019271609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2019271609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      21052460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21052460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95921.500356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95921.500356                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     21051293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       21051293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1598245769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1598245769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75921.501306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75921.501306                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96961.178046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96961.178046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    114904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.959486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.959486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77013.404826                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77013.404826                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     63239000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     63239000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.044804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101507.223114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101507.223114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     50468000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50468000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81663.430421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81663.430421                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                11                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       638000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       638000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32677.265795                       # Cycle average of tags in use
system.l2.tags.total_refs                    42132358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21053528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001202                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.152536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.910773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32673.202485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997231                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105318304                       # Number of tag accesses
system.l2.tags.data_accesses                105318304                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21051910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013872198500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328465                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63354813                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4935229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21053402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   21018598                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21053402                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 21018598                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              15763056                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              21053402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             21018598                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21052639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.096159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.004886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.743535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328460    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.021297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328429     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328465                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336854432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336297568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    153.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2193358375000                       # Total gap between requests
system.mem_ctrls.avgGap                      52133.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        23872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336830560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     84088176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10883.766146948945                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153568408.436069697142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 38337635.862411394715                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     21051910                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     21018598                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     38359500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 519041784000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 53689959685250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25710.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24655.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2554402.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        23872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336830560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336854432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336297568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336297568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1492                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     21051910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       21053402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     21018598                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      21018598                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        10884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153568408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        153579292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        10884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        10884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    153325406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       153325406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    153325406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        10884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153568408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       306904698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             21053402                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255511                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1315911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1316174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1316235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1315911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1316041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1316136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1316202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1315680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1315496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1315411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1315481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1315646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1315947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1315966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1316032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1315133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328302                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            124328856000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          105267010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       519080143500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5905.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24655.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            19466684                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4883018                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1959210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   859.412584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   765.493852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.692241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        36691      1.87%      1.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        89738      4.58%      6.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        90666      4.63%     11.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        75049      3.83%     14.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        85007      4.34%     19.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        84671      4.32%     23.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        92032      4.70%     28.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        80701      4.12%     32.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1324655     67.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1959210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1347417728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336352704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              614.317169                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              153.350543                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6994729560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3717783135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    75171990600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13719355380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 173141629440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 501763208100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 419712191040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1194220887255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.471383                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1077643966750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  73240960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1042473482250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6994036980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3717418815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    75149299680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13714412040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 173141629440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 501671158230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 419789706720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1194177661905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   544.451676                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1077848036000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  73240960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1042269413000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2110                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     21018598                       # Transaction distribution
system.membus.trans_dist::CleanEvict              691                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21051292                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21051292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2110                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     63126115                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               63126115                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673152000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673152000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21053424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21053424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21053424                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         63091311000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47714281500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             15460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     42075104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21052460                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21052459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1555                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13905                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           33                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3307                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63197144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              63200451                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673965920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673993952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        21020749                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336297568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42088702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42087131    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1571      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42088702                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2193358409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        63189202000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3112997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42132765995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
