
*** Running vivado
    with args -log design_1_fir_wrap_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_wrap_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_fir_wrap_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.cache/ip 
Command: synth_design -top design_1_fir_wrap_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8872
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.055 ; gain = 30.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_wrap_0_0' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/synth/design_1_fir_wrap_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap.v:12]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 22'b1000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_CTRL_s_axi' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_LEN_DATA_0 bound to: 5'b10000 
	Parameter ADDR_LEN_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_CTRL_s_axi.v:192]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_CTRL_s_axi' (1#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_control_s_axi' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_Y_DATA_0 bound to: 6'b010000 
	Parameter ADDR_Y_DATA_1 bound to: 6'b010100 
	Parameter ADDR_Y_CTRL bound to: 6'b011000 
	Parameter ADDR_X_DATA_0 bound to: 6'b011100 
	Parameter ADDR_X_DATA_1 bound to: 6'b100000 
	Parameter ADDR_X_CTRL bound to: 6'b100100 
	Parameter ADDR_COEF_DATA_0 bound to: 6'b101000 
	Parameter ADDR_COEF_DATA_1 bound to: 6'b101100 
	Parameter ADDR_COEF_CTRL bound to: 6'b110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_control_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_control_s_axi' (2#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_write' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo' (3#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_reg_slice' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_reg_slice' (4#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized0' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized0' (4#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_buffer' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_buffer' (5#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized1' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized1' (5#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized2' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized2' (5#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_write' (6#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_read' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_buffer__parameterized0' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_buffer__parameterized0' (6#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0' (6#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_read' (7#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_throttle' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_throttle' (8#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi' (9#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_fir' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_fir.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_mul_32s_32s_32_2_1' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_mul_32s_32s_32_2_1_Multiplier_0' [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_mul_32s_32s_32_2_1_Multiplier_0' (10#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_mul_32s_32s_32_2_1' (11#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_fir' (12#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap_fir.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap' (13#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/5d5c/hdl/verilog/fir_wrap.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_wrap_0_0' (14#1) [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/synth/design_1_fir_wrap_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.688 ; gain = 131.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1257.605 ; gain = 150.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1257.605 ; gain = 150.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1257.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/constraints/fir_wrap_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/constraints/fir_wrap_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1409.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 1428.043 ; gain = 18.652
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1428.043 ; gain = 320.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1428.043 ; gain = 320.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1428.043 ; gain = 320.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_wrap_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_wrap_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_wrap_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_wrap_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_wrap_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_wrap_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_wrap_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_wrap_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_wrap_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_wrap_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.043 ; gain = 320.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 36    
	   4 Input   32 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 12    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 479   
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 88    
+---Multipliers : 
	              32x32  Multipliers := 99    
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	  23 Input   22 Bit        Muxes := 1     
	   3 Input   18 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 40    
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_95_load_reg_3611_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_95_load_reg_3611_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_95_load_reg_3611_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_95_load_reg_3611_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_97_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_97_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_77_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_77_load_reg_2865_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_77_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_77_load_reg_2865_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_77_load_reg_2865_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_77_load_reg_2865_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_73_load_reg_2901_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_73_load_reg_2901_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_23_load_reg_3396_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_23_load_reg_3396_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_3_load_reg_2824_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_3_load_reg_2824_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_3_load_reg_2824_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_3_load_reg_2824_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 1428.043 ; gain = 320.824
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_95_load_reg_3611_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U99/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_95_load_reg_3611_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U98/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_97_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U97/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U79/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U77/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U78/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U80/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U82/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U81/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U85/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U83/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U84/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U88/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U86/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U87/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U91/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U89/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U90/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_77_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_77_load_reg_2865_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U94/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U92/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_77_load_reg_2865_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U93/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_73_load_reg_2901_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U95/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U34/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U37/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U35/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U36/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U38/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U40/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U39/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U41/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_23_load_reg_3396_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U96/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U58/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U57/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U61/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U59/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U60/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U62/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U64/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U63/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U67/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U65/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U66/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U70/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U68/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U69/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U73/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U71/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U72/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_3_load_reg_2824_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U76/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U74/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_3_load_reg_2824_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U75/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/fir_wrap_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 1462.344 ; gain = 355.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 1622.270 ; gain = 515.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:14 ; elapsed = 00:04:28 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:32 ; elapsed = 00:04:47 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:32 ; elapsed = 00:04:47 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:41 ; elapsed = 00:04:56 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:42 ; elapsed = 00:04:57 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:04:58 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:04:58 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir_wrap    | grp_fir_fu_773/mul_ln25_6_reg_4207_pp0_iter4_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fir_wrap    | grp_fir_fu_773/mul_ln25_30_reg_3837_pp0_iter3_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fir_wrap    | grp_fir_fu_773/mul_ln25_42_reg_3897_pp0_iter3_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fir_wrap    | grp_fir_fu_773/mul_ln25_55_reg_3962_pp0_iter3_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fir_wrap    | grp_fir_fu_773/mul_ln25_67_reg_4022_pp0_iter3_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fir_wrap    | grp_fir_fu_773/mul_ln25_80_reg_4087_pp0_iter3_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fir_wrap    | icmp_ln47_reg_1902_pp1_iter8_reg_reg[0]                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3228|
|2     |DSP48E1  |   209|
|4     |LUT1     |   427|
|5     |LUT2     |  7825|
|6     |LUT3     |  2730|
|7     |LUT4     |  2598|
|8     |LUT5     |   825|
|9     |LUT6     |  7720|
|10    |RAMB18E1 |     2|
|11    |SRL16E   |   291|
|12    |FDRE     | 17455|
|13    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:43 ; elapsed = 00:04:59 . Memory (MB): peak = 2260.418 ; gain = 1153.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:11 ; elapsed = 00:04:43 . Memory (MB): peak = 2260.418 ; gain = 982.762
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:59 . Memory (MB): peak = 2260.418 ; gain = 1153.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2260.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2260.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:11 ; elapsed = 00:05:29 . Memory (MB): peak = 2260.418 ; gain = 1153.199
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/design_1_fir_wrap_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.418 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2260.418 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fir_wrap_0_0, cache-ID = 2f3cd6ea9d0ba5e1
INFO: [Coretcl 2-1174] Renamed 217 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_project/xilinx/summerschool2022/DSP/prj/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/design_1_fir_wrap_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2260.418 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_wrap_0_0_utilization_synth.rpt -pb design_1_fir_wrap_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.418 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2260.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug  6 16:15:43 2022...
