
ros_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000274  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011974  08000278  08000278  00001278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08011bf0  08011bf0  00012bf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801207c  0801207c  000141d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801207c  0801207c  0001307c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012084  08012084  000141d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012084  08012084  00013084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012088  08012088  00013088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801208c  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a3c  200001d4  08012260  000141d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c10  08012260  00014c10  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000141d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029e22  00000000  00000000  0001420a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047be  00000000  00000000  0003e02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023a8  00000000  00000000  000427f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ba9  00000000  00000000  00044b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00047069  00000000  00000000  00046741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a2af  00000000  00000000  0008d7aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001badb9  00000000  00000000  000b7a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00272812  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000adf4  00000000  00000000  00272858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0027d64c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000278 <__do_global_dtors_aux>:
 8000278:	b510      	push	{r4, lr}
 800027a:	4c05      	ldr	r4, [pc, #20]	@ (8000290 <__do_global_dtors_aux+0x18>)
 800027c:	7823      	ldrb	r3, [r4, #0]
 800027e:	b933      	cbnz	r3, 800028e <__do_global_dtors_aux+0x16>
 8000280:	4b04      	ldr	r3, [pc, #16]	@ (8000294 <__do_global_dtors_aux+0x1c>)
 8000282:	b113      	cbz	r3, 800028a <__do_global_dtors_aux+0x12>
 8000284:	4804      	ldr	r0, [pc, #16]	@ (8000298 <__do_global_dtors_aux+0x20>)
 8000286:	f3af 8000 	nop.w
 800028a:	2301      	movs	r3, #1
 800028c:	7023      	strb	r3, [r4, #0]
 800028e:	bd10      	pop	{r4, pc}
 8000290:	200001d4 	.word	0x200001d4
 8000294:	00000000 	.word	0x00000000
 8000298:	08011bd4 	.word	0x08011bd4

0800029c <frame_dummy>:
 800029c:	b508      	push	{r3, lr}
 800029e:	4b03      	ldr	r3, [pc, #12]	@ (80002ac <frame_dummy+0x10>)
 80002a0:	b11b      	cbz	r3, 80002aa <frame_dummy+0xe>
 80002a2:	4903      	ldr	r1, [pc, #12]	@ (80002b0 <frame_dummy+0x14>)
 80002a4:	4803      	ldr	r0, [pc, #12]	@ (80002b4 <frame_dummy+0x18>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	bd08      	pop	{r3, pc}
 80002ac:	00000000 	.word	0x00000000
 80002b0:	200001d8 	.word	0x200001d8
 80002b4:	08011bd4 	.word	0x08011bd4

080002b8 <strlen>:
 80002b8:	4603      	mov	r3, r0
 80002ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d1fb      	bne.n	80002ba <strlen+0x2>
 80002c2:	1a18      	subs	r0, r3, r0
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_uldivmod>:
 8000bf0:	b953      	cbnz	r3, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf2:	b94a      	cbnz	r2, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	bf08      	it	eq
 8000bf8:	2800      	cmpeq	r0, #0
 8000bfa:	bf1c      	itt	ne
 8000bfc:	f04f 31ff 	movne.w	r1, #4294967295
 8000c00:	f04f 30ff 	movne.w	r0, #4294967295
 8000c04:	f000 b9b0 	b.w	8000f68 <__aeabi_idiv0>
 8000c08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c10:	f000 f806 	bl	8000c20 <__udivmoddi4>
 8000c14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1c:	b004      	add	sp, #16
 8000c1e:	4770      	bx	lr

08000c20 <__udivmoddi4>:
 8000c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c24:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c26:	4688      	mov	r8, r1
 8000c28:	4604      	mov	r4, r0
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14a      	bne.n	8000cc6 <__udivmoddi4+0xa6>
 8000c30:	428a      	cmp	r2, r1
 8000c32:	4617      	mov	r7, r2
 8000c34:	d95f      	bls.n	8000cf6 <__udivmoddi4+0xd6>
 8000c36:	fab2 f682 	clz	r6, r2
 8000c3a:	b14e      	cbz	r6, 8000c50 <__udivmoddi4+0x30>
 8000c3c:	f1c6 0320 	rsb	r3, r6, #32
 8000c40:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c44:	40b7      	lsls	r7, r6
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c50:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	0c23      	lsrs	r3, r4, #16
 8000c5a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c5e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c62:	fb01 f20c 	mul.w	r2, r1, ip
 8000c66:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x5e>
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x5c>
 8000c76:	429a      	cmp	r2, r3
 8000c78:	f200 8154 	bhi.w	8000f24 <__udivmoddi4+0x304>
 8000c7c:	4601      	mov	r1, r0
 8000c7e:	1a9b      	subs	r3, r3, r2
 8000c80:	b2a2      	uxth	r2, r4
 8000c82:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c86:	fb08 3310 	mls	r3, r8, r0, r3
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c92:	4594      	cmp	ip, r2
 8000c94:	d90b      	bls.n	8000cae <__udivmoddi4+0x8e>
 8000c96:	18ba      	adds	r2, r7, r2
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	bf2c      	ite	cs
 8000c9e:	2401      	movcs	r4, #1
 8000ca0:	2400      	movcc	r4, #0
 8000ca2:	4594      	cmp	ip, r2
 8000ca4:	d902      	bls.n	8000cac <__udivmoddi4+0x8c>
 8000ca6:	2c00      	cmp	r4, #0
 8000ca8:	f000 813f 	beq.w	8000f2a <__udivmoddi4+0x30a>
 8000cac:	4618      	mov	r0, r3
 8000cae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb2:	eba2 020c 	sub.w	r2, r2, ip
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	b11d      	cbz	r5, 8000cc2 <__udivmoddi4+0xa2>
 8000cba:	40f2      	lsrs	r2, r6
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	e9c5 2300 	strd	r2, r3, [r5]
 8000cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d905      	bls.n	8000cd6 <__udivmoddi4+0xb6>
 8000cca:	b10d      	cbz	r5, 8000cd0 <__udivmoddi4+0xb0>
 8000ccc:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e7f5      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	d14e      	bne.n	8000d7c <__udivmoddi4+0x15c>
 8000cde:	4543      	cmp	r3, r8
 8000ce0:	f0c0 8112 	bcc.w	8000f08 <__udivmoddi4+0x2e8>
 8000ce4:	4282      	cmp	r2, r0
 8000ce6:	f240 810f 	bls.w	8000f08 <__udivmoddi4+0x2e8>
 8000cea:	4608      	mov	r0, r1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e8      	beq.n	8000cc2 <__udivmoddi4+0xa2>
 8000cf0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cf4:	e7e5      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f000 80ac 	beq.w	8000e54 <__udivmoddi4+0x234>
 8000cfc:	fab2 f682 	clz	r6, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	f040 80bb 	bne.w	8000e7c <__udivmoddi4+0x25c>
 8000d06:	1a8b      	subs	r3, r1, r2
 8000d08:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d0c:	b2bc      	uxth	r4, r7
 8000d0e:	2101      	movs	r1, #1
 8000d10:	0c02      	lsrs	r2, r0, #16
 8000d12:	b280      	uxth	r0, r0
 8000d14:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d1c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000d20:	fb04 f20c 	mul.w	r2, r4, ip
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d90e      	bls.n	8000d46 <__udivmoddi4+0x126>
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2e:	bf2c      	ite	cs
 8000d30:	f04f 0901 	movcs.w	r9, #1
 8000d34:	f04f 0900 	movcc.w	r9, #0
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d903      	bls.n	8000d44 <__udivmoddi4+0x124>
 8000d3c:	f1b9 0f00 	cmp.w	r9, #0
 8000d40:	f000 80ec 	beq.w	8000f1c <__udivmoddi4+0x2fc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d50:	fb04 f408 	mul.w	r4, r4, r8
 8000d54:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d58:	4294      	cmp	r4, r2
 8000d5a:	d90b      	bls.n	8000d74 <__udivmoddi4+0x154>
 8000d5c:	18ba      	adds	r2, r7, r2
 8000d5e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d62:	bf2c      	ite	cs
 8000d64:	2001      	movcs	r0, #1
 8000d66:	2000      	movcc	r0, #0
 8000d68:	4294      	cmp	r4, r2
 8000d6a:	d902      	bls.n	8000d72 <__udivmoddi4+0x152>
 8000d6c:	2800      	cmp	r0, #0
 8000d6e:	f000 80d1 	beq.w	8000f14 <__udivmoddi4+0x2f4>
 8000d72:	4698      	mov	r8, r3
 8000d74:	1b12      	subs	r2, r2, r4
 8000d76:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d7a:	e79d      	b.n	8000cb8 <__udivmoddi4+0x98>
 8000d7c:	f1c1 0620 	rsb	r6, r1, #32
 8000d80:	408b      	lsls	r3, r1
 8000d82:	fa08 f401 	lsl.w	r4, r8, r1
 8000d86:	fa00 f901 	lsl.w	r9, r0, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d92:	408a      	lsls	r2, r1
 8000d94:	431f      	orrs	r7, r3
 8000d96:	fa20 f306 	lsr.w	r3, r0, r6
 8000d9a:	0c38      	lsrs	r0, r7, #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fa1f fc87 	uxth.w	ip, r7
 8000da2:	0c1c      	lsrs	r4, r3, #16
 8000da4:	fbb8 fef0 	udiv	lr, r8, r0
 8000da8:	fb00 881e 	mls	r8, r0, lr, r8
 8000dac:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000db0:	fb0e f80c 	mul.w	r8, lr, ip
 8000db4:	45a0      	cmp	r8, r4
 8000db6:	d90e      	bls.n	8000dd6 <__udivmoddi4+0x1b6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	bf2c      	ite	cs
 8000dc0:	f04f 0b01 	movcs.w	fp, #1
 8000dc4:	f04f 0b00 	movcc.w	fp, #0
 8000dc8:	45a0      	cmp	r8, r4
 8000dca:	d903      	bls.n	8000dd4 <__udivmoddi4+0x1b4>
 8000dcc:	f1bb 0f00 	cmp.w	fp, #0
 8000dd0:	f000 80b8 	beq.w	8000f44 <__udivmoddi4+0x324>
 8000dd4:	46d6      	mov	lr, sl
 8000dd6:	eba4 0408 	sub.w	r4, r4, r8
 8000dda:	fa1f f883 	uxth.w	r8, r3
 8000dde:	fbb4 f3f0 	udiv	r3, r4, r0
 8000de2:	fb00 4413 	mls	r4, r0, r3, r4
 8000de6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dea:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d90e      	bls.n	8000e10 <__udivmoddi4+0x1f0>
 8000df2:	193c      	adds	r4, r7, r4
 8000df4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df8:	bf2c      	ite	cs
 8000dfa:	f04f 0801 	movcs.w	r8, #1
 8000dfe:	f04f 0800 	movcc.w	r8, #0
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d903      	bls.n	8000e0e <__udivmoddi4+0x1ee>
 8000e06:	f1b8 0f00 	cmp.w	r8, #0
 8000e0a:	f000 809f 	beq.w	8000f4c <__udivmoddi4+0x32c>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e14:	eba4 040c 	sub.w	r4, r4, ip
 8000e18:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e1c:	4564      	cmp	r4, ip
 8000e1e:	4673      	mov	r3, lr
 8000e20:	46e0      	mov	r8, ip
 8000e22:	d302      	bcc.n	8000e2a <__udivmoddi4+0x20a>
 8000e24:	d107      	bne.n	8000e36 <__udivmoddi4+0x216>
 8000e26:	45f1      	cmp	r9, lr
 8000e28:	d205      	bcs.n	8000e36 <__udivmoddi4+0x216>
 8000e2a:	ebbe 0302 	subs.w	r3, lr, r2
 8000e2e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e32:	3801      	subs	r0, #1
 8000e34:	46e0      	mov	r8, ip
 8000e36:	b15d      	cbz	r5, 8000e50 <__udivmoddi4+0x230>
 8000e38:	ebb9 0203 	subs.w	r2, r9, r3
 8000e3c:	eb64 0408 	sbc.w	r4, r4, r8
 8000e40:	fa04 f606 	lsl.w	r6, r4, r6
 8000e44:	fa22 f301 	lsr.w	r3, r2, r1
 8000e48:	40cc      	lsrs	r4, r1
 8000e4a:	431e      	orrs	r6, r3
 8000e4c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e50:	2100      	movs	r1, #0
 8000e52:	e736      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000e54:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e58:	0c01      	lsrs	r1, r0, #16
 8000e5a:	4614      	mov	r4, r2
 8000e5c:	b280      	uxth	r0, r0
 8000e5e:	4696      	mov	lr, r2
 8000e60:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e64:	2620      	movs	r6, #32
 8000e66:	4690      	mov	r8, r2
 8000e68:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e72:	eba3 0308 	sub.w	r3, r3, r8
 8000e76:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e7a:	e74b      	b.n	8000d14 <__udivmoddi4+0xf4>
 8000e7c:	40b7      	lsls	r7, r6
 8000e7e:	f1c6 0320 	rsb	r3, r6, #32
 8000e82:	fa01 f206 	lsl.w	r2, r1, r6
 8000e86:	fa21 f803 	lsr.w	r8, r1, r3
 8000e8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e92:	b2bc      	uxth	r4, r7
 8000e94:	40b0      	lsls	r0, r6
 8000e96:	4313      	orrs	r3, r2
 8000e98:	0c02      	lsrs	r2, r0, #16
 8000e9a:	0c19      	lsrs	r1, r3, #16
 8000e9c:	b280      	uxth	r0, r0
 8000e9e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000ea2:	fb0e 8819 	mls	r8, lr, r9, r8
 8000ea6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000eaa:	fb09 f804 	mul.w	r8, r9, r4
 8000eae:	4588      	cmp	r8, r1
 8000eb0:	d951      	bls.n	8000f56 <__udivmoddi4+0x336>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f109 3cff 	add.w	ip, r9, #4294967295
 8000eb8:	bf2c      	ite	cs
 8000eba:	f04f 0a01 	movcs.w	sl, #1
 8000ebe:	f04f 0a00 	movcc.w	sl, #0
 8000ec2:	4588      	cmp	r8, r1
 8000ec4:	d902      	bls.n	8000ecc <__udivmoddi4+0x2ac>
 8000ec6:	f1ba 0f00 	cmp.w	sl, #0
 8000eca:	d031      	beq.n	8000f30 <__udivmoddi4+0x310>
 8000ecc:	eba1 0108 	sub.w	r1, r1, r8
 8000ed0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed4:	fb09 f804 	mul.w	r8, r9, r4
 8000ed8:	fb0e 1119 	mls	r1, lr, r9, r1
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee2:	4543      	cmp	r3, r8
 8000ee4:	d235      	bcs.n	8000f52 <__udivmoddi4+0x332>
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eec:	bf2c      	ite	cs
 8000eee:	f04f 0a01 	movcs.w	sl, #1
 8000ef2:	f04f 0a00 	movcc.w	sl, #0
 8000ef6:	4543      	cmp	r3, r8
 8000ef8:	d2bb      	bcs.n	8000e72 <__udivmoddi4+0x252>
 8000efa:	f1ba 0f00 	cmp.w	sl, #0
 8000efe:	d1b8      	bne.n	8000e72 <__udivmoddi4+0x252>
 8000f00:	f1a9 0102 	sub.w	r1, r9, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e7b4      	b.n	8000e72 <__udivmoddi4+0x252>
 8000f08:	1a84      	subs	r4, r0, r2
 8000f0a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f0e:	2001      	movs	r0, #1
 8000f10:	4696      	mov	lr, r2
 8000f12:	e6eb      	b.n	8000cec <__udivmoddi4+0xcc>
 8000f14:	443a      	add	r2, r7
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	e72b      	b.n	8000d74 <__udivmoddi4+0x154>
 8000f1c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f20:	443b      	add	r3, r7
 8000f22:	e710      	b.n	8000d46 <__udivmoddi4+0x126>
 8000f24:	3902      	subs	r1, #2
 8000f26:	443b      	add	r3, r7
 8000f28:	e6a9      	b.n	8000c7e <__udivmoddi4+0x5e>
 8000f2a:	443a      	add	r2, r7
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	e6be      	b.n	8000cae <__udivmoddi4+0x8e>
 8000f30:	eba7 0808 	sub.w	r8, r7, r8
 8000f34:	f1a9 0c02 	sub.w	ip, r9, #2
 8000f38:	4441      	add	r1, r8
 8000f3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3e:	fb09 f804 	mul.w	r8, r9, r4
 8000f42:	e7c9      	b.n	8000ed8 <__udivmoddi4+0x2b8>
 8000f44:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f48:	443c      	add	r4, r7
 8000f4a:	e744      	b.n	8000dd6 <__udivmoddi4+0x1b6>
 8000f4c:	3b02      	subs	r3, #2
 8000f4e:	443c      	add	r4, r7
 8000f50:	e75e      	b.n	8000e10 <__udivmoddi4+0x1f0>
 8000f52:	4649      	mov	r1, r9
 8000f54:	e78d      	b.n	8000e72 <__udivmoddi4+0x252>
 8000f56:	eba1 0108 	sub.w	r1, r1, r8
 8000f5a:	46cc      	mov	ip, r9
 8000f5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f60:	fb09 f804 	mul.w	r8, r9, r4
 8000f64:	e7b8      	b.n	8000ed8 <__udivmoddi4+0x2b8>
 8000f66:	bf00      	nop

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <fsr_adc_read>:
#include "fsr.h"

static uint16_t fsr_adc_read(ADC_HandleTypeDef *hadc)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(hadc);
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f002 ffb5 	bl	8003ee4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hadc, 10);
 8000f7a:	210a      	movs	r1, #10
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f003 f8c3 	bl	8004108 <HAL_ADC_PollForConversion>
    uint16_t v = (uint16_t)HAL_ADC_GetValue(hadc);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f003 fa12 	bl	80043ac <HAL_ADC_GetValue>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	81fb      	strh	r3, [r7, #14]
    HAL_ADC_Stop(hadc);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f003 f887 	bl	80040a0 <HAL_ADC_Stop>
    return v;
 8000f92:	89fb      	ldrh	r3, [r7, #14]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <FSR_Init>:

void FSR_Init(fsr_t *fsr, ADC_HandleTypeDef *hadc,
              uint16_t th_on, uint16_t th_off, float alpha)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	461a      	mov	r2, r3
 8000faa:	ed87 0a00 	vstr	s0, [r7]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	80fb      	strh	r3, [r7, #6]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	80bb      	strh	r3, [r7, #4]
    fsr->hadc = hadc;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	68ba      	ldr	r2, [r7, #8]
 8000fba:	601a      	str	r2, [r3, #0]

    fsr->raw = 0;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	809a      	strh	r2, [r3, #4]
    fsr->filtered = 0.0f;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	f04f 0200 	mov.w	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]

    fsr->seat = FSR_SEAT_EMPTY;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	731a      	strb	r2, [r3, #12]

    fsr->th_on = th_on;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	88fa      	ldrh	r2, [r7, #6]
 8000fd4:	81da      	strh	r2, [r3, #14]
    fsr->th_off = th_off;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	88ba      	ldrh	r2, [r7, #4]
 8000fda:	821a      	strh	r2, [r3, #16]

    // alpha  
    if (alpha < 0.01f) alpha = 0.01f;
 8000fdc:	edd7 7a00 	vldr	s15, [r7]
 8000fe0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800101c <FSR_Init+0x80>
 8000fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fec:	d501      	bpl.n	8000ff2 <FSR_Init+0x56>
 8000fee:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <FSR_Init+0x84>)
 8000ff0:	603b      	str	r3, [r7, #0]
    if (alpha > 1.0f)  alpha = 1.0f;
 8000ff2:	edd7 7a00 	vldr	s15, [r7]
 8000ff6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	dd02      	ble.n	800100a <FSR_Init+0x6e>
 8001004:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001008:	603b      	str	r3, [r7, #0]
    fsr->alpha = alpha;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	683a      	ldr	r2, [r7, #0]
 800100e:	615a      	str	r2, [r3, #20]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	3c23d70a 	.word	0x3c23d70a
 8001020:	3c23d70a 	.word	0x3c23d70a

08001024 <FSR_Update>:
    fsr->th_on = th_on;
    fsr->th_off = th_off;
}

void FSR_Update(fsr_t *fsr)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    // 1) read raw
    fsr->raw = fsr_adc_read(fsr->hadc);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ff9b 	bl	8000f6c <fsr_adc_read>
 8001036:	4603      	mov	r3, r0
 8001038:	461a      	mov	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	809a      	strh	r2, [r3, #4]

    // 2) EMA filter
    if (fsr->filtered <= 0.01f) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	edd3 7a02 	vldr	s15, [r3, #8]
 8001044:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80010e8 <FSR_Update+0xc4>
 8001048:	eef4 7ac7 	vcmpe.f32	s15, s14
 800104c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001050:	d809      	bhi.n	8001066 <FSR_Update+0x42>
        //  1 raw  
        fsr->filtered = (float)fsr->raw;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	889b      	ldrh	r3, [r3, #4]
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	edc3 7a02 	vstr	s15, [r3, #8]
 8001064:	e01b      	b.n	800109e <FSR_Update+0x7a>
    } else {
        fsr->filtered = (1.0f - fsr->alpha) * fsr->filtered + fsr->alpha * (float)fsr->raw;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	edd3 7a05 	vldr	s15, [r3, #20]
 800106c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001070:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	edd3 7a02 	vldr	s15, [r3, #8]
 800107a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	edd3 6a05 	vldr	s13, [r3, #20]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	889b      	ldrh	r3, [r3, #4]
 8001088:	ee07 3a90 	vmov	s15, r3
 800108c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    // 3) seat  ()
    uint16_t f = (uint16_t)(fsr->filtered + 0.5f);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80010a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010b0:	ee17 3a90 	vmov	r3, s15
 80010b4:	81fb      	strh	r3, [r7, #14]

    if (fsr->seat == FSR_SEAT_EMPTY) {
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	7b1b      	ldrb	r3, [r3, #12]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d108      	bne.n	80010d0 <FSR_Update+0xac>
        if (f >= fsr->th_on)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	89db      	ldrh	r3, [r3, #14]
 80010c2:	89fa      	ldrh	r2, [r7, #14]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d30b      	bcc.n	80010e0 <FSR_Update+0xbc>
            fsr->seat = FSR_SEAT_OCCUPIED;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2201      	movs	r2, #1
 80010cc:	731a      	strb	r2, [r3, #12]
    } else { // OCCUPIED
        if (f <= fsr->th_off)
            fsr->seat = FSR_SEAT_EMPTY;
    }
}
 80010ce:	e007      	b.n	80010e0 <FSR_Update+0xbc>
        if (f <= fsr->th_off)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	8a1b      	ldrh	r3, [r3, #16]
 80010d4:	89fa      	ldrh	r2, [r7, #14]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d802      	bhi.n	80010e0 <FSR_Update+0xbc>
            fsr->seat = FSR_SEAT_EMPTY;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	731a      	strb	r2, [r3, #12]
}
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	3c23d70a 	.word	0x3c23d70a

080010ec <FSR_GetRaw>:

//   : ADC  /
void FSR_Update(fsr_t *fsr);

//  
static inline uint16_t FSR_GetRaw(const fsr_t *fsr) { return fsr->raw; }
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	889b      	ldrh	r3, [r3, #4]
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <FSR_GetSeat>:
static inline uint16_t FSR_GetFilteredU16(const fsr_t *fsr) { return (uint16_t)(fsr->filtered + 0.5f); }
static inline fsr_seat_state_t FSR_GetSeat(const fsr_t *fsr) { return fsr->seat; }
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	7b1b      	ldrb	r3, [r3, #12]
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
    Ultrasonic_TIM_IC_CaptureCallback(htim);
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f001 fe9b 	bl	8002e60 <Ultrasonic_TIM_IC_CaptureCallback>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b0a7      	sub	sp, #156	@ 0x9c
 8001138:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113a:	f001 ff43 	bl	8002fc4 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800113e:	f000 f905 	bl	800134c <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8001142:	f000 f891 	bl	8001268 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

SystemCoreClockUpdate(); //
 8001146:	f001 fc11 	bl	800296c <SystemCoreClockUpdate>
//DWT_Init(); // <-  

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800114a:	f000 fc57 	bl	80019fc <MX_GPIO_Init>
  MX_DMA2D_Init();
 800114e:	f000 f979 	bl	8001444 <MX_DMA2D_Init>
  MX_HSPI1_Init();
 8001152:	f000 f9b5 	bl	80014c0 <MX_HSPI1_Init>
  MX_ICACHE_Init();
 8001156:	f000 f9f1 	bl	800153c <MX_ICACHE_Init>
  MX_LTDC_Init();
 800115a:	f000 fa03 	bl	8001564 <MX_LTDC_Init>
  MX_RTC_Init();
 800115e:	f000 fa81 	bl	8001664 <MX_RTC_Init>
  MX_TIM3_Init();
 8001162:	f000 fb1b 	bl	800179c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001166:	f000 fbcf 	bl	8001908 <MX_USART1_UART_Init>
  MX_USB_OTG_HS_PCD_Init();
 800116a:	f000 fc19 	bl	80019a0 <MX_USB_OTG_HS_PCD_Init>
  MX_TIM2_Init();
 800116e:	f000 fac7 	bl	8001700 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001172:	f000 fb75 	bl	8001860 <MX_TIM4_Init>
  MX_ADC4_Init();
 8001176:	f000 f8f7 	bl	8001368 <MX_ADC4_Init>
  /* USER CODE BEGIN 2 */
  FSR_Init(&g_fsr, &hadc4, 1600, 1200, 0.3f);
 800117a:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 800123c <main+0x108>
 800117e:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8001182:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8001186:	492e      	ldr	r1, [pc, #184]	@ (8001240 <main+0x10c>)
 8001188:	482e      	ldr	r0, [pc, #184]	@ (8001244 <main+0x110>)
 800118a:	f7ff ff07 	bl	8000f9c <FSR_Init>
  Ultrasonic_Init(&htim2, &htim4, TIM_CHANNEL_2, TRIG_GPIO_Port, TRIG_Pin);
 800118e:	2302      	movs	r3, #2
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	4b2d      	ldr	r3, [pc, #180]	@ (8001248 <main+0x114>)
 8001194:	2204      	movs	r2, #4
 8001196:	492d      	ldr	r1, [pc, #180]	@ (800124c <main+0x118>)
 8001198:	482d      	ldr	r0, [pc, #180]	@ (8001250 <main+0x11c>)
 800119a:	f001 fd01 	bl	8002ba0 <Ultrasonic_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  char buf[120];

	      float dist_cm = -1.0f;
 800119e:	4b2d      	ldr	r3, [pc, #180]	@ (8001254 <main+0x120>)
 80011a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84



	     // 1)   +  
	      Ultrasonic_TriggerAndStart();
 80011a4:	f001 fe54 	bl	8002e50 <Ultrasonic_TriggerAndStart>

	     // 2)  60ms 
	     uint32_t t0 = HAL_GetTick();
 80011a8:	f001 ffc6 	bl	8003138 <HAL_GetTick>
 80011ac:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
	     while(!Ultrasonic_Done && (HAL_GetTick() - t0 < 60)) { }
 80011b0:	bf00      	nop
 80011b2:	4b29      	ldr	r3, [pc, #164]	@ (8001258 <main+0x124>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d107      	bne.n	80011cc <main+0x98>
 80011bc:	f001 ffbc 	bl	8003138 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b3b      	cmp	r3, #59	@ 0x3b
 80011ca:	d9f2      	bls.n	80011b2 <main+0x7e>

	     // 4) 
	     if (Ultrasonic_Done)
 80011cc:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <main+0x124>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d003      	beq.n	80011de <main+0xaa>
	    	 dist_cm = Ultrasonic_Distance_cm;
 80011d6:	4b21      	ldr	r3, [pc, #132]	@ (800125c <main+0x128>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84



	      // 5) FSR  
	      FSR_Update(&g_fsr);
 80011de:	4819      	ldr	r0, [pc, #100]	@ (8001244 <main+0x110>)
 80011e0:	f7ff ff20 	bl	8001024 <FSR_Update>
	      uint16_t fsr_raw = FSR_GetRaw(&g_fsr);
 80011e4:	4817      	ldr	r0, [pc, #92]	@ (8001244 <main+0x110>)
 80011e6:	f7ff ff81 	bl	80010ec <FSR_GetRaw>
 80011ea:	4603      	mov	r3, r0
 80011ec:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
	      uint8_t seat = (uint8_t)FSR_GetSeat(&g_fsr);
 80011f0:	4814      	ldr	r0, [pc, #80]	@ (8001244 <main+0x110>)
 80011f2:	f7ff ff87 	bl	8001104 <FSR_GetSeat>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

	      // 6) 
	      int len = snprintf(buf, sizeof(buf),
 80011fc:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001200:	f7ff f9c6 	bl	8000590 <__aeabi_f2d>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	f8b7 107e 	ldrh.w	r1, [r7, #126]	@ 0x7e
 800120c:	f897 007d 	ldrb.w	r0, [r7, #125]	@ 0x7d
 8001210:	463c      	mov	r4, r7
 8001212:	9003      	str	r0, [sp, #12]
 8001214:	9102      	str	r1, [sp, #8]
 8001216:	e9cd 2300 	strd	r2, r3, [sp]
 800121a:	4a11      	ldr	r2, [pc, #68]	@ (8001260 <main+0x12c>)
 800121c:	2178      	movs	r1, #120	@ 0x78
 800121e:	4620      	mov	r0, r4
 8001220:	f00e fb74 	bl	800f90c <sniprintf>
 8001224:	67b8      	str	r0, [r7, #120]	@ 0x78
	                         "U=%.2f,FSR=%u,SEAT=%u\r\n",
	                         dist_cm, fsr_raw, seat);

	      HAL_UART_Transmit(&huart1, (uint8_t*)buf, len, 100);
 8001226:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001228:	b29a      	uxth	r2, r3
 800122a:	4639      	mov	r1, r7
 800122c:	2364      	movs	r3, #100	@ 0x64
 800122e:	480d      	ldr	r0, [pc, #52]	@ (8001264 <main+0x130>)
 8001230:	f00c f8e8 	bl	800d404 <HAL_UART_Transmit>

	      HAL_Delay(60);
 8001234:	203c      	movs	r0, #60	@ 0x3c
 8001236:	f001 ff8b 	bl	8003150 <HAL_Delay>
  {
 800123a:	e7b0      	b.n	800119e <main+0x6a>
 800123c:	3e99999a 	.word	0x3e99999a
 8001240:	200001f0 	.word	0x200001f0
 8001244:	20000a78 	.word	0x20000a78
 8001248:	42020400 	.word	0x42020400
 800124c:	200004b4 	.word	0x200004b4
 8001250:	2000041c 	.word	0x2000041c
 8001254:	bf800000 	.word	0xbf800000
 8001258:	20000aa8 	.word	0x20000aa8
 800125c:	20000aa4 	.word	0x20000aa4
 8001260:	08011bf0 	.word	0x08011bf0
 8001264:	20000500 	.word	0x20000500

08001268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b09e      	sub	sp, #120	@ 0x78
 800126c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126e:	f107 0318 	add.w	r3, r7, #24
 8001272:	2260      	movs	r2, #96	@ 0x60
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f00e fbc1 	bl	800f9fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800127c:	463b      	mov	r3, r7
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
 8001288:	611a      	str	r2, [r3, #16]
 800128a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800128c:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001290:	f005 fa9e 	bl	80067d0 <HAL_PWREx_ControlVoltageScaling>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x36>
  {
    Error_Handler();
 800129a:	f000 fd1f 	bl	8001cdc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800129e:	f005 fa87 	bl	80067b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80012a2:	4b29      	ldr	r3, [pc, #164]	@ (8001348 <SystemClock_Config+0xe0>)
 80012a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012a8:	4a27      	ldr	r2, [pc, #156]	@ (8001348 <SystemClock_Config+0xe0>)
 80012aa:	f023 0318 	bic.w	r3, r3, #24
 80012ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80012b2:	2317      	movs	r3, #23
 80012b4:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012bc:	2381      	movs	r3, #129	@ 0x81
 80012be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c6:	2310      	movs	r3, #16
 80012c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012ca:	2301      	movs	r3, #1
 80012cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80012ce:	2310      	movs	r3, #16
 80012d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012da:	2303      	movs	r3, #3
 80012dc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80012de:	2300      	movs	r3, #0
 80012e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012e2:	2301      	movs	r3, #1
 80012e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 8;
 80012e6:	2308      	movs	r3, #8
 80012e8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 8;
 80012ea:	2308      	movs	r3, #8
 80012ec:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 80012f2:	2301      	movs	r3, #1
 80012f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80012f6:	230c      	movs	r3, #12
 80012f8:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	4618      	mov	r0, r3
 8001304:	f005 fb8e 	bl	8006a24 <HAL_RCC_OscConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800130e:	f000 fce5 	bl	8001cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001312:	231f      	movs	r3, #31
 8001314:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001316:	2303      	movs	r3, #3
 8001318:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800132a:	463b      	mov	r3, r7
 800132c:	2103      	movs	r1, #3
 800132e:	4618      	mov	r0, r3
 8001330:	f006 fa54 	bl	80077dc <HAL_RCC_ClockConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800133a:	f000 fccf 	bl	8001cdc <Error_Handler>
  }
}
 800133e:	bf00      	nop
 8001340:	3778      	adds	r7, #120	@ 0x78
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	46020c00 	.word	0x46020c00

0800134c <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8001350:	f005 fb2a 	bl	80069a8 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001354:	2002      	movs	r0, #2
 8001356:	f005 fac7 	bl	80068e8 <HAL_PWREx_ConfigSupply>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8001360:	f000 fcbc 	bl	8001cdc <Error_Handler>
  }
/* USER CODE BEGIN PWR */

/* USER CODE END PWR */
}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}

08001368 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800136e:	463b      	mov	r3, r7
 8001370:	2220      	movs	r2, #32
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f00e fb42 	bl	800f9fe <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800137a:	4b2f      	ldr	r3, [pc, #188]	@ (8001438 <MX_ADC4_Init+0xd0>)
 800137c:	4a2f      	ldr	r2, [pc, #188]	@ (800143c <MX_ADC4_Init+0xd4>)
 800137e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001380:	4b2d      	ldr	r3, [pc, #180]	@ (8001438 <MX_ADC4_Init+0xd0>)
 8001382:	2200      	movs	r2, #0
 8001384:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001386:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <MX_ADC4_Init+0xd0>)
 8001388:	2204      	movs	r2, #4
 800138a:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138c:	4b2a      	ldr	r3, [pc, #168]	@ (8001438 <MX_ADC4_Init+0xd0>)
 800138e:	2200      	movs	r2, #0
 8001390:	615a      	str	r2, [r3, #20]
  hadc4.Init.ScanConvMode = ADC4_SCAN_DISABLE;
 8001392:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <MX_ADC4_Init+0xd0>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001398:	4b27      	ldr	r3, [pc, #156]	@ (8001438 <MX_ADC4_Init+0xd0>)
 800139a:	2204      	movs	r2, #4
 800139c:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoPowerOff = ADC_LOW_POWER_NONE;
 800139e:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	621a      	str	r2, [r3, #32]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80013a4:	4b24      	ldr	r3, [pc, #144]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 80013aa:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.NbrOfConversion = 1;
 80013b2:	4b21      	ldr	r3, [pc, #132]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80013b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc4.Init.DMAContinuousRequests = DISABLE;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc4.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 80013d4:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013d6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80013da:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013dc:	4b16      	ldr	r3, [pc, #88]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013de:	2200      	movs	r2, #0
 80013e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc4.Init.SamplingTimeCommon1 = ADC4_SAMPLETIME_814CYCLES_5;
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013e4:	2207      	movs	r2, #7
 80013e6:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc4.Init.SamplingTimeCommon2 = ADC4_SAMPLETIME_814CYCLES_5;
 80013e8:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013ea:	2207      	movs	r2, #7
 80013ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc4.Init.OversamplingMode = DISABLE;
 80013ee:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80013f6:	4810      	ldr	r0, [pc, #64]	@ (8001438 <MX_ADC4_Init+0xd0>)
 80013f8:	f002 fa8c 	bl	8003914 <HAL_ADC_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_ADC4_Init+0x9e>
  {
    Error_Handler();
 8001402:	f000 fc6b 	bl	8001cdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001406:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <MX_ADC4_Init+0xd8>)
 8001408:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC4_REGULAR_RANK_1;
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC4_SAMPLINGTIME_COMMON_1;
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001412:	2304      	movs	r3, #4
 8001414:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800141a:	463b      	mov	r3, r7
 800141c:	4619      	mov	r1, r3
 800141e:	4806      	ldr	r0, [pc, #24]	@ (8001438 <MX_ADC4_Init+0xd0>)
 8001420:	f002 ffd2 	bl	80043c8 <HAL_ADC_ConfigChannel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_ADC4_Init+0xc6>
  {
    Error_Handler();
 800142a:	f000 fc57 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	3720      	adds	r7, #32
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	200001f0 	.word	0x200001f0
 800143c:	46021000 	.word	0x46021000
 8001440:	04000002 	.word	0x04000002

08001444 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_Init 1 */



  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001448:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 800144a:	4a1c      	ldr	r2, [pc, #112]	@ (80014bc <MX_DMA2D_Init+0x78>)
 800144c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800144e:	4b1a      	ldr	r3, [pc, #104]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB888;
 8001454:	4b18      	ldr	r3, [pc, #96]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001456:	2201      	movs	r2, #1
 8001458:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800145a:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
  hdma2d.Init.BytesSwap = DMA2D_BYTES_REGULAR;
 8001460:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	619a      	str	r2, [r3, #24]
  hdma2d.Init.LineOffsetMode = DMA2D_LOM_PIXELS;
 8001466:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	61da      	str	r2, [r3, #28]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800146c:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 800146e:	2200      	movs	r2, #0
 8001470:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 8001472:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001474:	2201      	movs	r2, #1
 8001476:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001478:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 800147a:	2200      	movs	r2, #0
 800147c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800147e:	4b0e      	ldr	r3, [pc, #56]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8001484:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001486:	2200      	movs	r2, #0
 8001488:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 800148a:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 800148c:	2200      	movs	r2, #0
 800148e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001490:	4809      	ldr	r0, [pc, #36]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 8001492:	f004 f9a6 	bl	80057e2 <HAL_DMA2D_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_DMA2D_Init+0x5c>
  {
    Error_Handler();
 800149c:	f000 fc1e 	bl	8001cdc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80014a0:	2101      	movs	r1, #1
 80014a2:	4805      	ldr	r0, [pc, #20]	@ (80014b8 <MX_DMA2D_Init+0x74>)
 80014a4:	f004 f9fe 	bl	80058a4 <HAL_DMA2D_ConfigLayer>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_DMA2D_Init+0x6e>
  {
    Error_Handler();
 80014ae:	f000 fc15 	bl	8001cdc <Error_Handler>



  /* USER CODE END DMA2D_Init 2 */

}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	2000027c 	.word	0x2000027c
 80014bc:	4002b000 	.word	0x4002b000

080014c0 <MX_HSPI1_Init>:
  * @brief HSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HSPI1_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0



  /* USER CODE END HSPI1_Init 1 */
  /* HSPI1 parameter configuration*/
  hxspi1.Instance = HSPI1;
 80014c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001538 <MX_HSPI1_Init+0x78>)
 80014c8:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 4;
 80014ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014cc:	2204      	movs	r2, #4
 80014ce:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 80014d0:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 80014d6:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80014dc:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_1GB;
 80014de:	4b15      	ldr	r3, [pc, #84]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014e0:	221a      	movs	r2, #26
 80014e2:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 2;
 80014e4:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014e6:	2202      	movs	r2, #2
 80014e8:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 80014ea:	4b12      	ldr	r3, [pc, #72]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 80014f0:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 80014f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 0;
 80014fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001534 <MX_HSPI1_Init+0x74>)
 80014fe:	2200      	movs	r2, #0
 8001500:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 8001502:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <MX_HSPI1_Init+0x74>)
 8001504:	2200      	movs	r2, #0
 8001506:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 8001508:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <MX_HSPI1_Init+0x74>)
 800150a:	2200      	movs	r2, #0
 800150c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 800150e:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <MX_HSPI1_Init+0x74>)
 8001510:	2200      	movs	r2, #0
 8001512:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
 8001514:	4b07      	ldr	r3, [pc, #28]	@ (8001534 <MX_HSPI1_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.Refresh = 0;
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <MX_HSPI1_Init+0x74>)
 800151c:	2200      	movs	r2, #0
 800151e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
 8001520:	4804      	ldr	r0, [pc, #16]	@ (8001534 <MX_HSPI1_Init+0x74>)
 8001522:	f00d f865 	bl	800e5f0 <HAL_XSPI_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_HSPI1_Init+0x70>
  {
    Error_Handler();
 800152c:	f000 fbd6 	bl	8001cdc <Error_Handler>



  /* USER CODE END HSPI1_Init 2 */

}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}
 8001534:	200002e4 	.word	0x200002e4
 8001538:	420d3400 	.word	0x420d3400

0800153c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001540:	2000      	movs	r0, #0
 8001542:	f004 fc91 	bl	8005e68 <HAL_ICACHE_ConfigAssociativityMode>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800154c:	f000 fbc6 	bl	8001cdc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001550:	f004 fcaa 	bl	8005ea8 <HAL_ICACHE_Enable>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800155a:	f000 fbbf 	bl	8001cdc <Error_Handler>



  /* USER CODE END ICACHE_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08e      	sub	sp, #56	@ 0x38
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	2234      	movs	r2, #52	@ 0x34
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f00e fa44 	bl	800f9fe <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001576:	4b39      	ldr	r3, [pc, #228]	@ (800165c <MX_LTDC_Init+0xf8>)
 8001578:	4a39      	ldr	r2, [pc, #228]	@ (8001660 <MX_LTDC_Init+0xfc>)
 800157a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800157c:	4b37      	ldr	r3, [pc, #220]	@ (800165c <MX_LTDC_Init+0xf8>)
 800157e:	2200      	movs	r2, #0
 8001580:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001582:	4b36      	ldr	r3, [pc, #216]	@ (800165c <MX_LTDC_Init+0xf8>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001588:	4b34      	ldr	r3, [pc, #208]	@ (800165c <MX_LTDC_Init+0xf8>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800158e:	4b33      	ldr	r3, [pc, #204]	@ (800165c <MX_LTDC_Init+0xf8>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 3;
 8001594:	4b31      	ldr	r3, [pc, #196]	@ (800165c <MX_LTDC_Init+0xf8>)
 8001596:	2203      	movs	r2, #3
 8001598:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800159a:	4b30      	ldr	r3, [pc, #192]	@ (800165c <MX_LTDC_Init+0xf8>)
 800159c:	2203      	movs	r2, #3
 800159e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 11;
 80015a0:	4b2e      	ldr	r3, [pc, #184]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015a2:	220b      	movs	r2, #11
 80015a4:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80015a6:	4b2d      	ldr	r3, [pc, #180]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015a8:	220b      	movs	r2, #11
 80015aa:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 811;
 80015ac:	4b2b      	ldr	r3, [pc, #172]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015ae:	f240 322b 	movw	r2, #811	@ 0x32b
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 491;
 80015b4:	4b29      	ldr	r3, [pc, #164]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015b6:	f240 12eb 	movw	r2, #491	@ 0x1eb
 80015ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 819;
 80015bc:	4b27      	ldr	r3, [pc, #156]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015be:	f240 3233 	movw	r2, #819	@ 0x333
 80015c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 499;
 80015c4:	4b25      	ldr	r3, [pc, #148]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015c6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80015ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80015cc:	4b23      	ldr	r3, [pc, #140]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80015d4:	4b21      	ldr	r3, [pc, #132]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80015dc:	4b1f      	ldr	r3, [pc, #124]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80015e4:	481d      	ldr	r0, [pc, #116]	@ (800165c <MX_LTDC_Init+0xf8>)
 80015e6:	f004 fc6f 	bl	8005ec8 <HAL_LTDC_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80015f0:	f000 fb74 	bl	8001cdc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 800;
 80015f8:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80015fc:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 480;
 8001602:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001606:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 8001608:	2301      	movs	r3, #1
 800160a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800160c:	23ff      	movs	r3, #255	@ 0xff
 800160e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001614:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001618:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800161a:	2307      	movs	r3, #7
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	2200      	movs	r2, #0
 8001640:	4619      	mov	r1, r3
 8001642:	4806      	ldr	r0, [pc, #24]	@ (800165c <MX_LTDC_Init+0xf8>)
 8001644:	f004 fdd2 	bl	80061ec <HAL_LTDC_ConfigLayer>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_LTDC_Init+0xee>
  {
    Error_Handler();
 800164e:	f000 fb45 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	3738      	adds	r7, #56	@ 0x38
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000344 	.word	0x20000344
 8001660:	40016800 	.word	0x40016800

08001664 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b088      	sub	sp, #32
 8001668:	af00      	add	r7, sp, #0



  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
 8001678:	615a      	str	r2, [r3, #20]
 800167a:	619a      	str	r2, [r3, #24]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800167c:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <MX_RTC_Init+0x94>)
 800167e:	4a1f      	ldr	r2, [pc, #124]	@ (80016fc <MX_RTC_Init+0x98>)
 8001680:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001682:	4b1d      	ldr	r3, [pc, #116]	@ (80016f8 <MX_RTC_Init+0x94>)
 8001684:	2200      	movs	r2, #0
 8001686:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001688:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <MX_RTC_Init+0x94>)
 800168a:	227f      	movs	r2, #127	@ 0x7f
 800168c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800168e:	4b1a      	ldr	r3, [pc, #104]	@ (80016f8 <MX_RTC_Init+0x94>)
 8001690:	22ff      	movs	r2, #255	@ 0xff
 8001692:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001694:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <MX_RTC_Init+0x94>)
 8001696:	2200      	movs	r2, #0
 8001698:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800169a:	4b17      	ldr	r3, [pc, #92]	@ (80016f8 <MX_RTC_Init+0x94>)
 800169c:	2200      	movs	r2, #0
 800169e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016a0:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <MX_RTC_Init+0x94>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016a6:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <MX_RTC_Init+0x94>)
 80016a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016ac:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80016ae:	4b12      	ldr	r3, [pc, #72]	@ (80016f8 <MX_RTC_Init+0x94>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80016b4:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <MX_RTC_Init+0x94>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016ba:	480f      	ldr	r0, [pc, #60]	@ (80016f8 <MX_RTC_Init+0x94>)
 80016bc:	f009 fc5a 	bl	800af74 <HAL_RTC_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80016c6:	f000 fb09 	bl	8001cdc <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	4619      	mov	r1, r3
 80016de:	4806      	ldr	r0, [pc, #24]	@ (80016f8 <MX_RTC_Init+0x94>)
 80016e0:	f009 fd80 	bl	800b1e4 <HAL_RTCEx_PrivilegeModeSet>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 80016ea:	f000 faf7 	bl	8001cdc <Error_Handler>



  /* USER CODE END RTC_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	3720      	adds	r7, #32
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200003ec 	.word	0x200003ec
 80016fc:	46007800 	.word	0x46007800

08001700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]
 800171c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800171e:	4b1e      	ldr	r3, [pc, #120]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001720:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001724:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 127;
 8001726:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001728:	227f      	movs	r2, #127	@ 0x7f
 800172a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172c:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <MX_TIM2_Init+0x98>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001732:	4b19      	ldr	r3, [pc, #100]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001734:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001738:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173a:	4b17      	ldr	r3, [pc, #92]	@ (8001798 <MX_TIM2_Init+0x98>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001740:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001746:	4814      	ldr	r0, [pc, #80]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001748:	f009 fd7a 	bl	800b240 <HAL_TIM_Base_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001752:	f000 fac3 	bl	8001cdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001756:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800175a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	4619      	mov	r1, r3
 8001762:	480d      	ldr	r0, [pc, #52]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001764:	f00a fbaa 	bl	800bebc <HAL_TIM_ConfigClockSource>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800176e:	f000 fab5 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	4619      	mov	r1, r3
 800177e:	4806      	ldr	r0, [pc, #24]	@ (8001798 <MX_TIM2_Init+0x98>)
 8001780:	f00b fce8 	bl	800d154 <HAL_TIMEx_MasterConfigSynchronization>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800178a:	f000 faa7 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	3720      	adds	r7, #32
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000041c 	.word	0x2000041c

0800179c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	@ 0x28
 80017a0:	af00      	add	r7, sp, #0



  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a2:	f107 031c 	add.w	r3, r7, #28
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ae:	463b      	mov	r3, r7
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
 80017bc:	615a      	str	r2, [r3, #20]
 80017be:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM3_Init 1 */



  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017c0:	4b25      	ldr	r3, [pc, #148]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017c2:	4a26      	ldr	r2, [pc, #152]	@ (800185c <MX_TIM3_Init+0xc0>)
 80017c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160;
 80017c6:	4b24      	ldr	r3, [pc, #144]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017c8:	22a0      	movs	r2, #160	@ 0xa0
 80017ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017cc:	4b22      	ldr	r3, [pc, #136]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80017d2:	4b21      	ldr	r3, [pc, #132]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017d4:	2264      	movs	r2, #100	@ 0x64
 80017d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017da:	2200      	movs	r2, #0
 80017dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017de:	4b1e      	ldr	r3, [pc, #120]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017e4:	481c      	ldr	r0, [pc, #112]	@ (8001858 <MX_TIM3_Init+0xbc>)
 80017e6:	f009 fe43 	bl	800b470 <HAL_TIM_PWM_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80017f0:	f000 fa74 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017fc:	f107 031c 	add.w	r3, r7, #28
 8001800:	4619      	mov	r1, r3
 8001802:	4815      	ldr	r0, [pc, #84]	@ (8001858 <MX_TIM3_Init+0xbc>)
 8001804:	f00b fca6 	bl	800d154 <HAL_TIMEx_MasterConfigSynchronization>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800180e:	f000 fa65 	bl	8001cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001812:	2360      	movs	r3, #96	@ 0x60
 8001814:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 75;
 8001816:	234b      	movs	r3, #75	@ 0x4b
 8001818:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800181a:	2300      	movs	r3, #0
 800181c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001822:	463b      	mov	r3, r7
 8001824:	220c      	movs	r2, #12
 8001826:	4619      	mov	r1, r3
 8001828:	480b      	ldr	r0, [pc, #44]	@ (8001858 <MX_TIM3_Init+0xbc>)
 800182a:	f00a fa33 	bl	800bc94 <HAL_TIM_PWM_ConfigChannel>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001834:	f000 fa52 	bl	8001cdc <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_4);
 8001838:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <MX_TIM3_Init+0xbc>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	69da      	ldr	r2, [r3, #28]
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <MX_TIM3_Init+0xbc>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001846:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM3_Init 2 */



  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001848:	4803      	ldr	r0, [pc, #12]	@ (8001858 <MX_TIM3_Init+0xbc>)
 800184a:	f000 fded 	bl	8002428 <HAL_TIM_MspPostInit>

}
 800184e:	bf00      	nop
 8001850:	3728      	adds	r7, #40	@ 0x28
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000468 	.word	0x20000468
 800185c:	40000400 	.word	0x40000400

08001860 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b088      	sub	sp, #32
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800187e:	4b20      	ldr	r3, [pc, #128]	@ (8001900 <MX_TIM4_Init+0xa0>)
 8001880:	4a20      	ldr	r2, [pc, #128]	@ (8001904 <MX_TIM4_Init+0xa4>)
 8001882:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 127;
 8001884:	4b1e      	ldr	r3, [pc, #120]	@ (8001900 <MX_TIM4_Init+0xa0>)
 8001886:	227f      	movs	r2, #127	@ 0x7f
 8001888:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188a:	4b1d      	ldr	r3, [pc, #116]	@ (8001900 <MX_TIM4_Init+0xa0>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001890:	4b1b      	ldr	r3, [pc, #108]	@ (8001900 <MX_TIM4_Init+0xa0>)
 8001892:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001896:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001898:	4b19      	ldr	r3, [pc, #100]	@ (8001900 <MX_TIM4_Init+0xa0>)
 800189a:	2200      	movs	r2, #0
 800189c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800189e:	4b18      	ldr	r3, [pc, #96]	@ (8001900 <MX_TIM4_Init+0xa0>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80018a4:	4816      	ldr	r0, [pc, #88]	@ (8001900 <MX_TIM4_Init+0xa0>)
 80018a6:	f009 fe3a 	bl	800b51e <HAL_TIM_IC_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80018b0:	f000 fa14 	bl	8001cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	4619      	mov	r1, r3
 80018c2:	480f      	ldr	r0, [pc, #60]	@ (8001900 <MX_TIM4_Init+0xa0>)
 80018c4:	f00b fc46 	bl	800d154 <HAL_TIMEx_MasterConfigSynchronization>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80018ce:	f000 fa05 	bl	8001cdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018d6:	2301      	movs	r3, #1
 80018d8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2204      	movs	r2, #4
 80018e6:	4619      	mov	r1, r3
 80018e8:	4805      	ldr	r0, [pc, #20]	@ (8001900 <MX_TIM4_Init+0xa0>)
 80018ea:	f00a f936 	bl	800bb5a <HAL_TIM_IC_ConfigChannel>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018f4:	f000 f9f2 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018f8:	bf00      	nop
 80018fa:	3720      	adds	r7, #32
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	200004b4 	.word	0x200004b4
 8001904:	40000800 	.word	0x40000800

08001908 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 1 */



  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800190c:	4b22      	ldr	r3, [pc, #136]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 800190e:	4a23      	ldr	r2, [pc, #140]	@ (800199c <MX_USART1_UART_Init+0x94>)
 8001910:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001912:	4b21      	ldr	r3, [pc, #132]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001918:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800191a:	4b1f      	ldr	r3, [pc, #124]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001920:	4b1d      	ldr	r3, [pc, #116]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001926:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800192c:	4b1a      	ldr	r3, [pc, #104]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 800192e:	220c      	movs	r2, #12
 8001930:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001932:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001938:	4b17      	ldr	r3, [pc, #92]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800193e:	4b16      	ldr	r3, [pc, #88]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001940:	2200      	movs	r2, #0
 8001942:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001944:	4b14      	ldr	r3, [pc, #80]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001946:	2200      	movs	r2, #0
 8001948:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800194a:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 800194c:	2200      	movs	r2, #0
 800194e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001950:	4811      	ldr	r0, [pc, #68]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001952:	f00b fd07 	bl	800d364 <HAL_UART_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800195c:	f000 f9be 	bl	8001cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001960:	2100      	movs	r1, #0
 8001962:	480d      	ldr	r0, [pc, #52]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001964:	f00c fd79 	bl	800e45a <HAL_UARTEx_SetTxFifoThreshold>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800196e:	f000 f9b5 	bl	8001cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001972:	2100      	movs	r1, #0
 8001974:	4808      	ldr	r0, [pc, #32]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001976:	f00c fdae 	bl	800e4d6 <HAL_UARTEx_SetRxFifoThreshold>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001980:	f000 f9ac 	bl	8001cdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001984:	4804      	ldr	r0, [pc, #16]	@ (8001998 <MX_USART1_UART_Init+0x90>)
 8001986:	f00c fd2f 	bl	800e3e8 <HAL_UARTEx_DisableFifoMode>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001990:	f000 f9a4 	bl	8001cdc <Error_Handler>



  /* USER CODE END USART1_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000500 	.word	0x20000500
 800199c:	40013800 	.word	0x40013800

080019a0 <MX_USB_OTG_HS_PCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_OTG_HS_Init 1 */



  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80019a4:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019a6:	4a14      	ldr	r2, [pc, #80]	@ (80019f8 <MX_USB_OTG_HS_PCD_Init+0x58>)
 80019a8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80019aa:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019ac:	2209      	movs	r2, #9
 80019ae:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 80019b0:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
 80019b6:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019b8:	2203      	movs	r2, #3
 80019ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80019bc:	4b0d      	ldr	r3, [pc, #52]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019be:	2200      	movs	r2, #0
 80019c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80019c2:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80019d4:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019dc:	2200      	movs	r2, #0
 80019de:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <MX_USB_OTG_HS_PCD_Init+0x54>)
 80019e2:	f004 fdb4 	bl	800654e <HAL_PCD_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_USB_OTG_HS_PCD_Init+0x50>
  {
    Error_Handler();
 80019ec:	f000 f976 	bl	8001cdc <Error_Handler>



  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000594 	.word	0x20000594
 80019f8:	42040000 	.word	0x42040000

080019fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b090      	sub	sp, #64	@ 0x40
 8001a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]


  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a12:	4ba7      	ldr	r3, [pc, #668]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a18:	4aa5      	ldr	r2, [pc, #660]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a1a:	f043 0310 	orr.w	r3, r3, #16
 8001a1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a22:	4ba3      	ldr	r3, [pc, #652]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a28:	f003 0310 	and.w	r3, r3, #16
 8001a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a30:	4b9f      	ldr	r3, [pc, #636]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a36:	4a9e      	ldr	r2, [pc, #632]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a38:	f043 0304 	orr.w	r3, r3, #4
 8001a3c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a40:	4b9b      	ldr	r3, [pc, #620]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a4e:	4b98      	ldr	r3, [pc, #608]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a54:	4a96      	ldr	r2, [pc, #600]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a56:	f043 0320 	orr.w	r3, r3, #32
 8001a5a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a5e:	4b94      	ldr	r3, [pc, #592]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a64:	f003 0320 	and.w	r3, r3, #32
 8001a68:	623b      	str	r3, [r7, #32]
 8001a6a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a6c:	4b90      	ldr	r3, [pc, #576]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a72:	4a8f      	ldr	r2, [pc, #572]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a78:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a7c:	4b8c      	ldr	r3, [pc, #560]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a86:	61fb      	str	r3, [r7, #28]
 8001a88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	4b89      	ldr	r3, [pc, #548]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a90:	4a87      	ldr	r2, [pc, #540]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a9a:	4b85      	ldr	r3, [pc, #532]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	61bb      	str	r3, [r7, #24]
 8001aa6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa8:	4b81      	ldr	r3, [pc, #516]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001aaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aae:	4a80      	ldr	r2, [pc, #512]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001ab0:	f043 0302 	orr.w	r3, r3, #2
 8001ab4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ab8:	4b7d      	ldr	r3, [pc, #500]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_LPGPIO1_CLK_ENABLE();
 8001ac6:	4b7a      	ldr	r3, [pc, #488]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001ac8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001acc:	4a78      	ldr	r2, [pc, #480]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ad6:	4b76      	ldr	r3, [pc, #472]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae4:	4b72      	ldr	r3, [pc, #456]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aea:	4a71      	ldr	r2, [pc, #452]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001aec:	f043 0308 	orr.w	r3, r3, #8
 8001af0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001af4:	4b6e      	ldr	r3, [pc, #440]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001af6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001afa:	f003 0308 	and.w	r3, r3, #8
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001b02:	4b6b      	ldr	r3, [pc, #428]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b08:	4a69      	ldr	r2, [pc, #420]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b12:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b20:	4b63      	ldr	r3, [pc, #396]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b26:	4a62      	ldr	r2, [pc, #392]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b2c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b30:	4b5f      	ldr	r3, [pc, #380]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001b32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_ON_GPIO_Port, LCD_ON_Pin, GPIO_PIN_SET);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	2110      	movs	r1, #16
 8001b42:	485c      	ldr	r0, [pc, #368]	@ (8001cb4 <MX_GPIO_Init+0x2b8>)
 8001b44:	f004 f93c 	bl	8005dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f240 4102 	movw	r1, #1026	@ 0x402
 8001b4e:	485a      	ldr	r0, [pc, #360]	@ (8001cb8 <MX_GPIO_Init+0x2bc>)
 8001b50:	f004 f936 	bl	8005dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RED_LED_Pin|GREEN_LED_Pin, GPIO_PIN_RESET);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2114      	movs	r1, #20
 8001b58:	4858      	ldr	r0, [pc, #352]	@ (8001cbc <MX_GPIO_Init+0x2c0>)
 8001b5a:	f004 f931 	bl	8005dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f44f 4110 	mov.w	r1, #36864	@ 0x9000
 8001b64:	4856      	ldr	r0, [pc, #344]	@ (8001cc0 <MX_GPIO_Init+0x2c4>)
 8001b66:	f004 f92b 	bl	8005dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_ON_Pin */
  GPIO_InitStruct.Pin = LCD_ON_Pin;
 8001b6a:	2310      	movs	r3, #16
 8001b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b76:	2300      	movs	r3, #0
 8001b78:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_ON_GPIO_Port, &GPIO_InitStruct);
 8001b7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b7e:	4619      	mov	r1, r3
 8001b80:	484c      	ldr	r0, [pc, #304]	@ (8001cb4 <MX_GPIO_Init+0x2b8>)
 8001b82:	f003 ff3d 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_IRQ_Pin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 8001b86:	2320      	movs	r3, #32
 8001b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b8a:	4b4e      	ldr	r3, [pc, #312]	@ (8001cc4 <MX_GPIO_Init+0x2c8>)
 8001b8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001b92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b96:	4619      	mov	r1, r3
 8001b98:	4846      	ldr	r0, [pc, #280]	@ (8001cb4 <MX_GPIO_Init+0x2b8>)
 8001b9a:	f003 ff31 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ba2:	2312      	movs	r3, #18
 8001ba4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2300      	movs	r3, #0
 8001bac:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bae:	2304      	movs	r3, #4
 8001bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4843      	ldr	r0, [pc, #268]	@ (8001cc8 <MX_GPIO_Init+0x2cc>)
 8001bba:	f003 ff21 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bce:	4619      	mov	r1, r3
 8001bd0:	483e      	ldr	r0, [pc, #248]	@ (8001ccc <MX_GPIO_Init+0x2d0>)
 8001bd2:	f003 ff15 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_DETECT_Pin */
  GPIO_InitStruct.Pin = USB_DETECT_Pin;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001bda:	4b3d      	ldr	r3, [pc, #244]	@ (8001cd0 <MX_GPIO_Init+0x2d4>)
 8001bdc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USB_DETECT_GPIO_Port, &GPIO_InitStruct);
 8001be2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001be6:	4619      	mov	r1, r3
 8001be8:	4838      	ldr	r0, [pc, #224]	@ (8001ccc <MX_GPIO_Init+0x2d0>)
 8001bea:	f003 ff09 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FAULT_Pin */
  GPIO_InitStruct.Pin = USB_FAULT_Pin;
 8001bee:	2310      	movs	r3, #16
 8001bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bf2:	4b38      	ldr	r3, [pc, #224]	@ (8001cd4 <MX_GPIO_Init+0x2d8>)
 8001bf4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USB_FAULT_GPIO_Port, &GPIO_InitStruct);
 8001bfa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4832      	ldr	r0, [pc, #200]	@ (8001ccc <MX_GPIO_Init+0x2d0>)
 8001c02:	f003 fefd 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8001c06:	2302      	movs	r3, #2
 8001c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2300      	movs	r3, #0
 8001c14:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4826      	ldr	r0, [pc, #152]	@ (8001cb8 <MX_GPIO_Init+0x2bc>)
 8001c1e:	f003 feef 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure LPGPIO pin : Pin4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c22:	2310      	movs	r3, #16
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LPGPIO1, &GPIO_InitStruct);
 8001c32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c36:	4619      	mov	r1, r3
 8001c38:	4827      	ldr	r0, [pc, #156]	@ (8001cd8 <MX_GPIO_Init+0x2dc>)
 8001c3a:	f003 fee1 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin GREEN_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|GREEN_LED_Pin;
 8001c3e:	2314      	movs	r3, #20
 8001c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c42:	2301      	movs	r3, #1
 8001c44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c52:	4619      	mov	r1, r3
 8001c54:	4819      	ldr	r0, [pc, #100]	@ (8001cbc <MX_GPIO_Init+0x2c0>)
 8001c56:	f003 fed3 	bl	8005a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8001c5a:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8001c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c60:	2301      	movs	r3, #1
 8001c62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c70:	4619      	mov	r1, r3
 8001c72:	4813      	ldr	r0, [pc, #76]	@ (8001cc0 <MX_GPIO_Init+0x2c4>)
 8001c74:	f003 fec4 	bl	8005a00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	200c      	movs	r0, #12
 8001c7e:	f003 fc2f 	bl	80054e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c82:	200c      	movs	r0, #12
 8001c84:	f003 fc46 	bl	8005514 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	200f      	movs	r0, #15
 8001c8e:	f003 fc27 	bl	80054e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001c92:	200f      	movs	r0, #15
 8001c94:	f003 fc3e 	bl	8005514 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI5_IRQn, 0, 0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	2010      	movs	r0, #16
 8001c9e:	f003 fc1f 	bl	80054e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 8001ca2:	2010      	movs	r0, #16
 8001ca4:	f003 fc36 	bl	8005514 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN MX_GPIO_Init_2 */



  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ca8:	bf00      	nop
 8001caa:	3740      	adds	r7, #64	@ 0x40
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	46020c00 	.word	0x46020c00
 8001cb4:	42021000 	.word	0x42021000
 8001cb8:	42020400 	.word	0x42020400
 8001cbc:	42020c00 	.word	0x42020c00
 8001cc0:	42021800 	.word	0x42021800
 8001cc4:	10110000 	.word	0x10110000
 8001cc8:	42021400 	.word	0x42021400
 8001ccc:	42020000 	.word	0x42020000
 8001cd0:	10310000 	.word	0x10310000
 8001cd4:	10210000 	.word	0x10210000
 8001cd8:	46020000 	.word	0x46020000

08001cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce0:	b672      	cpsid	i
}
 8001ce2:	bf00      	nop

/* User can add his own implementation to report the HAL error return state */

__disable_irq();

while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <Error_Handler+0x8>

08001ce8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001cee:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <HAL_MspInit+0x38>)
 8001cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <HAL_MspInit+0x38>)
 8001cf6:	f043 0304 	orr.w	r3, r3, #4
 8001cfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_MspInit+0x38>)
 8001d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8001d0c:	f004 fe3c 	bl	8006988 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 8001d10:	f004 fe4a 	bl	80069a8 <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_EnableVddA();
 8001d14:	f004 fe58 	bl	80069c8 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	46020c00 	.word	0x46020c00

08001d24 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b0c2      	sub	sp, #264	@ 0x108
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001d2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001d32:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d44:	f107 0310 	add.w	r3, r7, #16
 8001d48:	22e0      	movs	r2, #224	@ 0xe0
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f00d fe56 	bl	800f9fe <memset>
  if(hadc->Instance==ADC4)
 8001d52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001d56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a28      	ldr	r2, [pc, #160]	@ (8001e00 <HAL_ADC_MspInit+0xdc>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d148      	bne.n	8001df6 <HAL_ADC_MspInit+0xd2>

    /* USER CODE END ADC4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001d64:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8001d70:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f006 f8fd 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_ADC_MspInit+0x68>
    {
      Error_Handler();
 8001d88:	f7ff ffa8 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC4_CLK_ENABLE();
 8001d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e04 <HAL_ADC_MspInit+0xe0>)
 8001d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d92:	4a1c      	ldr	r2, [pc, #112]	@ (8001e04 <HAL_ADC_MspInit+0xe0>)
 8001d94:	f043 0320 	orr.w	r3, r3, #32
 8001d98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001d9c:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <HAL_ADC_MspInit+0xe0>)
 8001d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001da2:	f003 0320 	and.w	r3, r3, #32
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001daa:	4b16      	ldr	r3, [pc, #88]	@ (8001e04 <HAL_ADC_MspInit+0xe0>)
 8001dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001db0:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <HAL_ADC_MspInit+0xe0>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dba:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <HAL_ADC_MspInit+0xe0>)
 8001dbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dc0:	f003 0204 	and.w	r2, r3, #4
 8001dc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001dc8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001dd2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001dd6:	681b      	ldr	r3, [r3, #0]
    /**ADC4 GPIO Configuration
    PC0     ------> ADC4_IN1
    */
    GPIO_InitStruct.Pin = FSR_INPUT_Pin;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dde:	2303      	movs	r3, #3
 8001de0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(FSR_INPUT_GPIO_Port, &GPIO_InitStruct);
 8001dea:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <HAL_ADC_MspInit+0xe4>)
 8001df2:	f003 fe05 	bl	8005a00 <HAL_GPIO_Init>

    /* USER CODE END ADC4_MspInit 1 */

  }

}
 8001df6:	bf00      	nop
 8001df8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	46021000 	.word	0x46021000
 8001e04:	46020c00 	.word	0x46020c00
 8001e08:	42020800 	.word	0x42020800

08001e0c <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a0b      	ldr	r2, [pc, #44]	@ (8001e48 <HAL_DMA2D_MspInit+0x3c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10e      	bne.n	8001e3c <HAL_DMA2D_MspInit+0x30>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <HAL_DMA2D_MspInit+0x40>)
 8001e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e24:	4a09      	ldr	r2, [pc, #36]	@ (8001e4c <HAL_DMA2D_MspInit+0x40>)
 8001e26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e2a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001e2e:	4b07      	ldr	r3, [pc, #28]	@ (8001e4c <HAL_DMA2D_MspInit+0x40>)
 8001e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	4002b000 	.word	0x4002b000
 8001e4c:	46020c00 	.word	0x46020c00

08001e50 <HAL_XSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hxspi: XSPI handle pointer
  * @retval None
  */
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b0c4      	sub	sp, #272	@ 0x110
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001e5a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e5e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e70:	f107 0318 	add.w	r3, r7, #24
 8001e74:	22e0      	movs	r2, #224	@ 0xe0
 8001e76:	2100      	movs	r1, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f00d fdc0 	bl	800f9fe <memset>
  if(hxspi->Instance==HSPI1)
 8001e7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001e82:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a4c      	ldr	r2, [pc, #304]	@ (8001fbc <HAL_XSPI_MspInit+0x16c>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	f040 808f 	bne.w	8001fb0 <HAL_XSPI_MspInit+0x160>

    /* USER CODE END HSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HSPI;
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0301 	mov.w	r3, #1
 8001e9a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.HspiClockSelection = RCC_HSPICLKSOURCE_PLL2;
 8001e9e:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001ea2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    PeriphClkInit.PLL2.PLL2Source = RCC_PLLSOURCE_HSE;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLL2.PLL2M = 1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLL2.PLL2N = 25;
 8001eae:	2319      	movs	r3, #25
 8001eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLL2.PLL2P = 2;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLL2.PLL2Q = 3;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLL2.PLL2R = 4;
 8001eba:	2304      	movs	r3, #4
 8001ebc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLL2.PLL2RGE = RCC_PLLVCIRANGE_1;
 8001ebe:	230c      	movs	r3, #12
 8001ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLL2.PLL2FRACN = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8001ec6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eca:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ecc:	f107 0318 	add.w	r3, r7, #24
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f006 f853 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_XSPI_MspInit+0x90>
    {
      Error_Handler();
 8001edc:	f7ff fefe 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_HSPI1_CLK_ENABLE();
 8001ee0:	4b37      	ldr	r3, [pc, #220]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ee6:	4a36      	ldr	r2, [pc, #216]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001ee8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ef0:	4b33      	ldr	r3, [pc, #204]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001efe:	4b30      	ldr	r3, [pc, #192]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f04:	4a2e      	ldr	r2, [pc, #184]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001f06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f0a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f14:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8001f18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f1c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f26:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001f2a:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001f2c:	4b24      	ldr	r3, [pc, #144]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001f2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f32:	4a23      	ldr	r2, [pc, #140]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f38:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f3c:	4b20      	ldr	r3, [pc, #128]	@ (8001fc0 <HAL_XSPI_MspInit+0x170>)
 8001f3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f42:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8001f46:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001f58:	681b      	ldr	r3, [r3, #0]
    PI0     ------> HSPI1_IO6
    PI1     ------> HSPI1_IO7
    PI2     ------> HSPI1_DQS0
    PI3     ------> HSPI1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001f5a:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8001f5e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_HSPI1;
 8001f74:	2308      	movs	r3, #8
 8001f76:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f7a:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4810      	ldr	r0, [pc, #64]	@ (8001fc4 <HAL_XSPI_MspInit+0x174>)
 8001f82:	f003 fd3d 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001f86:	230f      	movs	r3, #15
 8001f88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_HSPI1;
 8001f9e:	2308      	movs	r3, #8
 8001fa0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001fa4:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4807      	ldr	r0, [pc, #28]	@ (8001fc8 <HAL_XSPI_MspInit+0x178>)
 8001fac:	f003 fd28 	bl	8005a00 <HAL_GPIO_Init>

    /* USER CODE END HSPI1_MspInit 1 */

  }

}
 8001fb0:	bf00      	nop
 8001fb2:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	420d3400 	.word	0x420d3400
 8001fc0:	46020c00 	.word	0x46020c00
 8001fc4:	42021c00 	.word	0x42021c00
 8001fc8:	42022000 	.word	0x42022000

08001fcc <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b0c6      	sub	sp, #280	@ 0x118
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001fd6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001fda:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fdc:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fec:	f107 0320 	add.w	r3, r7, #32
 8001ff0:	22e0      	movs	r2, #224	@ 0xe0
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f00d fd02 	bl	800f9fe <memset>
  if(hltdc->Instance==LTDC)
 8001ffa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ffe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a92      	ldr	r2, [pc, #584]	@ (8002250 <HAL_LTDC_MspInit+0x284>)
 8002008:	4293      	cmp	r3, r2
 800200a:	f040 811b 	bne.w	8002244 <HAL_LTDC_MspInit+0x278>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800200e:	f04f 0200 	mov.w	r2, #0
 8002012:	f04f 0302 	mov.w	r3, #2
 8002016:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLL3;
 800201a:	2300      	movs	r3, #0
 800201c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    PeriphClkInit.PLL3.PLL3Source = RCC_PLLSOURCE_HSE;
 8002020:	2303      	movs	r3, #3
 8002022:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInit.PLL3.PLL3M = 4;
 8002024:	2304      	movs	r3, #4
 8002026:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInit.PLL3.PLL3N = 50;
 8002028:	2332      	movs	r3, #50	@ 0x32
 800202a:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInit.PLL3.PLL3P = 2;
 800202c:	2302      	movs	r3, #2
 800202e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLL3.PLL3Q = 2;
 8002030:	2302      	movs	r3, #2
 8002032:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInit.PLL3.PLL3R = 8;
 8002034:	2308      	movs	r3, #8
 8002036:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInit.PLL3.PLL3RGE = RCC_PLLVCIRANGE_0;
 8002038:	2300      	movs	r3, #0
 800203a:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInit.PLL3.PLL3FRACN = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	66bb      	str	r3, [r7, #104]	@ 0x68
    PeriphClkInit.PLL3.PLL3ClockOut = RCC_PLL3_DIVR;
 8002040:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002044:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002046:	f107 0320 	add.w	r3, r7, #32
 800204a:	4618      	mov	r0, r3
 800204c:	f005 ff96 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <HAL_LTDC_MspInit+0x8e>
    {
      Error_Handler();
 8002056:	f7ff fe41 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800205a:	4b7e      	ldr	r3, [pc, #504]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 800205c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002060:	4a7c      	ldr	r2, [pc, #496]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 8002062:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002066:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800206a:	4b7a      	ldr	r3, [pc, #488]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 800206c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002070:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002074:	61fb      	str	r3, [r7, #28]
 8002076:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002078:	4b76      	ldr	r3, [pc, #472]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 800207a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800207e:	4a75      	ldr	r2, [pc, #468]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002088:	4b72      	ldr	r3, [pc, #456]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 800208a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800208e:	f003 0202 	and.w	r2, r3, #2
 8002092:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002096:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020a0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80020a4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020a6:	4b6b      	ldr	r3, [pc, #428]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 80020a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ac:	4a69      	ldr	r2, [pc, #420]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 80020ae:	f043 0310 	orr.w	r3, r3, #16
 80020b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020b6:	4b67      	ldr	r3, [pc, #412]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 80020b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020bc:	f003 0210 	and.w	r2, r3, #16
 80020c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80020d2:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020d4:	4b5f      	ldr	r3, [pc, #380]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 80020d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020da:	4a5e      	ldr	r2, [pc, #376]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 80020dc:	f043 0308 	orr.w	r3, r3, #8
 80020e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020e4:	4b5b      	ldr	r3, [pc, #364]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 80020e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ea:	f003 0208 	and.w	r2, r3, #8
 80020ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002100:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002102:	4b54      	ldr	r3, [pc, #336]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 8002104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002108:	4a52      	ldr	r2, [pc, #328]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 800210a:	f043 0304 	orr.w	r3, r3, #4
 800210e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002112:	4b50      	ldr	r3, [pc, #320]	@ (8002254 <HAL_LTDC_MspInit+0x288>)
 8002114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002118:	f003 0204 	and.w	r2, r3, #4
 800211c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002120:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800212a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800212e:	681b      	ldr	r3, [r3, #0]
    PD3     ------> LTDC_CLK
    PD6     ------> LTDC_DE
    PB9     ------> LTDC_B0
    PE0     ------> LTDC_HSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002130:	2304      	movs	r3, #4
 8002132:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Alternate = GPIO_AF8_LTDC;
 8002148:	2308      	movs	r3, #8
 800214a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214e:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8002152:	4619      	mov	r1, r3
 8002154:	4840      	ldr	r0, [pc, #256]	@ (8002258 <HAL_LTDC_MspInit+0x28c>)
 8002156:	f003 fc53 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800215a:	f64f 7381 	movw	r3, #65409	@ 0xff81
 800215e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002162:	2302      	movs	r3, #2
 8002164:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Alternate = GPIO_AF8_LTDC;
 8002174:	2308      	movs	r3, #8
 8002176:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800217a:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800217e:	4619      	mov	r1, r3
 8002180:	4836      	ldr	r0, [pc, #216]	@ (800225c <HAL_LTDC_MspInit+0x290>)
 8002182:	f003 fc3d 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002186:	f64f 734b 	movw	r3, #65355	@ 0xff4b
 800218a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Alternate = GPIO_AF8_LTDC;
 80021a0:	2308      	movs	r3, #8
 80021a2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021a6:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80021aa:	4619      	mov	r1, r3
 80021ac:	482c      	ldr	r0, [pc, #176]	@ (8002260 <HAL_LTDC_MspInit+0x294>)
 80021ae:	f003 fc27 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021b2:	23c0      	movs	r3, #192	@ 0xc0
 80021b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Alternate = GPIO_AF7_LTDC;
 80021ca:	2307      	movs	r3, #7
 80021cc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021d0:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80021d4:	4619      	mov	r1, r3
 80021d6:	4823      	ldr	r0, [pc, #140]	@ (8002264 <HAL_LTDC_MspInit+0x298>)
 80021d8:	f003 fc12 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e4:	2302      	movs	r3, #2
 80021e6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Alternate = GPIO_AF8_LTDC;
 80021f6:	2308      	movs	r3, #8
 80021f8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021fc:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8002200:	4619      	mov	r1, r3
 8002202:	4818      	ldr	r0, [pc, #96]	@ (8002264 <HAL_LTDC_MspInit+0x298>)
 8002204:	f003 fbfc 	bl	8005a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002208:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800220c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002210:	2302      	movs	r3, #2
 8002212:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221c:	2300      	movs	r3, #0
 800221e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Alternate = GPIO_AF7_LTDC;
 8002222:	2307      	movs	r3, #7
 8002224:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002228:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800222c:	4619      	mov	r1, r3
 800222e:	480a      	ldr	r0, [pc, #40]	@ (8002258 <HAL_LTDC_MspInit+0x28c>)
 8002230:	f003 fbe6 	bl	8005a00 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8002234:	2200      	movs	r2, #0
 8002236:	2100      	movs	r1, #0
 8002238:	2087      	movs	r0, #135	@ 0x87
 800223a:	f003 f951 	bl	80054e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800223e:	2087      	movs	r0, #135	@ 0x87
 8002240:	f003 f968 	bl	8005514 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002244:	bf00      	nop
 8002246:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	40016800 	.word	0x40016800
 8002254:	46020c00 	.word	0x46020c00
 8002258:	42020400 	.word	0x42020400
 800225c:	42021000 	.word	0x42021000
 8002260:	42020c00 	.word	0x42020c00
 8002264:	42020800 	.word	0x42020800

08002268 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b0bc      	sub	sp, #240	@ 0xf0
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002270:	f107 0310 	add.w	r3, r7, #16
 8002274:	22e0      	movs	r2, #224	@ 0xe0
 8002276:	2100      	movs	r1, #0
 8002278:	4618      	mov	r0, r3
 800227a:	f00d fbc0 	bl	800f9fe <memset>
  if(hrtc->Instance==RTC)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1d      	ldr	r2, [pc, #116]	@ (80022f8 <HAL_RTC_MspInit+0x90>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d132      	bne.n	80022ee <HAL_RTC_MspInit+0x86>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002288:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002294:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800229c:	f107 0310 	add.w	r3, r7, #16
 80022a0:	4618      	mov	r0, r3
 80022a2:	f005 fe6b 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 80022ac:	f7ff fd16 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022b0:	4b12      	ldr	r3, [pc, #72]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022b6:	4a11      	ldr	r2, [pc, #68]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80022c0:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80022c6:	4a0d      	ldr	r2, [pc, #52]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022cc:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80022d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 80022de:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80022e4:	4a05      	ldr	r2, [pc, #20]	@ (80022fc <HAL_RTC_MspInit+0x94>)
 80022e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80022ee:	bf00      	nop
 80022f0:	37f0      	adds	r7, #240	@ 0xf0
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	46007800 	.word	0x46007800
 80022fc:	46020c00 	.word	0x46020c00

08002300 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002310:	d10e      	bne.n	8002330 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002312:	4b0a      	ldr	r3, [pc, #40]	@ (800233c <HAL_TIM_Base_MspInit+0x3c>)
 8002314:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002318:	4a08      	ldr	r2, [pc, #32]	@ (800233c <HAL_TIM_Base_MspInit+0x3c>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002322:	4b06      	ldr	r3, [pc, #24]	@ (800233c <HAL_TIM_Base_MspInit+0x3c>)
 8002324:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002330:	bf00      	nop
 8002332:	3714      	adds	r7, #20
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	46020c00 	.word	0x46020c00

08002340 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a0b      	ldr	r2, [pc, #44]	@ (800237c <HAL_TIM_PWM_MspInit+0x3c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d10e      	bne.n	8002370 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002352:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <HAL_TIM_PWM_MspInit+0x40>)
 8002354:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002358:	4a09      	ldr	r2, [pc, #36]	@ (8002380 <HAL_TIM_PWM_MspInit+0x40>)
 800235a:	f043 0302 	orr.w	r3, r3, #2
 800235e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002362:	4b07      	ldr	r3, [pc, #28]	@ (8002380 <HAL_TIM_PWM_MspInit+0x40>)
 8002364:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40000400 	.word	0x40000400
 8002380:	46020c00 	.word	0x46020c00

08002384 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	@ 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a1e      	ldr	r2, [pc, #120]	@ (800241c <HAL_TIM_IC_MspInit+0x98>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d135      	bne.n	8002412 <HAL_TIM_IC_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_TIM_IC_MspInit+0x9c>)
 80023a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002420 <HAL_TIM_IC_MspInit+0x9c>)
 80023ae:	f043 0304 	orr.w	r3, r3, #4
 80023b2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80023b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <HAL_TIM_IC_MspInit+0x9c>)
 80023b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c4:	4b16      	ldr	r3, [pc, #88]	@ (8002420 <HAL_TIM_IC_MspInit+0x9c>)
 80023c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023ca:	4a15      	ldr	r2, [pc, #84]	@ (8002420 <HAL_TIM_IC_MspInit+0x9c>)
 80023cc:	f043 0302 	orr.w	r3, r3, #2
 80023d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023d4:	4b12      	ldr	r3, [pc, #72]	@ (8002420 <HAL_TIM_IC_MspInit+0x9c>)
 80023d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ee:	2300      	movs	r3, #0
 80023f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80023f2:	2302      	movs	r3, #2
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	4619      	mov	r1, r3
 80023fc:	4809      	ldr	r0, [pc, #36]	@ (8002424 <HAL_TIM_IC_MspInit+0xa0>)
 80023fe:	f003 faff 	bl	8005a00 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2100      	movs	r1, #0
 8002406:	202f      	movs	r0, #47	@ 0x2f
 8002408:	f003 f86a 	bl	80054e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800240c:	202f      	movs	r0, #47	@ 0x2f
 800240e:	f003 f881 	bl	8005514 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002412:	bf00      	nop
 8002414:	3728      	adds	r7, #40	@ 0x28
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40000800 	.word	0x40000800
 8002420:	46020c00 	.word	0x46020c00
 8002424:	42020400 	.word	0x42020400

08002428 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002430:	f107 030c 	add.w	r3, r7, #12
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a12      	ldr	r2, [pc, #72]	@ (8002490 <HAL_TIM_MspPostInit+0x68>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d11e      	bne.n	8002488 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800244a:	4b12      	ldr	r3, [pc, #72]	@ (8002494 <HAL_TIM_MspPostInit+0x6c>)
 800244c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002450:	4a10      	ldr	r2, [pc, #64]	@ (8002494 <HAL_TIM_MspPostInit+0x6c>)
 8002452:	f043 0310 	orr.w	r3, r3, #16
 8002456:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800245a:	4b0e      	ldr	r3, [pc, #56]	@ (8002494 <HAL_TIM_MspPostInit+0x6c>)
 800245c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	60bb      	str	r3, [r7, #8]
 8002466:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PE6     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = BL_CTRL_Pin;
 8002468:	2340      	movs	r3, #64	@ 0x40
 800246a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246c:	2302      	movs	r3, #2
 800246e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	2300      	movs	r3, #0
 8002476:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002478:	2302      	movs	r3, #2
 800247a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800247c:	f107 030c 	add.w	r3, r7, #12
 8002480:	4619      	mov	r1, r3
 8002482:	4805      	ldr	r0, [pc, #20]	@ (8002498 <HAL_TIM_MspPostInit+0x70>)
 8002484:	f003 fabc 	bl	8005a00 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002488:	bf00      	nop
 800248a:	3720      	adds	r7, #32
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40000400 	.word	0x40000400
 8002494:	46020c00 	.word	0x46020c00
 8002498:	42021000 	.word	0x42021000

0800249c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b0c2      	sub	sp, #264	@ 0x108
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80024a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024aa:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024bc:	f107 0310 	add.w	r3, r7, #16
 80024c0:	22e0      	movs	r2, #224	@ 0xe0
 80024c2:	2100      	movs	r1, #0
 80024c4:	4618      	mov	r0, r3
 80024c6:	f00d fa9a 	bl	800f9fe <memset>
  if(huart->Instance==USART1)
 80024ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80024ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002594 <HAL_UART_MspInit+0xf8>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d155      	bne.n	8002588 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024dc:	f04f 0201 	mov.w	r2, #1
 80024e0:	f04f 0300 	mov.w	r3, #0
 80024e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80024e8:	2300      	movs	r3, #0
 80024ea:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	4618      	mov	r0, r3
 80024f2:	f005 fd43 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <HAL_UART_MspInit+0x64>
    {
      Error_Handler();
 80024fc:	f7ff fbee 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002500:	4b25      	ldr	r3, [pc, #148]	@ (8002598 <HAL_UART_MspInit+0xfc>)
 8002502:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002506:	4a24      	ldr	r2, [pc, #144]	@ (8002598 <HAL_UART_MspInit+0xfc>)
 8002508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800250c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002510:	4b21      	ldr	r3, [pc, #132]	@ (8002598 <HAL_UART_MspInit+0xfc>)
 8002512:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251e:	4b1e      	ldr	r3, [pc, #120]	@ (8002598 <HAL_UART_MspInit+0xfc>)
 8002520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002524:	4a1c      	ldr	r2, [pc, #112]	@ (8002598 <HAL_UART_MspInit+0xfc>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800252e:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <HAL_UART_MspInit+0xfc>)
 8002530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002534:	f003 0201 	and.w	r2, r3, #1
 8002538:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800253c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002546:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800254a:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800254c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002550:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	2300      	movs	r3, #0
 8002562:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002566:	2307      	movs	r3, #7
 8002568:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002570:	4619      	mov	r1, r3
 8002572:	480a      	ldr	r0, [pc, #40]	@ (800259c <HAL_UART_MspInit+0x100>)
 8002574:	f003 fa44 	bl	8005a00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002578:	2200      	movs	r2, #0
 800257a:	2100      	movs	r1, #0
 800257c:	203d      	movs	r0, #61	@ 0x3d
 800257e:	f002 ffaf 	bl	80054e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002582:	203d      	movs	r0, #61	@ 0x3d
 8002584:	f002 ffc6 	bl	8005514 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002588:	bf00      	nop
 800258a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40013800 	.word	0x40013800
 8002598:	46020c00 	.word	0x46020c00
 800259c:	42020000 	.word	0x42020000

080025a0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b0be      	sub	sp, #248	@ 0xf8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a8:	f107 0318 	add.w	r3, r7, #24
 80025ac:	22e0      	movs	r2, #224	@ 0xe0
 80025ae:	2100      	movs	r1, #0
 80025b0:	4618      	mov	r0, r3
 80025b2:	f00d fa24 	bl	800f9fe <memset>
  if(hpcd->Instance==USB_OTG_HS)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a3a      	ldr	r2, [pc, #232]	@ (80026a4 <HAL_PCD_MspInit+0x104>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d16d      	bne.n	800269c <HAL_PCD_MspInit+0xfc>
  {
    /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c0:	4b39      	ldr	r3, [pc, #228]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 80025c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80025c6:	4a38      	ldr	r2, [pc, #224]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 80025c8:	f043 0302 	orr.w	r3, r3, #2
 80025cc:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80025d0:	4b35      	ldr	r3, [pc, #212]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 80025d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	697b      	ldr	r3, [r7, #20]

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHY;
 80025de:	f04f 0200 	mov.w	r2, #0
 80025e2:	f04f 0308 	mov.w	r3, #8
 80025e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.UsbPhyClockSelection = RCC_USBPHYCLKSOURCE_PLL1;
 80025ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80025ee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025f2:	f107 0318 	add.w	r3, r7, #24
 80025f6:	4618      	mov	r0, r3
 80025f8:	f005 fcc0 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <HAL_PCD_MspInit+0x66>
    {
      Error_Handler();
 8002602:	f7ff fb6b 	bl	8001cdc <Error_Handler>
    }

  /** Set the OTG PHY reference clock selection
  */
    HAL_SYSCFG_SetOTGPHYReferenceClockSelection(SYSCFG_OTG_HS_PHY_CLK_SELECT_1);
 8002606:	200c      	movs	r0, #12
 8002608:	f000 fdda 	bl	80031c0 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800260c:	4b26      	ldr	r3, [pc, #152]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800260e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002612:	4a25      	ldr	r2, [pc, #148]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 8002614:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002618:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800261c:	4b22      	ldr	r3, [pc, #136]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800261e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002622:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
 800262a:	4b1f      	ldr	r3, [pc, #124]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800262c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002630:	4a1d      	ldr	r2, [pc, #116]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 8002632:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002636:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800263a:	4b1b      	ldr	r3, [pc, #108]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800263c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002640:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002648:	4b17      	ldr	r3, [pc, #92]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800264a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d11b      	bne.n	800268e <HAL_PCD_MspInit+0xee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002656:	4b14      	ldr	r3, [pc, #80]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 8002658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800265c:	4a12      	ldr	r2, [pc, #72]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800265e:	f043 0304 	orr.w	r3, r3, #4
 8002662:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002666:	4b10      	ldr	r3, [pc, #64]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 8002668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002674:	f004 f988 	bl	8006988 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 8002678:	f004 f9b6 	bl	80069e8 <HAL_PWREx_EnableUSBHSTranceiverSupply>
      __HAL_RCC_PWR_CLK_DISABLE();
 800267c:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 800267e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002682:	4a09      	ldr	r2, [pc, #36]	@ (80026a8 <HAL_PCD_MspInit+0x108>)
 8002684:	f023 0304 	bic.w	r3, r3, #4
 8002688:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800268c:	e003      	b.n	8002696 <HAL_PCD_MspInit+0xf6>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800268e:	f004 f97b 	bl	8006988 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 8002692:	f004 f9a9 	bl	80069e8 <HAL_PWREx_EnableUSBHSTranceiverSupply>
    }

    /*Configuring the SYSCFG registers OTG_HS PHY*/
    /*OTG_HS PHY enable*/
      HAL_SYSCFG_EnableOTGPHY(SYSCFG_OTG_HS_PHY_ENABLE);
 8002696:	2001      	movs	r0, #1
 8002698:	f000 fd7e 	bl	8003198 <HAL_SYSCFG_EnableOTGPHY>

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 800269c:	bf00      	nop
 800269e:	37f8      	adds	r7, #248	@ 0xf8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	42040000 	.word	0x42040000
 80026a8:	46020c00 	.word	0x46020c00

080026ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <NMI_Handler+0x4>

080026b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b8:	bf00      	nop
 80026ba:	e7fd      	b.n	80026b8 <HardFault_Handler+0x4>

080026bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <MemManage_Handler+0x4>

080026c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <BusFault_Handler+0x4>

080026cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <UsageFault_Handler+0x4>

080026d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e2:	b480      	push	{r7}
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002702:	f000 fd05 	bl	8003110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}

0800270a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_DETECT_Pin);
 800270e:	2002      	movs	r0, #2
 8002710:	f003 fb6e 	bl	8005df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002714:	bf00      	nop
 8002716:	bd80      	pop	{r7, pc}

08002718 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI Line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_FAULT_Pin);
 800271c:	2010      	movs	r0, #16
 800271e:	f003 fb67 	bl	8005df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}

08002726 <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TP_IRQ_Pin);
 800272a:	2020      	movs	r0, #32
 800272c:	f003 fb60 	bl	8005df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 8002730:	bf00      	nop
 8002732:	bd80      	pop	{r7, pc}

08002734 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002738:	4802      	ldr	r0, [pc, #8]	@ (8002744 <TIM4_IRQHandler+0x10>)
 800273a:	f009 f8bf 	bl	800b8bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200004b4 	.word	0x200004b4

08002748 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800274c:	4802      	ldr	r0, [pc, #8]	@ (8002758 <USART1_IRQHandler+0x10>)
 800274e:	f00a fee7 	bl	800d520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000500 	.word	0x20000500

0800275c <LTDC_IRQHandler>:

/**
  * @brief This function handles LCD-TFT global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002760:	4802      	ldr	r0, [pc, #8]	@ (800276c <LTDC_IRQHandler+0x10>)
 8002762:	f003 fc81 	bl	8006068 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20000344 	.word	0x20000344

08002770 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  return 1;
 8002774:	2301      	movs	r3, #1
}
 8002776:	4618      	mov	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <_kill>:

int _kill(int pid, int sig)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800278a:	f00d f98b 	bl	800faa4 <__errno>
 800278e:	4603      	mov	r3, r0
 8002790:	2216      	movs	r2, #22
 8002792:	601a      	str	r2, [r3, #0]
  return -1;
 8002794:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002798:	4618      	mov	r0, r3
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <_exit>:

void _exit (int status)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027a8:	f04f 31ff 	mov.w	r1, #4294967295
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f7ff ffe7 	bl	8002780 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027b2:	bf00      	nop
 80027b4:	e7fd      	b.n	80027b2 <_exit+0x12>

080027b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	e00a      	b.n	80027de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027c8:	f3af 8000 	nop.w
 80027cc:	4601      	mov	r1, r0
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	1c5a      	adds	r2, r3, #1
 80027d2:	60ba      	str	r2, [r7, #8]
 80027d4:	b2ca      	uxtb	r2, r1
 80027d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	3301      	adds	r3, #1
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	dbf0      	blt.n	80027c8 <_read+0x12>
  }

  return len;
 80027e6:	687b      	ldr	r3, [r7, #4]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	e009      	b.n	8002816 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	60ba      	str	r2, [r7, #8]
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3301      	adds	r3, #1
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	429a      	cmp	r2, r3
 800281c:	dbf1      	blt.n	8002802 <_write+0x12>
  }
  return len;
 800281e:	687b      	ldr	r3, [r7, #4]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3718      	adds	r7, #24
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <_close>:

int _close(int file)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002830:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002850:	605a      	str	r2, [r3, #4]
  return 0;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_isatty>:

int _isatty(int file)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002868:	2301      	movs	r3, #1
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002876:	b480      	push	{r7}
 8002878:	b085      	sub	sp, #20
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002898:	4a14      	ldr	r2, [pc, #80]	@ (80028ec <_sbrk+0x5c>)
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <_sbrk+0x60>)
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028a4:	4b13      	ldr	r3, [pc, #76]	@ (80028f4 <_sbrk+0x64>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d102      	bne.n	80028b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <_sbrk+0x64>)
 80028ae:	4a12      	ldr	r2, [pc, #72]	@ (80028f8 <_sbrk+0x68>)
 80028b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <_sbrk+0x64>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d207      	bcs.n	80028d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028c0:	f00d f8f0 	bl	800faa4 <__errno>
 80028c4:	4603      	mov	r3, r0
 80028c6:	220c      	movs	r2, #12
 80028c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	e009      	b.n	80028e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028d0:	4b08      	ldr	r3, [pc, #32]	@ (80028f4 <_sbrk+0x64>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028d6:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <_sbrk+0x64>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	4a05      	ldr	r2, [pc, #20]	@ (80028f4 <_sbrk+0x64>)
 80028e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028e2:	68fb      	ldr	r3, [r7, #12]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	202f0000 	.word	0x202f0000
 80028f0:	00000400 	.word	0x00000400
 80028f4:	20000a90 	.word	0x20000a90
 80028f8:	20000c10 	.word	0x20000c10

080028fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002900:	4b18      	ldr	r3, [pc, #96]	@ (8002964 <SystemInit+0x68>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002906:	4a17      	ldr	r2, [pc, #92]	@ (8002964 <SystemInit+0x68>)
 8002908:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800290c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <SystemInit+0x6c>)
 8002912:	2201      	movs	r2, #1
 8002914:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002916:	4b14      	ldr	r3, [pc, #80]	@ (8002968 <SystemInit+0x6c>)
 8002918:	2200      	movs	r2, #0
 800291a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800291c:	4b12      	ldr	r3, [pc, #72]	@ (8002968 <SystemInit+0x6c>)
 800291e:	2200      	movs	r2, #0
 8002920:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002922:	4b11      	ldr	r3, [pc, #68]	@ (8002968 <SystemInit+0x6c>)
 8002924:	2200      	movs	r2, #0
 8002926:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002928:	4b0f      	ldr	r3, [pc, #60]	@ (8002968 <SystemInit+0x6c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0e      	ldr	r2, [pc, #56]	@ (8002968 <SystemInit+0x6c>)
 800292e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002932:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002936:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002938:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <SystemInit+0x6c>)
 800293a:	2200      	movs	r2, #0
 800293c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800293e:	4b0a      	ldr	r3, [pc, #40]	@ (8002968 <SystemInit+0x6c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a09      	ldr	r2, [pc, #36]	@ (8002968 <SystemInit+0x6c>)
 8002944:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002948:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800294a:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <SystemInit+0x6c>)
 800294c:	2200      	movs	r2, #0
 800294e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002950:	4b04      	ldr	r3, [pc, #16]	@ (8002964 <SystemInit+0x68>)
 8002952:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002956:	609a      	str	r2, [r3, #8]
  #endif
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	e000ed00 	.word	0xe000ed00
 8002968:	46020c00 	.word	0x46020c00

0800296c <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800296c:	b480      	push	{r7}
 800296e:	b089      	sub	sp, #36	@ 0x24
 8002970:	af00      	add	r7, sp, #0
  uint32_t pllr, pllsource, pllm , tmp, pllfracen, msirange;
  float_t fracn1, pllvco;

  /* Get MSI Range frequency--------------------------------------------------*/
  if(READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002972:	4b73      	ldr	r3, [pc, #460]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d107      	bne.n	800298e <SystemCoreClockUpdate+0x22>
  {
    /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800297e:	4b70      	ldr	r3, [pc, #448]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002980:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002984:	0b1b      	lsrs	r3, r3, #12
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	61fb      	str	r3, [r7, #28]
 800298c:	e005      	b.n	800299a <SystemCoreClockUpdate+0x2e>
  }
  else
  {
    /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800298e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	0f1b      	lsrs	r3, r3, #28
 8002994:	f003 030f 	and.w	r3, r3, #15
 8002998:	61fb      	str	r3, [r7, #28]
  }

  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800299a:	4a6a      	ldr	r2, [pc, #424]	@ (8002b44 <SystemCoreClockUpdate+0x1d8>)
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 80029a4:	4b66      	ldr	r3, [pc, #408]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 80029a6:	69db      	ldr	r3, [r3, #28]
 80029a8:	f003 030c 	and.w	r3, r3, #12
 80029ac:	2b0c      	cmp	r3, #12
 80029ae:	f200 80ae 	bhi.w	8002b0e <SystemCoreClockUpdate+0x1a2>
 80029b2:	a201      	add	r2, pc, #4	@ (adr r2, 80029b8 <SystemCoreClockUpdate+0x4c>)
 80029b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b8:	080029ed 	.word	0x080029ed
 80029bc:	08002b0f 	.word	0x08002b0f
 80029c0:	08002b0f 	.word	0x08002b0f
 80029c4:	08002b0f 	.word	0x08002b0f
 80029c8:	080029f5 	.word	0x080029f5
 80029cc:	08002b0f 	.word	0x08002b0f
 80029d0:	08002b0f 	.word	0x08002b0f
 80029d4:	08002b0f 	.word	0x08002b0f
 80029d8:	080029fd 	.word	0x080029fd
 80029dc:	08002b0f 	.word	0x08002b0f
 80029e0:	08002b0f 	.word	0x08002b0f
 80029e4:	08002b0f 	.word	0x08002b0f
 80029e8:	08002a05 	.word	0x08002a05
  {
  case 0x00:  /* MSI used as system clock source */
    SystemCoreClock = msirange;
 80029ec:	4a56      	ldr	r2, [pc, #344]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	6013      	str	r3, [r2, #0]
    break;
 80029f2:	e090      	b.n	8002b16 <SystemCoreClockUpdate+0x1aa>

  case 0x04:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
 80029f4:	4b54      	ldr	r3, [pc, #336]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 80029f6:	4a55      	ldr	r2, [pc, #340]	@ (8002b4c <SystemCoreClockUpdate+0x1e0>)
 80029f8:	601a      	str	r2, [r3, #0]
    break;
 80029fa:	e08c      	b.n	8002b16 <SystemCoreClockUpdate+0x1aa>

  case 0x08:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
 80029fc:	4b52      	ldr	r3, [pc, #328]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 80029fe:	4a53      	ldr	r2, [pc, #332]	@ (8002b4c <SystemCoreClockUpdate+0x1e0>)
 8002a00:	601a      	str	r2, [r3, #0]
    break;
 8002a02:	e088      	b.n	8002b16 <SystemCoreClockUpdate+0x1aa>

  case 0x0C:  /* PLL used as system clock source */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002a04:	4b4e      	ldr	r3, [pc, #312]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M)>> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002a0e:	4b4c      	ldr	r3, [pc, #304]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	0a1b      	lsrs	r3, r3, #8
 8002a14:	f003 030f 	and.w	r3, r3, #15
 8002a18:	3301      	adds	r3, #1
 8002a1a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002a1c:	4b48      	ldr	r3, [pc, #288]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a20:	091b      	lsrs	r3, r3, #4
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN)>> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002a28:	4b45      	ldr	r3, [pc, #276]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a2c:	08db      	lsrs	r3, r3, #3
 8002a2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	fb02 f303 	mul.w	r3, r2, r3
 8002a38:	ee07 3a90 	vmov	s15, r3
 8002a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a40:	edc7 7a02 	vstr	s15, [r7, #8]

      switch (pllsource)
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d019      	beq.n	8002a7e <SystemCoreClockUpdate+0x112>
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d822      	bhi.n	8002a96 <SystemCoreClockUpdate+0x12a>
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <SystemCoreClockUpdate+0xf2>
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d004      	beq.n	8002a66 <SystemCoreClockUpdate+0xfa>
 8002a5c:	e01b      	b.n	8002a96 <SystemCoreClockUpdate+0x12a>
      {
      case 0x00:  /* No clock sent to PLL*/
        pllvco = (float_t)0U;
 8002a5e:	f04f 0300 	mov.w	r3, #0
 8002a62:	61bb      	str	r3, [r7, #24]
        break;
 8002a64:	e026      	b.n	8002ab4 <SystemCoreClockUpdate+0x148>

      case 0x02:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm);
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	ee07 3a90 	vmov	s15, r3
 8002a6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a70:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002b50 <SystemCoreClockUpdate+0x1e4>
 8002a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a78:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
 8002a7c:	e01a      	b.n	8002ab4 <SystemCoreClockUpdate+0x148>

      case 0x03:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm);
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	ee07 3a90 	vmov	s15, r3
 8002a84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a88:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8002b50 <SystemCoreClockUpdate+0x1e4>
 8002a8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a90:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
 8002a94:	e00e      	b.n	8002ab4 <SystemCoreClockUpdate+0x148>

      default:    /* MSI used as PLL clock source */
        pllvco = ((float_t)msirange / (float_t)pllm);
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	ee07 3a90 	vmov	s15, r3
 8002a9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	ee07 3a90 	vmov	s15, r3
 8002aa6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002aaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aae:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
 8002ab2:	bf00      	nop
      }

      pllvco = pllvco * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + (fracn1/(float_t)0x2000) + (float_t)1U);
 8002ab4:	4b22      	ldr	r3, [pc, #136]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002ab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002abc:	ee07 3a90 	vmov	s15, r3
 8002ac0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ac4:	edd7 6a02 	vldr	s13, [r7, #8]
 8002ac8:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8002b54 <SystemCoreClockUpdate+0x1e8>
 8002acc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ad8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002adc:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ae0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae4:	edc7 7a06 	vstr	s15, [r7, #24]
      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U );
 8002ae8:	4b15      	ldr	r3, [pc, #84]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aec:	0e1b      	lsrs	r3, r3, #24
 8002aee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002af2:	3301      	adds	r3, #1
 8002af4:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (uint32_t)((uint32_t)pllvco/pllr);
 8002af6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002afe:	ee17 2a90 	vmov	r2, s15
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b08:	4a0f      	ldr	r2, [pc, #60]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 8002b0a:	6013      	str	r3, [r2, #0]
      break;
 8002b0c:	e003      	b.n	8002b16 <SystemCoreClockUpdate+0x1aa>

  default:
    SystemCoreClock = msirange;
 8002b0e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	6013      	str	r3, [r2, #0]
    break;
 8002b14:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
 8002b16:	4b0a      	ldr	r3, [pc, #40]	@ (8002b40 <SystemCoreClockUpdate+0x1d4>)
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b58 <SystemCoreClockUpdate+0x1ec>)
 8002b20:	5cd3      	ldrb	r3, [r2, r3]
 8002b22:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b2e:	4a06      	ldr	r2, [pc, #24]	@ (8002b48 <SystemCoreClockUpdate+0x1dc>)
 8002b30:	6013      	str	r3, [r2, #0]
}
 8002b32:	bf00      	nop
 8002b34:	3724      	adds	r7, #36	@ 0x24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	46020c00 	.word	0x46020c00
 8002b44:	08011c20 	.word	0x08011c20
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	00f42400 	.word	0x00f42400
 8002b50:	4b742400 	.word	0x4b742400
 8002b54:	46000000 	.word	0x46000000
 8002b58:	08011c08 	.word	0x08011c08

08002b5c <delay_us>:



// ======  main.c  delay_us   ======
static void delay_us(uint16_t us)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(g_htim_delay, 0);
 8002b66:	4b0d      	ldr	r3, [pc, #52]	@ (8002b9c <delay_us+0x40>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(g_htim_delay);
 8002b70:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <delay_us+0x40>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f008 fbbb 	bl	800b2f0 <HAL_TIM_Base_Start>
    while (__HAL_TIM_GET_COUNTER(g_htim_delay) < us);
 8002b7a:	bf00      	nop
 8002b7c:	4b07      	ldr	r3, [pc, #28]	@ (8002b9c <delay_us+0x40>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b84:	88fb      	ldrh	r3, [r7, #6]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d3f8      	bcc.n	8002b7c <delay_us+0x20>
    HAL_TIM_Base_Stop(g_htim_delay);
 8002b8a:	4b04      	ldr	r3, [pc, #16]	@ (8002b9c <delay_us+0x40>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f008 fc46 	bl	800b420 <HAL_TIM_Base_Stop>
}
 8002b94:	bf00      	nop
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000aac 	.word	0x20000aac

08002ba0 <Ultrasonic_Init>:
void Ultrasonic_Init(TIM_HandleTypeDef *htim_delay_us,
                     TIM_HandleTypeDef *htim_ic,
                     uint32_t ic_channel,
                     GPIO_TypeDef *trig_port,
                     uint16_t trig_pin)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
 8002bac:	603b      	str	r3, [r7, #0]
    g_htim_delay  = htim_delay_us;   // TIM2
 8002bae:	4a47      	ldr	r2, [pc, #284]	@ (8002ccc <Ultrasonic_Init+0x12c>)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6013      	str	r3, [r2, #0]
    g_htim_ic     = htim_ic;         // TIM4
 8002bb4:	4a46      	ldr	r2, [pc, #280]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	6013      	str	r3, [r2, #0]
    g_ic_channel  = ic_channel;      // TIM_CHANNEL_2
 8002bba:	4a46      	ldr	r2, [pc, #280]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6013      	str	r3, [r2, #0]
    g_trig_port   = trig_port;
 8002bc0:	4a45      	ldr	r2, [pc, #276]	@ (8002cd8 <Ultrasonic_Init+0x138>)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	6013      	str	r3, [r2, #0]
    g_trig_pin    = trig_pin;
 8002bc6:	4a45      	ldr	r2, [pc, #276]	@ (8002cdc <Ultrasonic_Init+0x13c>)
 8002bc8:	8b3b      	ldrh	r3, [r7, #24]
 8002bca:	8013      	strh	r3, [r2, #0]

    //  
    IC_Val1 = 0;
 8002bcc:	4b44      	ldr	r3, [pc, #272]	@ (8002ce0 <Ultrasonic_Init+0x140>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
    IC_Val2 = 0;
 8002bd2:	4b44      	ldr	r3, [pc, #272]	@ (8002ce4 <Ultrasonic_Init+0x144>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
    Difference = 0;
 8002bd8:	4b43      	ldr	r3, [pc, #268]	@ (8002ce8 <Ultrasonic_Init+0x148>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	601a      	str	r2, [r3, #0]
    Is_First_Captured = 0;
 8002bde:	4b43      	ldr	r3, [pc, #268]	@ (8002cec <Ultrasonic_Init+0x14c>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
    Ultrasonic_Distance_cm = 0.0f;
 8002be4:	4b42      	ldr	r3, [pc, #264]	@ (8002cf0 <Ultrasonic_Init+0x150>)
 8002be6:	f04f 0200 	mov.w	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]
    Ultrasonic_Done = 0;
 8002bec:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <Ultrasonic_Init+0x154>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	701a      	strb	r2, [r3, #0]
    //   



    //   : Rising
    __HAL_TIM_SET_CAPTUREPOLARITY(g_htim_ic, g_ic_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002bf2:	4b38      	ldr	r3, [pc, #224]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10a      	bne.n	8002c10 <Ultrasonic_Init+0x70>
 8002bfa:	4b35      	ldr	r3, [pc, #212]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6a1a      	ldr	r2, [r3, #32]
 8002c02:	4b33      	ldr	r3, [pc, #204]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 020a 	bic.w	r2, r2, #10
 8002c0c:	621a      	str	r2, [r3, #32]
 8002c0e:	e027      	b.n	8002c60 <Ultrasonic_Init+0xc0>
 8002c10:	4b30      	ldr	r3, [pc, #192]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	d10a      	bne.n	8002c2e <Ultrasonic_Init+0x8e>
 8002c18:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	4a2b      	ldr	r2, [pc, #172]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002c2a:	6213      	str	r3, [r2, #32]
 8002c2c:	e018      	b.n	8002c60 <Ultrasonic_Init+0xc0>
 8002c2e:	4b29      	ldr	r3, [pc, #164]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2b08      	cmp	r3, #8
 8002c34:	d10a      	bne.n	8002c4c <Ultrasonic_Init+0xac>
 8002c36:	4b26      	ldr	r3, [pc, #152]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	4a24      	ldr	r2, [pc, #144]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c40:	6812      	ldr	r2, [r2, #0]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002c48:	6213      	str	r3, [r2, #32]
 8002c4a:	e009      	b.n	8002c60 <Ultrasonic_Init+0xc0>
 8002c4c:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	4a1e      	ldr	r2, [pc, #120]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c56:	6812      	ldr	r2, [r2, #0]
 8002c58:	6812      	ldr	r2, [r2, #0]
 8002c5a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002c5e:	6213      	str	r3, [r2, #32]
 8002c60:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d108      	bne.n	8002c7a <Ultrasonic_Init+0xda>
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	4b18      	ldr	r3, [pc, #96]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6a12      	ldr	r2, [r2, #32]
 8002c76:	621a      	str	r2, [r3, #32]
}
 8002c78:	e021      	b.n	8002cbe <Ultrasonic_Init+0x11e>
    __HAL_TIM_SET_CAPTUREPOLARITY(g_htim_ic, g_ic_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002c7a:	4b16      	ldr	r3, [pc, #88]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d108      	bne.n	8002c94 <Ultrasonic_Init+0xf4>
 8002c82:	4b13      	ldr	r3, [pc, #76]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a11      	ldr	r2, [pc, #68]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c8a:	6812      	ldr	r2, [r2, #0]
 8002c8c:	6812      	ldr	r2, [r2, #0]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	6213      	str	r3, [r2, #32]
}
 8002c92:	e014      	b.n	8002cbe <Ultrasonic_Init+0x11e>
    __HAL_TIM_SET_CAPTUREPOLARITY(g_htim_ic, g_ic_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002c94:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd4 <Ultrasonic_Init+0x134>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d108      	bne.n	8002cae <Ultrasonic_Init+0x10e>
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a0b      	ldr	r2, [pc, #44]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002ca4:	6812      	ldr	r2, [r2, #0]
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	6213      	str	r3, [r2, #32]
}
 8002cac:	e007      	b.n	8002cbe <Ultrasonic_Init+0x11e>
    __HAL_TIM_SET_CAPTUREPOLARITY(g_htim_ic, g_ic_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002cae:	4b08      	ldr	r3, [pc, #32]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a06      	ldr	r2, [pc, #24]	@ (8002cd0 <Ultrasonic_Init+0x130>)
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	6213      	str	r3, [r2, #32]
}
 8002cbe:	bf00      	nop
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	20000aac 	.word	0x20000aac
 8002cd0:	20000ab0 	.word	0x20000ab0
 8002cd4:	20000ab4 	.word	0x20000ab4
 8002cd8:	20000ab8 	.word	0x20000ab8
 8002cdc:	20000abc 	.word	0x20000abc
 8002ce0:	20000a94 	.word	0x20000a94
 8002ce4:	20000a98 	.word	0x20000a98
 8002ce8:	20000a9c 	.word	0x20000a9c
 8002cec:	20000aa0 	.word	0x20000aa0
 8002cf0:	20000aa4 	.word	0x20000aa4
 8002cf4:	20000aa8 	.word	0x20000aa8

08002cf8 <Ultrasonic_Trigger10us>:

void Ultrasonic_Trigger10us(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(g_trig_port, g_trig_pin, GPIO_PIN_SET);
 8002cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d28 <Ultrasonic_Trigger10us+0x30>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0a      	ldr	r2, [pc, #40]	@ (8002d2c <Ultrasonic_Trigger10us+0x34>)
 8002d02:	8811      	ldrh	r1, [r2, #0]
 8002d04:	2201      	movs	r2, #1
 8002d06:	4618      	mov	r0, r3
 8002d08:	f003 f85a 	bl	8005dc0 <HAL_GPIO_WritePin>
    delay_us(10);
 8002d0c:	200a      	movs	r0, #10
 8002d0e:	f7ff ff25 	bl	8002b5c <delay_us>
    HAL_GPIO_WritePin(g_trig_port, g_trig_pin, GPIO_PIN_RESET);
 8002d12:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <Ultrasonic_Trigger10us+0x30>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a05      	ldr	r2, [pc, #20]	@ (8002d2c <Ultrasonic_Trigger10us+0x34>)
 8002d18:	8811      	ldrh	r1, [r2, #0]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f003 f84f 	bl	8005dc0 <HAL_GPIO_WritePin>

}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000ab8 	.word	0x20000ab8
 8002d2c:	20000abc 	.word	0x20000abc

08002d30 <Ultrasonic_StartCaptureIT>:

void Ultrasonic_StartCaptureIT(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
    //  main   :
    Ultrasonic_Done = 0;
 8002d34:	4b42      	ldr	r3, [pc, #264]	@ (8002e40 <Ultrasonic_StartCaptureIT+0x110>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	701a      	strb	r2, [r3, #0]
    Is_First_Captured = 0;  //     
 8002d3a:	4b42      	ldr	r3, [pc, #264]	@ (8002e44 <Ultrasonic_StartCaptureIT+0x114>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(g_htim_ic, 0);  //    
 8002d40:	4b41      	ldr	r3, [pc, #260]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2200      	movs	r2, #0
 8002d48:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_CAPTUREPOLARITY(g_htim_ic, g_ic_channel, TIM_INPUTCHANNELPOLARITY_RISING); //  
 8002d4a:	4b40      	ldr	r3, [pc, #256]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10a      	bne.n	8002d68 <Ultrasonic_StartCaptureIT+0x38>
 8002d52:	4b3d      	ldr	r3, [pc, #244]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6a1a      	ldr	r2, [r3, #32]
 8002d5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f022 020a 	bic.w	r2, r2, #10
 8002d64:	621a      	str	r2, [r3, #32]
 8002d66:	e027      	b.n	8002db8 <Ultrasonic_StartCaptureIT+0x88>
 8002d68:	4b38      	ldr	r3, [pc, #224]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d10a      	bne.n	8002d86 <Ultrasonic_StartCaptureIT+0x56>
 8002d70:	4b35      	ldr	r3, [pc, #212]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	4a33      	ldr	r2, [pc, #204]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d7a:	6812      	ldr	r2, [r2, #0]
 8002d7c:	6812      	ldr	r2, [r2, #0]
 8002d7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002d82:	6213      	str	r3, [r2, #32]
 8002d84:	e018      	b.n	8002db8 <Ultrasonic_StartCaptureIT+0x88>
 8002d86:	4b31      	ldr	r3, [pc, #196]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d10a      	bne.n	8002da4 <Ultrasonic_StartCaptureIT+0x74>
 8002d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	4a2c      	ldr	r2, [pc, #176]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002da0:	6213      	str	r3, [r2, #32]
 8002da2:	e009      	b.n	8002db8 <Ultrasonic_StartCaptureIT+0x88>
 8002da4:	4b28      	ldr	r3, [pc, #160]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4a26      	ldr	r2, [pc, #152]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002dae:	6812      	ldr	r2, [r2, #0]
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002db6:	6213      	str	r3, [r2, #32]
 8002db8:	4b24      	ldr	r3, [pc, #144]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d108      	bne.n	8002dd2 <Ultrasonic_StartCaptureIT+0xa2>
 8002dc0:	4b21      	ldr	r3, [pc, #132]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6a12      	ldr	r2, [r2, #32]
 8002dce:	621a      	str	r2, [r3, #32]
 8002dd0:	e021      	b.n	8002e16 <Ultrasonic_StartCaptureIT+0xe6>
 8002dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d108      	bne.n	8002dec <Ultrasonic_StartCaptureIT+0xbc>
 8002dda:	4b1b      	ldr	r3, [pc, #108]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	6213      	str	r3, [r2, #32]
 8002dea:	e014      	b.n	8002e16 <Ultrasonic_StartCaptureIT+0xe6>
 8002dec:	4b17      	ldr	r3, [pc, #92]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b08      	cmp	r3, #8
 8002df2:	d108      	bne.n	8002e06 <Ultrasonic_StartCaptureIT+0xd6>
 8002df4:	4b14      	ldr	r3, [pc, #80]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a13      	ldr	r2, [pc, #76]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	6812      	ldr	r2, [r2, #0]
 8002e00:	6a1b      	ldr	r3, [r3, #32]
 8002e02:	6213      	str	r3, [r2, #32]
 8002e04:	e007      	b.n	8002e16 <Ultrasonic_StartCaptureIT+0xe6>
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	6812      	ldr	r2, [r2, #0]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	6213      	str	r3, [r2, #32]
    //  CC2  (TIM_CHANNEL_2)
    __HAL_TIM_ENABLE_IT(g_htim_ic, TIM_IT_CC2);
 8002e16:	4b0c      	ldr	r3, [pc, #48]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0204 	orr.w	r2, r2, #4
 8002e28:	60da      	str	r2, [r3, #12]
    HAL_TIM_IC_Start_IT(g_htim_ic, g_ic_channel);
 8002e2a:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <Ultrasonic_StartCaptureIT+0x118>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a07      	ldr	r2, [pc, #28]	@ (8002e4c <Ultrasonic_StartCaptureIT+0x11c>)
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	4611      	mov	r1, r2
 8002e34:	4618      	mov	r0, r3
 8002e36:	f008 fbc9 	bl	800b5cc <HAL_TIM_IC_Start_IT>
}
 8002e3a:	bf00      	nop
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000aa8 	.word	0x20000aa8
 8002e44:	20000aa0 	.word	0x20000aa0
 8002e48:	20000ab0 	.word	0x20000ab0
 8002e4c:	20000ab4 	.word	0x20000ab4

08002e50 <Ultrasonic_TriggerAndStart>:

void Ultrasonic_TriggerAndStart(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
	Ultrasonic_StartCaptureIT();
 8002e54:	f7ff ff6c 	bl	8002d30 <Ultrasonic_StartCaptureIT>
    Ultrasonic_Trigger10us();
 8002e58:	f7ff ff4e 	bl	8002cf8 <Ultrasonic_Trigger10us>
}
 8002e5c:	bf00      	nop
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <Ultrasonic_TIM_IC_CaptureCallback>:

// ======  main.c  HAL_TIM_IC_CaptureCallback   ======
void Ultrasonic_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
    //  : TIM4 
    if (htim->Instance == TIM4)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a38      	ldr	r2, [pc, #224]	@ (8002f50 <Ultrasonic_TIM_IC_CaptureCallback+0xf0>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d16a      	bne.n	8002f48 <Ultrasonic_TIM_IC_CaptureCallback+0xe8>
    {
        if (Is_First_Captured == 0) //   ( )
 8002e72:	4b38      	ldr	r3, [pc, #224]	@ (8002f54 <Ultrasonic_TIM_IC_CaptureCallback+0xf4>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d11a      	bne.n	8002eb0 <Ultrasonic_TIM_IC_CaptureCallback+0x50>
        {
            IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8002e7a:	2104      	movs	r1, #4
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f009 f91f 	bl	800c0c0 <HAL_TIM_ReadCapturedValue>
 8002e82:	4603      	mov	r3, r0
 8002e84:	4a34      	ldr	r2, [pc, #208]	@ (8002f58 <Ultrasonic_TIM_IC_CaptureCallback+0xf8>)
 8002e86:	6013      	str	r3, [r2, #0]
            Is_First_Captured = 1;
 8002e88:	4b32      	ldr	r3, [pc, #200]	@ (8002f54 <Ultrasonic_TIM_IC_CaptureCallback+0xf4>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	701a      	strb	r2, [r3, #0]

            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6a1a      	ldr	r2, [r3, #32]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e9c:	621a      	str	r2, [r3, #32]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6a1a      	ldr	r2, [r3, #32]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f042 0220 	orr.w	r2, r2, #32
 8002eac:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
            Ultrasonic_Done = 1;
            __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
        }
    }
}
 8002eae:	e04b      	b.n	8002f48 <Ultrasonic_TIM_IC_CaptureCallback+0xe8>
        else if (Is_First_Captured == 1) //   ( )
 8002eb0:	4b28      	ldr	r3, [pc, #160]	@ (8002f54 <Ultrasonic_TIM_IC_CaptureCallback+0xf4>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d147      	bne.n	8002f48 <Ultrasonic_TIM_IC_CaptureCallback+0xe8>
            IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8002eb8:	2104      	movs	r1, #4
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f009 f900 	bl	800c0c0 <HAL_TIM_ReadCapturedValue>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	4a26      	ldr	r2, [pc, #152]	@ (8002f5c <Ultrasonic_TIM_IC_CaptureCallback+0xfc>)
 8002ec4:	6013      	str	r3, [r2, #0]
            if (IC_Val2 > IC_Val1) Difference = IC_Val2 - IC_Val1;
 8002ec6:	4b25      	ldr	r3, [pc, #148]	@ (8002f5c <Ultrasonic_TIM_IC_CaptureCallback+0xfc>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4b23      	ldr	r3, [pc, #140]	@ (8002f58 <Ultrasonic_TIM_IC_CaptureCallback+0xf8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d907      	bls.n	8002ee2 <Ultrasonic_TIM_IC_CaptureCallback+0x82>
 8002ed2:	4b22      	ldr	r3, [pc, #136]	@ (8002f5c <Ultrasonic_TIM_IC_CaptureCallback+0xfc>)
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	4b20      	ldr	r3, [pc, #128]	@ (8002f58 <Ultrasonic_TIM_IC_CaptureCallback+0xf8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	4a20      	ldr	r2, [pc, #128]	@ (8002f60 <Ultrasonic_TIM_IC_CaptureCallback+0x100>)
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	e009      	b.n	8002ef6 <Ultrasonic_TIM_IC_CaptureCallback+0x96>
            else Difference = (65535 - IC_Val1) + IC_Val2;
 8002ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f5c <Ultrasonic_TIM_IC_CaptureCallback+0xfc>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8002f58 <Ultrasonic_TIM_IC_CaptureCallback+0xf8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002ef0:	33ff      	adds	r3, #255	@ 0xff
 8002ef2:	4a1b      	ldr	r2, [pc, #108]	@ (8002f60 <Ultrasonic_TIM_IC_CaptureCallback+0x100>)
 8002ef4:	6013      	str	r3, [r2, #0]
            Ultrasonic_Distance_cm = (float)Difference / 58.0f;
 8002ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f60 <Ultrasonic_TIM_IC_CaptureCallback+0x100>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f02:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002f64 <Ultrasonic_TIM_IC_CaptureCallback+0x104>
 8002f06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f0a:	4b17      	ldr	r3, [pc, #92]	@ (8002f68 <Ultrasonic_TIM_IC_CaptureCallback+0x108>)
 8002f0c:	edc3 7a00 	vstr	s15, [r3]
            Is_First_Captured = 0;
 8002f10:	4b10      	ldr	r3, [pc, #64]	@ (8002f54 <Ultrasonic_TIM_IC_CaptureCallback+0xf4>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6a1a      	ldr	r2, [r3, #32]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002f24:	621a      	str	r2, [r3, #32]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6a12      	ldr	r2, [r2, #32]
 8002f30:	621a      	str	r2, [r3, #32]
            Ultrasonic_Done = 1;
 8002f32:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <Ultrasonic_TIM_IC_CaptureCallback+0x10c>)
 8002f34:	2201      	movs	r2, #1
 8002f36:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 0204 	bic.w	r2, r2, #4
 8002f46:	60da      	str	r2, [r3, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40000800 	.word	0x40000800
 8002f54:	20000aa0 	.word	0x20000aa0
 8002f58:	20000a94 	.word	0x20000a94
 8002f5c:	20000a98 	.word	0x20000a98
 8002f60:	20000a9c 	.word	0x20000a9c
 8002f64:	42680000 	.word	0x42680000
 8002f68:	20000aa4 	.word	0x20000aa4
 8002f6c:	20000aa8 	.word	0x20000aa8

08002f70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002f70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fa8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f74:	f7ff fcc2 	bl	80028fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f78:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f7a:	e003      	b.n	8002f84 <LoopCopyDataInit>

08002f7c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002f7e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f80:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f82:	3104      	adds	r1, #4

08002f84 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f84:	480a      	ldr	r0, [pc, #40]	@ (8002fb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002f86:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002f88:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f8a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f8c:	d3f6      	bcc.n	8002f7c <CopyDataInit>
	ldr	r2, =_sbss
 8002f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002f90:	e002      	b.n	8002f98 <LoopFillZerobss>

08002f92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f92:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f94:	f842 3b04 	str.w	r3, [r2], #4

08002f98 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f98:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <LoopForever+0x16>)
	cmp	r2, r3
 8002f9a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f9c:	d3f9      	bcc.n	8002f92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f9e:	f00c fd87 	bl	800fab0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fa2:	f7fe f8c7 	bl	8001134 <main>

08002fa6 <LoopForever>:

LoopForever:
    b LoopForever
 8002fa6:	e7fe      	b.n	8002fa6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002fa8:	202f0000 	.word	0x202f0000
	ldr	r3, =_sidata
 8002fac:	0801208c 	.word	0x0801208c
	ldr	r0, =_sdata
 8002fb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002fb4:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8002fb8:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8002fbc:	20000c10 	.word	0x20000c10

08002fc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fc0:	e7fe      	b.n	8002fc0 <ADC1_2_IRQHandler>
	...

08002fc4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fc8:	4b12      	ldr	r3, [pc, #72]	@ (8003014 <HAL_Init+0x50>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a11      	ldr	r2, [pc, #68]	@ (8003014 <HAL_Init+0x50>)
 8002fce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fd4:	2003      	movs	r0, #3
 8002fd6:	f002 fa78 	bl	80054ca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002fda:	f004 fdf1 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8003018 <HAL_Init+0x54>)
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	f003 030f 	and.w	r3, r3, #15
 8002fe8:	490c      	ldr	r1, [pc, #48]	@ (800301c <HAL_Init+0x58>)
 8002fea:	5ccb      	ldrb	r3, [r1, r3]
 8002fec:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8003020 <HAL_Init+0x5c>)
 8002ff2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002ff4:	2004      	movs	r0, #4
 8002ff6:	f002 fabd 	bl	8005574 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ffa:	200f      	movs	r0, #15
 8002ffc:	f000 f812 	bl	8003024 <HAL_InitTick>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e002      	b.n	8003010 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800300a:	f7fe fe6d 	bl	8001ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40022000 	.word	0x40022000
 8003018:	46020c00 	.word	0x46020c00
 800301c:	08011c08 	.word	0x08011c08
 8003020:	20000000 	.word	0x20000000

08003024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003030:	4b33      	ldr	r3, [pc, #204]	@ (8003100 <HAL_InitTick+0xdc>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e05c      	b.n	80030f6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800303c:	4b31      	ldr	r3, [pc, #196]	@ (8003104 <HAL_InitTick+0xe0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b04      	cmp	r3, #4
 8003046:	d10c      	bne.n	8003062 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003048:	4b2f      	ldr	r3, [pc, #188]	@ (8003108 <HAL_InitTick+0xe4>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4b2c      	ldr	r3, [pc, #176]	@ (8003100 <HAL_InitTick+0xdc>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	4619      	mov	r1, r3
 8003052:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003056:	fbb3 f3f1 	udiv	r3, r3, r1
 800305a:	fbb2 f3f3 	udiv	r3, r2, r3
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	e037      	b.n	80030d2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003062:	f002 fadf 	bl	8005624 <HAL_SYSTICK_GetCLKSourceConfig>
 8003066:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d023      	beq.n	80030b6 <HAL_InitTick+0x92>
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b02      	cmp	r3, #2
 8003072:	d82d      	bhi.n	80030d0 <HAL_InitTick+0xac>
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_InitTick+0x5e>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d00d      	beq.n	800309c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003080:	e026      	b.n	80030d0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003082:	4b21      	ldr	r3, [pc, #132]	@ (8003108 <HAL_InitTick+0xe4>)
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	4b1e      	ldr	r3, [pc, #120]	@ (8003100 <HAL_InitTick+0xdc>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	4619      	mov	r1, r3
 800308c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003090:	fbb3 f3f1 	udiv	r3, r3, r1
 8003094:	fbb2 f3f3 	udiv	r3, r2, r3
 8003098:	60fb      	str	r3, [r7, #12]
        break;
 800309a:	e01a      	b.n	80030d2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800309c:	4b18      	ldr	r3, [pc, #96]	@ (8003100 <HAL_InitTick+0xdc>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80030aa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80030ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b2:	60fb      	str	r3, [r7, #12]
        break;
 80030b4:	e00d      	b.n	80030d2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80030b6:	4b12      	ldr	r3, [pc, #72]	@ (8003100 <HAL_InitTick+0xdc>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80030c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80030c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030cc:	60fb      	str	r3, [r7, #12]
        break;
 80030ce:	e000      	b.n	80030d2 <HAL_InitTick+0xae>
        break;
 80030d0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f002 fa2c 	bl	8005530 <HAL_SYSTICK_Config>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e009      	b.n	80030f6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030e2:	2200      	movs	r2, #0
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	f04f 30ff 	mov.w	r0, #4294967295
 80030ea:	f002 f9f9 	bl	80054e0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80030ee:	4a07      	ldr	r2, [pc, #28]	@ (800310c <HAL_InitTick+0xe8>)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	20000008 	.word	0x20000008
 8003104:	e000e010 	.word	0xe000e010
 8003108:	20000000 	.word	0x20000000
 800310c:	20000004 	.word	0x20000004

08003110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003114:	4b06      	ldr	r3, [pc, #24]	@ (8003130 <HAL_IncTick+0x20>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	461a      	mov	r2, r3
 800311a:	4b06      	ldr	r3, [pc, #24]	@ (8003134 <HAL_IncTick+0x24>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4413      	add	r3, r2
 8003120:	4a04      	ldr	r2, [pc, #16]	@ (8003134 <HAL_IncTick+0x24>)
 8003122:	6013      	str	r3, [r2, #0]
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000008 	.word	0x20000008
 8003134:	20000ac0 	.word	0x20000ac0

08003138 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  return uwTick;
 800313c:	4b03      	ldr	r3, [pc, #12]	@ (800314c <HAL_GetTick+0x14>)
 800313e:	681b      	ldr	r3, [r3, #0]
}
 8003140:	4618      	mov	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	20000ac0 	.word	0x20000ac0

08003150 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003158:	f7ff ffee 	bl	8003138 <HAL_GetTick>
 800315c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003168:	d005      	beq.n	8003176 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800316a:	4b0a      	ldr	r3, [pc, #40]	@ (8003194 <HAL_Delay+0x44>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	461a      	mov	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4413      	add	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003176:	bf00      	nop
 8003178:	f7ff ffde 	bl	8003138 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	429a      	cmp	r2, r3
 8003186:	d8f7      	bhi.n	8003178 <HAL_Delay+0x28>
  {
  }
}
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000008 	.word	0x20000008

08003198 <HAL_SYSCFG_EnableOTGPHY>:
  * @param  OTGPHYConfig Defines the OTG PHY configuration.
            This parameter can be one of @ref SYSCFG_OTG_PHY_Enable
  * @retval None
  */
void HAL_SYSCFG_EnableOTGPHY(uint32_t OTGPHYConfig)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_CONFIG(OTGPHYConfig));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_EN, OTGPHYConfig);
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <HAL_SYSCFG_EnableOTGPHY+0x24>)
 80031a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031a4:	f023 0201 	bic.w	r2, r3, #1
 80031a8:	4904      	ldr	r1, [pc, #16]	@ (80031bc <HAL_SYSCFG_EnableOTGPHY+0x24>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	674b      	str	r3, [r1, #116]	@ 0x74
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	46000400 	.word	0x46000400

080031c0 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>:
  * @param  RefClkSelection Defines the OTG PHY reference clock selection.
            This parameter can be one of the @ref SYSCFG_OTG_PHY_RefenceClockSelection
  * @retval None
  */
void HAL_SYSCFG_SetOTGPHYReferenceClockSelection(uint32_t RefClkSelection)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_REFERENCE_CLOCK(RefClkSelection));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_CLKSEL, RefClkSelection);
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 80031ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031cc:	f023 023c 	bic.w	r2, r3, #60	@ 0x3c
 80031d0:	4904      	ldr	r1, [pc, #16]	@ (80031e4 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	674b      	str	r3, [r1, #116]	@ 0x74
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	46000400 	.word	0x46000400

080031e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	431a      	orrs	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	609a      	str	r2, [r3, #8]
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
 8003216:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	609a      	str	r2, [r3, #8]
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a0a      	ldr	r2, [pc, #40]	@ (800328c <LL_ADC_SetResolution+0x3c>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d104      	bne.n	8003270 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3b01      	subs	r3, #1
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f023 020c 	bic.w	r2, r3, #12
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	431a      	orrs	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	60da      	str	r2, [r3, #12]
}
 8003280:	bf00      	nop
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr
 800328c:	46021000 	.word	0x46021000

08003290 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003290:	b480      	push	{r7}
 8003292:	b087      	sub	sp, #28
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
 800329c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	3360      	adds	r3, #96	@ 0x60
 80032a2:	461a      	mov	r2, r3
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4413      	add	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	430b      	orrs	r3, r1
 80032c0:	431a      	orrs	r2, r3
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 80032c6:	bf00      	nop
 80032c8:	371c      	adds	r7, #28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr

080032d2 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b085      	sub	sp, #20
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
 80032da:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3360      	adds	r3, #96	@ 0x60
 80032e0:	461a      	mov	r2, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	4413      	add	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	0edb      	lsrs	r3, r3, #27
 80032f0:	f003 031f 	and.w	r3, r3, #31
 80032f4:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b09      	cmp	r3, #9
 80032fa:	d807      	bhi.n	800330c <LL_ADC_GetOffsetChannel+0x3a>
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	069a      	lsls	r2, r3, #26
 8003300:	2101      	movs	r1, #1
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	fa01 f303 	lsl.w	r3, r1, r3
 8003308:	4313      	orrs	r3, r2
 800330a:	e008      	b.n	800331e <LL_ADC_GetOffsetChannel+0x4c>
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	069a      	lsls	r2, r3, #26
 8003310:	2101      	movs	r1, #1
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	4313      	orrs	r3, r2
 800331a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 800331e:	4618      	mov	r0, r3
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800332a:	b480      	push	{r7}
 800332c:	b087      	sub	sp, #28
 800332e:	af00      	add	r7, sp, #0
 8003330:	60f8      	str	r0, [r7, #12]
 8003332:	60b9      	str	r1, [r7, #8]
 8003334:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	3360      	adds	r3, #96	@ 0x60
 800333a:	461a      	mov	r2, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	431a      	orrs	r2, r3
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	601a      	str	r2, [r3, #0]
}
 8003354:	bf00      	nop
 8003356:	371c      	adds	r7, #28
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	3360      	adds	r3, #96	@ 0x60
 8003370:	461a      	mov	r2, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	431a      	orrs	r2, r3
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	601a      	str	r2, [r3, #0]
}
 800338a:	bf00      	nop
 800338c:	371c      	adds	r7, #28
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 8003396:	b480      	push	{r7}
 8003398:	b087      	sub	sp, #28
 800339a:	af00      	add	r7, sp, #0
 800339c:	60f8      	str	r0, [r7, #12]
 800339e:	60b9      	str	r1, [r7, #8]
 80033a0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	3360      	adds	r3, #96	@ 0x60
 80033a6:	461a      	mov	r2, r3
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	601a      	str	r2, [r3, #0]
}
 80033c0:	bf00      	nop
 80033c2:	371c      	adds	r7, #28
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033da:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80033de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	2a00      	cmp	r2, #0
 80033f6:	d002      	beq.n	80033fe <LL_ADC_SetGainCompensation+0x32>
 80033f8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80033fc:	e000      	b.n	8003400 <LL_ADC_SetGainCompensation+0x34>
 80033fe:	2200      	movs	r2, #0
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003412:	b480      	push	{r7}
 8003414:	b085      	sub	sp, #20
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	695a      	ldr	r2, [r3, #20]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2107      	movs	r1, #7
 800342a:	fa01 f303 	lsl.w	r3, r1, r3
 800342e:	43db      	mvns	r3, r3
 8003430:	401a      	ands	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	f003 0304 	and.w	r3, r3, #4
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	fa01 f303 	lsl.w	r3, r1, r3
 800343e:	431a      	orrs	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003444:	bf00      	nop
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
	...

08003478 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003478:	b480      	push	{r7}
 800347a:	b089      	sub	sp, #36	@ 0x24
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4a2b      	ldr	r2, [pc, #172]	@ (8003534 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d020      	beq.n	80034ce <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	3330      	adds	r3, #48	@ 0x30
 8003490:	461a      	mov	r2, r3
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	0a1b      	lsrs	r3, r3, #8
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	f003 030c 	and.w	r3, r3, #12
 800349c:	4413      	add	r3, r2
 800349e:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	211f      	movs	r1, #31
 80034ac:	fa01 f303 	lsl.w	r3, r1, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	401a      	ands	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	0e9b      	lsrs	r3, r3, #26
 80034b8:	f003 011f 	and.w	r1, r3, #31
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	fa01 f303 	lsl.w	r3, r1, r3
 80034c6:	431a      	orrs	r2, r3
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 80034cc:	e02b      	b.n	8003526 <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	f003 031f 	and.w	r3, r3, #31
 80034d8:	210f      	movs	r1, #15
 80034da:	fa01 f303 	lsl.w	r3, r1, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	401a      	ands	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d104      	bne.n	80034f6 <LL_ADC_REG_SetSequencerRanks+0x7e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	0e9b      	lsrs	r3, r3, #26
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	e010      	b.n	8003518 <LL_ADC_REG_SetSequencerRanks+0xa0>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	fa93 f3a3 	rbit	r3, r3
 8003500:	613b      	str	r3, [r7, #16]
  return result;
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 800350c:	2320      	movs	r3, #32
 800350e:	e003      	b.n	8003518 <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	fab3 f383 	clz	r3, r3
 8003516:	b2db      	uxtb	r3, r3
 8003518:	68b9      	ldr	r1, [r7, #8]
 800351a:	f001 011f 	and.w	r1, r1, #31
 800351e:	408b      	lsls	r3, r1
 8003520:	431a      	orrs	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003526:	bf00      	nop
 8003528:	3724      	adds	r7, #36	@ 0x24
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	46021000 	.word	0x46021000

08003538 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d107      	bne.n	800355c <LL_ADC_REG_SetSequencerChAdd+0x24>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	0e9b      	lsrs	r3, r3, #26
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	2201      	movs	r2, #1
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	e015      	b.n	8003588 <LL_ADC_REG_SetSequencerChAdd+0x50>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	fa93 f3a3 	rbit	r3, r3
 8003566:	60fb      	str	r3, [r7, #12]
  return result;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 8003572:	2320      	movs	r3, #32
 8003574:	e003      	b.n	800357e <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	fab3 f383 	clz	r3, r3
 800357c:	b2db      	uxtb	r3, r3
 800357e:	f003 031f 	and.w	r3, r3, #31
 8003582:	2201      	movs	r2, #1
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800358c:	431a      	orrs	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003592:	bf00      	nop
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	0e9b      	lsrs	r3, r3, #26
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2101      	movs	r1, #1
 80035b6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ba:	43db      	mvns	r3, r3
 80035bc:	401a      	ands	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
	...

080035d0 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b08b      	sub	sp, #44	@ 0x2c
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4a2d      	ldr	r2, [pc, #180]	@ (8003694 <LL_ADC_SetChannelSamplingTime+0xc4>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d042      	beq.n	800366a <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d104      	bne.n	80035f8 <LL_ADC_SetChannelSamplingTime+0x28>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	0e9b      	lsrs	r3, r3, #26
 80035f2:	f003 021f 	and.w	r2, r3, #31
 80035f6:	e011      	b.n	800361c <LL_ADC_SetChannelSamplingTime+0x4c>
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	fa93 f3a3 	rbit	r3, r3
 8003602:	617b      	str	r3, [r7, #20]
  return result;
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 800360e:	2320      	movs	r3, #32
 8003610:	e003      	b.n	800361a <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	fab3 f383 	clz	r3, r3
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	0e5b      	lsrs	r3, r3, #25
 8003620:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8003624:	460b      	mov	r3, r1
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	1ad2      	subs	r2, r2, r3
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	3314      	adds	r3, #20
 800363a:	461a      	mov	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	0e5b      	lsrs	r3, r3, #25
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	4413      	add	r3, r2
 8003648:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 800364a:	6a3b      	ldr	r3, [r7, #32]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	2107      	movs	r1, #7
 8003650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003652:	fa01 f303 	lsl.w	r3, r1, r3
 8003656:	43db      	mvns	r3, r3
 8003658:	401a      	ands	r2, r3
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365e:	fa01 f303 	lsl.w	r3, r1, r3
 8003662:	431a      	orrs	r2, r3
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8003668:	e00e      	b.n	8003688 <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	695a      	ldr	r2, [r3, #20]
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	021b      	lsls	r3, r3, #8
 8003672:	43db      	mvns	r3, r3
 8003674:	401a      	ands	r2, r3
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	0219      	lsls	r1, r3, #8
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	400b      	ands	r3, r1
 800367e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003682:	431a      	orrs	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	615a      	str	r2, [r3, #20]
}
 8003688:	bf00      	nop
 800368a:	372c      	adds	r7, #44	@ 0x2c
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	46021000 	.word	0x46021000

08003698 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80036b0:	43db      	mvns	r3, r3
 80036b2:	401a      	ands	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f003 0318 	and.w	r3, r3, #24
 80036ba:	4908      	ldr	r1, [pc, #32]	@ (80036dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80036bc:	40d9      	lsrs	r1, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	400b      	ands	r3, r1
 80036c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80036c6:	431a      	orrs	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80036ce:	bf00      	nop
 80036d0:	3714      	adds	r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	000fffff 	.word	0x000fffff

080036e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f003 031f 	and.w	r3, r3, #31
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800370c:	4618      	mov	r0, r3
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003728:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	6093      	str	r3, [r2, #8]
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800374c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003750:	d101      	bne.n	8003756 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003774:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003778:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	609a      	str	r2, [r3, #8]
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800379c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037a0:	d101      	bne.n	80037a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037c8:	f043 0201 	orr.w	r2, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	609a      	str	r2, [r3, #8]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037f0:	f043 0202 	orr.w	r2, r3, #2
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	609a      	str	r2, [r3, #8]
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <LL_ADC_IsEnabled+0x18>
 8003818:	2301      	movs	r3, #1
 800381a:	e000      	b.n	800381e <LL_ADC_IsEnabled+0x1a>
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr

0800382a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b02      	cmp	r3, #2
 800383c:	d101      	bne.n	8003842 <LL_ADC_IsDisableOngoing+0x18>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <LL_ADC_IsDisableOngoing+0x1a>
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003864:	f043 0204 	orr.w	r2, r3, #4
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	609a      	str	r2, [r3, #8]
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800388c:	f043 0210 	orr.w	r2, r3, #16
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d101      	bne.n	80038b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_JADSTP);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038da:	f043 0220 	orr.w	r2, r3, #32
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	609a      	str	r2, [r3, #8]
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 0308 	and.w	r3, r3, #8
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d101      	bne.n	8003906 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003902:	2301      	movs	r3, #1
 8003904:	e000      	b.n	8003908 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003914:	b590      	push	{r4, r7, lr}
 8003916:	b08b      	sub	sp, #44	@ 0x2c
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800391c:	2300      	movs	r3, #0
 800391e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8003922:	2300      	movs	r3, #0
 8003924:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8003926:	2300      	movs	r3, #0
 8003928:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e2ce      	b.n	8003ed2 <HAL_ADC_Init+0x5be>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a95      	ldr	r2, [pc, #596]	@ (8003b98 <HAL_ADC_Init+0x284>)
 8003942:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003948:	2b00      	cmp	r3, #0
 800394a:	d109      	bne.n	8003960 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7fe f9e9 	bl	8001d24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff fee9 	bl	800373c <LL_ADC_IsDeepPowerDownEnabled>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d004      	beq.n	800397a <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff fecf 	bl	8003718 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff ff04 	bl	800378c <LL_ADC_IsInternalRegulatorEnabled>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d115      	bne.n	80039b6 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff fee8 	bl	8003764 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003994:	4b81      	ldr	r3, [pc, #516]	@ (8003b9c <HAL_ADC_Init+0x288>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	099b      	lsrs	r3, r3, #6
 800399a:	4a81      	ldr	r2, [pc, #516]	@ (8003ba0 <HAL_ADC_Init+0x28c>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	099b      	lsrs	r3, r3, #6
 80039a2:	3301      	adds	r3, #1
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80039a8:	e002      	b.n	80039b0 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f9      	bne.n	80039aa <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff fee6 	bl	800378c <LL_ADC_IsInternalRegulatorEnabled>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10e      	bne.n	80039e4 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039ca:	f043 0210 	orr.w	r2, r3, #16
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039d6:	f043 0201 	orr.w	r2, r3, #1
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff ff59 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 80039ee:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039f4:	f003 0310 	and.w	r3, r3, #16
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f040 825f 	bne.w	8003ebc <HAL_ADC_Init+0x5a8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f040 825b 	bne.w	8003ebc <HAL_ADC_Init+0x5a8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a0a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003a0e:	f043 0202 	orr.w	r2, r3, #2
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff fef2 	bl	8003804 <LL_ADC_IsEnabled>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d14f      	bne.n	8003ac6 <HAL_ADC_Init+0x1b2>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003b98 <HAL_ADC_Init+0x284>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d037      	beq.n	8003aa0 <HAL_ADC_Init+0x18c>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a5b      	ldr	r2, [pc, #364]	@ (8003ba4 <HAL_ADC_Init+0x290>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d004      	beq.n	8003a44 <HAL_ADC_Init+0x130>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a5a      	ldr	r2, [pc, #360]	@ (8003ba8 <HAL_ADC_Init+0x294>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d10e      	bne.n	8003a62 <HAL_ADC_Init+0x14e>
 8003a44:	4857      	ldr	r0, [pc, #348]	@ (8003ba4 <HAL_ADC_Init+0x290>)
 8003a46:	f7ff fedd 	bl	8003804 <LL_ADC_IsEnabled>
 8003a4a:	4604      	mov	r4, r0
 8003a4c:	4856      	ldr	r0, [pc, #344]	@ (8003ba8 <HAL_ADC_Init+0x294>)
 8003a4e:	f7ff fed9 	bl	8003804 <LL_ADC_IsEnabled>
 8003a52:	4603      	mov	r3, r0
 8003a54:	4323      	orrs	r3, r4
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	bf0c      	ite	eq
 8003a5a:	2301      	moveq	r3, #1
 8003a5c:	2300      	movne	r3, #0
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	e008      	b.n	8003a74 <HAL_ADC_Init+0x160>
 8003a62:	484d      	ldr	r0, [pc, #308]	@ (8003b98 <HAL_ADC_Init+0x284>)
 8003a64:	f7ff fece 	bl	8003804 <LL_ADC_IsEnabled>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	bf0c      	ite	eq
 8003a6e:	2301      	moveq	r3, #1
 8003a70:	2300      	movne	r3, #0
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d026      	beq.n	8003ac6 <HAL_ADC_Init+0x1b2>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a49      	ldr	r2, [pc, #292]	@ (8003ba4 <HAL_ADC_Init+0x290>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d004      	beq.n	8003a8c <HAL_ADC_Init+0x178>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a48      	ldr	r2, [pc, #288]	@ (8003ba8 <HAL_ADC_Init+0x294>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d101      	bne.n	8003a90 <HAL_ADC_Init+0x17c>
 8003a8c:	4a47      	ldr	r2, [pc, #284]	@ (8003bac <HAL_ADC_Init+0x298>)
 8003a8e:	e000      	b.n	8003a92 <HAL_ADC_Init+0x17e>
 8003a90:	4a47      	ldr	r2, [pc, #284]	@ (8003bb0 <HAL_ADC_Init+0x29c>)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4619      	mov	r1, r3
 8003a98:	4610      	mov	r0, r2
 8003a9a:	f7ff fba5 	bl	80031e8 <LL_ADC_SetCommonClock>
 8003a9e:	e012      	b.n	8003ac6 <HAL_ADC_Init+0x1b2>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	4610      	mov	r0, r2
 8003aac:	f7ff fbd0 	bl	8003250 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8003ab0:	4b3f      	ldr	r3, [pc, #252]	@ (8003bb0 <HAL_ADC_Init+0x29c>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003ac0:	493b      	ldr	r1, [pc, #236]	@ (8003bb0 <HAL_ADC_Init+0x29c>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	608b      	str	r3, [r1, #8]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a33      	ldr	r2, [pc, #204]	@ (8003b98 <HAL_ADC_Init+0x284>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d010      	beq.n	8003af2 <HAL_ADC_Init+0x1de>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ad6:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003adc:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8003ae2:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003aea:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8003aec:	4313      	orrs	r3, r2
 8003aee:	623b      	str	r3, [r7, #32]
 8003af0:	e035      	b.n	8003b5e <HAL_ADC_Init+0x24a>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	7f1b      	ldrb	r3, [r3, #28]
 8003af6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003afe:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003b00:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003b06:	2a00      	cmp	r2, #0
 8003b08:	d002      	beq.n	8003b10 <HAL_ADC_Init+0x1fc>
 8003b0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b0e:	e000      	b.n	8003b12 <HAL_ADC_Init+0x1fe>
 8003b10:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003b12:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8003b18:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	da04      	bge.n	8003b2c <HAL_ADC_Init+0x218>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b2a:	e001      	b.n	8003b30 <HAL_ADC_Init+0x21c>
 8003b2c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8003b30:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	491b      	ldr	r1, [pc, #108]	@ (8003ba4 <HAL_ADC_Init+0x290>)
 8003b38:	428b      	cmp	r3, r1
 8003b3a:	d004      	beq.n	8003b46 <HAL_ADC_Init+0x232>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4919      	ldr	r1, [pc, #100]	@ (8003ba8 <HAL_ADC_Init+0x294>)
 8003b42:	428b      	cmp	r3, r1
 8003b44:	d103      	bne.n	8003b4e <HAL_ADC_Init+0x23a>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b4c:	e003      	b.n	8003b56 <HAL_ADC_Init+0x242>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b54:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8003b56:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003b58:	6a3a      	ldr	r2, [r7, #32]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d131      	bne.n	8003bcc <HAL_ADC_Init+0x2b8>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b98 <HAL_ADC_Init+0x284>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d007      	beq.n	8003b82 <HAL_ADC_Init+0x26e>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	3b01      	subs	r3, #1
 8003b78:	045b      	lsls	r3, r3, #17
 8003b7a:	6a3a      	ldr	r2, [r7, #32]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	623b      	str	r3, [r7, #32]
 8003b80:	e024      	b.n	8003bcc <HAL_ADC_Init+0x2b8>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d113      	bne.n	8003bb4 <HAL_ADC_Init+0x2a0>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b92:	623b      	str	r3, [r7, #32]
 8003b94:	e01a      	b.n	8003bcc <HAL_ADC_Init+0x2b8>
 8003b96:	bf00      	nop
 8003b98:	46021000 	.word	0x46021000
 8003b9c:	20000000 	.word	0x20000000
 8003ba0:	053e2d63 	.word	0x053e2d63
 8003ba4:	42028000 	.word	0x42028000
 8003ba8:	42028100 	.word	0x42028100
 8003bac:	42028300 	.word	0x42028300
 8003bb0:	46021300 	.word	0x46021300
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bb8:	f043 0220 	orr.w	r2, r3, #32
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bc4:	f043 0201 	orr.w	r2, r3, #1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a75      	ldr	r2, [pc, #468]	@ (8003da8 <HAL_ADC_Init+0x494>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d018      	beq.n	8003c08 <HAL_ADC_Init+0x2f4>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d009      	beq.n	8003bf2 <HAL_ADC_Init+0x2de>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	4313      	orrs	r3, r2
 8003bec:	6a3a      	ldr	r2, [r7, #32]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	4b6c      	ldr	r3, [pc, #432]	@ (8003dac <HAL_ADC_Init+0x498>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6812      	ldr	r2, [r2, #0]
 8003c00:	6a39      	ldr	r1, [r7, #32]
 8003c02:	430b      	orrs	r3, r1
 8003c04:	60d3      	str	r3, [r2, #12]
 8003c06:	e031      	b.n	8003c6c <HAL_ADC_Init+0x358>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d009      	beq.n	8003c24 <HAL_ADC_Init+0x310>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c14:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	6a3a      	ldr	r2, [r7, #32]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68da      	ldr	r2, [r3, #12]
 8003c2a:	4b61      	ldr	r3, [pc, #388]	@ (8003db0 <HAL_ADC_Init+0x49c>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	6812      	ldr	r2, [r2, #0]
 8003c32:	6a39      	ldr	r1, [r7, #32]
 8003c34:	430b      	orrs	r3, r1
 8003c36:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d008      	beq.n	8003c52 <HAL_ADC_Init+0x33e>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1a      	ldr	r2, [r3, #32]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_ADC_Init+0x358>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a4d      	ldr	r2, [pc, #308]	@ (8003da8 <HAL_ADC_Init+0x494>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	f000 80a4 	beq.w	8003dc0 <HAL_ADC_Init+0x4ac>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff fe0f 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8003c82:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff fe30 	bl	80038ee <LL_ADC_INJ_IsConversionOngoing>
 8003c8e:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d166      	bne.n	8003d64 <HAL_ADC_Init+0x450>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d163      	bne.n	8003d64 <HAL_ADC_Init+0x450>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	7f1b      	ldrb	r3, [r3, #28]
 8003ca0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4943      	ldr	r1, [pc, #268]	@ (8003db4 <HAL_ADC_Init+0x4a0>)
 8003ca8:	428b      	cmp	r3, r1
 8003caa:	d004      	beq.n	8003cb6 <HAL_ADC_Init+0x3a2>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4941      	ldr	r1, [pc, #260]	@ (8003db8 <HAL_ADC_Init+0x4a4>)
 8003cb2:	428b      	cmp	r3, r1
 8003cb4:	d102      	bne.n	8003cbc <HAL_ADC_Init+0x3a8>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cba:	e002      	b.n	8003cc2 <HAL_ADC_Init+0x3ae>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc0:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cd0:	f023 0303 	bic.w	r3, r3, #3
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	6a39      	ldr	r1, [r7, #32]
 8003cda:	430b      	orrs	r3, r1
 8003cdc:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d007      	beq.n	8003cf6 <HAL_ADC_Init+0x3e2>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	f7ff fb6b 	bl	80033cc <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d11e      	bne.n	8003d3e <HAL_ADC_Init+0x42a>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d04:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	691a      	ldr	r2, [r3, #16]
 8003d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dbc <HAL_ADC_Init+0x4a8>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003d14:	0411      	lsls	r1, r2, #16
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d1a:	4311      	orrs	r1, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8003d20:	4311      	orrs	r1, r2
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8003d26:	4311      	orrs	r1, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003d2c:	0892      	lsrs	r2, r2, #2
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	431a      	orrs	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	611a      	str	r2, [r3, #16]
 8003d3c:	e007      	b.n	8003d4e <HAL_ADC_Init+0x43a>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 0201 	bic.w	r2, r2, #1
 8003d4c:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	430a      	orrs	r2, r1
 8003d62:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d10c      	bne.n	8003d86 <HAL_ADC_Init+0x472>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d72:	f023 010f 	bic.w	r1, r3, #15
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7a:	1e5a      	subs	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d84:	e007      	b.n	8003d96 <HAL_ADC_Init+0x482>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 020f 	bic.w	r2, r2, #15
 8003d94:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d9a:	f023 0303 	bic.w	r3, r3, #3
 8003d9e:	f043 0201 	orr.w	r2, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003da6:	e092      	b.n	8003ece <HAL_ADC_Init+0x5ba>
 8003da8:	46021000 	.word	0x46021000
 8003dac:	fff0c013 	.word	0xfff0c013
 8003db0:	ffde800d 	.word	0xffde800d
 8003db4:	42028000 	.word	0x42028000
 8003db8:	42028100 	.word	0x42028100
 8003dbc:	fc00f81e 	.word	0xfc00f81e

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d111      	bne.n	8003dee <HAL_ADC_Init+0x4da>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003dd2:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8003dd8:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8003dde:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003de0:	69fa      	ldr	r2, [r7, #28]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	4b39      	ldr	r3, [pc, #228]	@ (8003edc <HAL_ADC_Init+0x5c8>)
 8003df6:	4013      	ands	r3, r2
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6812      	ldr	r2, [r2, #0]
 8003dfc:	69f9      	ldr	r1, [r7, #28]
 8003dfe:	430b      	orrs	r3, r1
 8003e00:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	f7ff fb00 	bl	8003412 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6818      	ldr	r0, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 8003e20:	f7ff faf7 	bl	8003412 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d108      	bne.n	8003e3e <HAL_ADC_Init+0x52a>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f062 020f 	orn	r2, r2, #15
 8003e3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e3c:	e018      	b.n	8003e70 <HAL_ADC_Init+0x55c>

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e46:	d113      	bne.n	8003e70 <HAL_ADC_Init+0x55c>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e52:	3b01      	subs	r3, #1
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	f003 031c 	and.w	r3, r3, #28
 8003e5a:	f06f 020f 	mvn.w	r2, #15
 8003e5e:	fa02 f103 	lsl.w	r1, r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68da      	ldr	r2, [r3, #12]
 8003e76:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee0 <HAL_ADC_Init+0x5cc>)
 8003e78:	4013      	ands	r3, r2
 8003e7a:	6a3a      	ldr	r2, [r7, #32]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d10b      	bne.n	8003e98 <HAL_ADC_Init+0x584>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	f043 0201 	orr.w	r2, r3, #1
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003e96:	e01a      	b.n	8003ece <HAL_ADC_Init+0x5ba>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e9c:	f023 0312 	bic.w	r3, r3, #18
 8003ea0:	f043 0210 	orr.w	r2, r3, #16
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003eac:	f043 0201 	orr.w	r2, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003eba:	e008      	b.n	8003ece <HAL_ADC_Init+0x5ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ec0:	f043 0210 	orr.w	r2, r3, #16
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8003ece:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	372c      	adds	r7, #44	@ 0x2c
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd90      	pop	{r4, r7, pc}
 8003eda:	bf00      	nop
 8003edc:	f7fffc02 	.word	0xf7fffc02
 8003ee0:	833ffff3 	.word	0x833ffff3

08003ee4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef       *tmp_adc_master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a66      	ldr	r2, [pc, #408]	@ (800408c <HAL_ADC_Start+0x1a8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d004      	beq.n	8003f00 <HAL_ADC_Start+0x1c>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a65      	ldr	r2, [pc, #404]	@ (8004090 <HAL_ADC_Start+0x1ac>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d101      	bne.n	8003f04 <HAL_ADC_Start+0x20>
 8003f00:	4b64      	ldr	r3, [pc, #400]	@ (8004094 <HAL_ADC_Start+0x1b0>)
 8003f02:	e000      	b.n	8003f06 <HAL_ADC_Start+0x22>
 8003f04:	4b64      	ldr	r3, [pc, #400]	@ (8004098 <HAL_ADC_Start+0x1b4>)
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fbea 	bl	80036e0 <LL_ADC_GetMultimode>
 8003f0c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff fcc4 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f040 80af 	bne.w	800407e <HAL_ADC_Start+0x19a>
  {
    __HAL_LOCK(hadc);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d101      	bne.n	8003f2e <HAL_ADC_Start+0x4a>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	e0aa      	b.n	8004084 <HAL_ADC_Start+0x1a0>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f001 f920 	bl	800517c <ADC_Enable>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f40:	7dfb      	ldrb	r3, [r7, #23]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f040 8096 	bne.w	8004074 <HAL_ADC_Start+0x190>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f4c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f50:	f023 0301 	bic.w	r3, r3, #1
 8003f54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	679a      	str	r2, [r3, #120]	@ 0x78
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a4e      	ldr	r2, [pc, #312]	@ (800409c <HAL_ADC_Start+0x1b8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d027      	beq.n	8003fb6 <HAL_ADC_Start+0xd2>
      {
#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - by default if ADC is Master or Independent or if multimode feature is not available
          - if multimode setting is set to independent mode (no dual regular or injected conversions are configured) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a49      	ldr	r2, [pc, #292]	@ (8004090 <HAL_ADC_Start+0x1ac>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d002      	beq.n	8003f76 <HAL_ADC_Start+0x92>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	e000      	b.n	8003f78 <HAL_ADC_Start+0x94>
 8003f76:	4b45      	ldr	r3, [pc, #276]	@ (800408c <HAL_ADC_Start+0x1a8>)
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6812      	ldr	r2, [r2, #0]
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d002      	beq.n	8003f86 <HAL_ADC_Start+0xa2>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d105      	bne.n	8003f92 <HAL_ADC_Start+0xae>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f8a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	679a      	str	r2, [r3, #120]	@ 0x78
        }
#endif /* ADC_MULTIMODE_SUPPORT */
        /* Set ADC error code */
        /* Check if a conversion is on going on ADC group injected */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f9e:	d106      	bne.n	8003fae <HAL_ADC_Start+0xca>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fa4:	f023 0206 	bic.w	r2, r3, #6
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003fac:	e006      	b.n	8003fbc <HAL_ADC_Start+0xd8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003fb4:	e002      	b.n	8003fbc <HAL_ADC_Start+0xd8>
      }
      else
      {
        /* Set ADC error code */
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	67da      	str	r2, [r3, #124]	@ 0x7c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	221c      	movs	r2, #28
 8003fc2:	601a      	str	r2, [r3, #0]

      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */

      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a32      	ldr	r2, [pc, #200]	@ (800409c <HAL_ADC_Start+0x1b8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d048      	beq.n	8004068 <HAL_ADC_Start+0x184>
      {
#if defined(ADC_MULTIMODE_SUPPORT)
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a2d      	ldr	r2, [pc, #180]	@ (8004090 <HAL_ADC_Start+0x1ac>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d002      	beq.n	8003fe6 <HAL_ADC_Start+0x102>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	e000      	b.n	8003fe8 <HAL_ADC_Start+0x104>
 8003fe6:	4b29      	ldr	r3, [pc, #164]	@ (800408c <HAL_ADC_Start+0x1a8>)
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	6812      	ldr	r2, [r2, #0]
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d008      	beq.n	8004002 <HAL_ADC_Start+0x11e>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d005      	beq.n	8004002 <HAL_ADC_Start+0x11e>
            || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	2b05      	cmp	r3, #5
 8003ffa:	d002      	beq.n	8004002 <HAL_ADC_Start+0x11e>
            || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	2b09      	cmp	r3, #9
 8004000:	d114      	bne.n	800402c <HAL_ADC_Start+0x148>
           )
        {
          /* Multimode feature is not available or ADC Instance is Independent or Master,
             or is not Slave ADC with dual regular conversions enabled.
             Then, set HAL_ADC_STATE_INJ_BUSY bit and reset HAL_ADC_STATE_INJ_EOC bit if JAUTO is set. */
          if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_JAUTO) != 0UL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d007      	beq.n	8004020 <HAL_ADC_Start+0x13c>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004014:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004018:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	679a      	str	r2, [r3, #120]	@ 0x78
          }

          /* Start ADC group regular conversion */
          LL_ADC_REG_StartConversion(hadc->Instance);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4618      	mov	r0, r3
 8004026:	f7ff fc13 	bl	8003850 <LL_ADC_REG_StartConversion>
 800402a:	e01d      	b.n	8004068 <HAL_ADC_Start+0x184>
        }
        else
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004030:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	679a      	str	r2, [r3, #120]	@ 0x78
          /* if Master ADC JAUTO bit is set, update Slave State in setting
             HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a14      	ldr	r2, [pc, #80]	@ (8004090 <HAL_ADC_Start+0x1ac>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d002      	beq.n	8004048 <HAL_ADC_Start+0x164>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	e000      	b.n	800404a <HAL_ADC_Start+0x166>
 8004048:	4b10      	ldr	r3, [pc, #64]	@ (800408c <HAL_ADC_Start+0x1a8>)
 800404a:	60fb      	str	r3, [r7, #12]
          if (READ_BIT(tmp_adc_master->CFGR1, ADC_CFGR1_JAUTO) != 0UL)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d007      	beq.n	8004068 <HAL_ADC_Start+0x184>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800405c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004060:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	679a      	str	r2, [r3, #120]	@ 0x78
        }
#endif /* ADC_MULTIMODE_SUPPORT */
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff fbef 	bl	8003850 <LL_ADC_REG_StartConversion>
 8004072:	e006      	b.n	8004082 <HAL_ADC_Start+0x19e>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 800407c:	e001      	b.n	8004082 <HAL_ADC_Start+0x19e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800407e:	2302      	movs	r3, #2
 8004080:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8004082:	7dfb      	ldrb	r3, [r7, #23]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	42028000 	.word	0x42028000
 8004090:	42028100 	.word	0x42028100
 8004094:	42028300 	.word	0x42028300
 8004098:	46021300 	.word	0x46021300
 800409c:	46021000 	.word	0x46021000

080040a0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_ADC_Stop+0x16>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e023      	b.n	80040fe <HAL_ADC_Stop+0x5e>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80040be:	2103      	movs	r1, #3
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 ff9f 	bl	8005004 <ADC_ConversionStop>
 80040c6:	4603      	mov	r3, r0
 80040c8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d111      	bne.n	80040f4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f001 f8ed 	bl	80052b0 <ADC_Disable>
 80040d6:	4603      	mov	r3, r0
 80040d8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d109      	bne.n	80040f4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040e4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80040e8:	f023 0301 	bic.w	r3, r3, #1
 80040ec:	f043 0201 	orr.w	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	679a      	str	r2, [r3, #120]	@ 0x78
                        HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
	...

08004108 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_flag_end;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmp_adc_master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a82      	ldr	r2, [pc, #520]	@ (8004320 <HAL_ADC_PollForConversion+0x218>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d004      	beq.n	8004126 <HAL_ADC_PollForConversion+0x1e>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a80      	ldr	r2, [pc, #512]	@ (8004324 <HAL_ADC_PollForConversion+0x21c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d101      	bne.n	800412a <HAL_ADC_PollForConversion+0x22>
 8004126:	4b80      	ldr	r3, [pc, #512]	@ (8004328 <HAL_ADC_PollForConversion+0x220>)
 8004128:	e000      	b.n	800412c <HAL_ADC_PollForConversion+0x24>
 800412a:	4b80      	ldr	r3, [pc, #512]	@ (800432c <HAL_ADC_PollForConversion+0x224>)
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff fad7 	bl	80036e0 <LL_ADC_GetMultimode>
 8004132:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	2b08      	cmp	r3, #8
 800413a:	d102      	bne.n	8004142 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800413c:	2308      	movs	r3, #8
 800413e:	61fb      	str	r3, [r7, #28]
 8004140:	e04e      	b.n	80041e0 <HAL_ADC_PollForConversion+0xd8>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */

    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a7a      	ldr	r2, [pc, #488]	@ (8004330 <HAL_ADC_PollForConversion+0x228>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d038      	beq.n	80041be <HAL_ADC_PollForConversion+0xb6>
    {
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d005      	beq.n	800415e <HAL_ADC_PollForConversion+0x56>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2b05      	cmp	r3, #5
 8004156:	d002      	beq.n	800415e <HAL_ADC_PollForConversion+0x56>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	2b09      	cmp	r3, #9
 800415c:	d111      	bne.n	8004182 <HAL_ADC_PollForConversion+0x7a>
         )
      {
        /* Check ADC DMA mode */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT_0) != 0UL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b00      	cmp	r3, #0
 800416a:	d007      	beq.n	800417c <HAL_ADC_PollForConversion+0x74>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004170:	f043 0220 	orr.w	r2, r3, #32
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	679a      	str	r2, [r3, #120]	@ 0x78
          return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e112      	b.n	80043a2 <HAL_ADC_PollForConversion+0x29a>
        }
        else
        {
          tmp_flag_end = (ADC_FLAG_EOC);
 800417c:	2304      	movs	r3, #4
 800417e:	61fb      	str	r3, [r7, #28]
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT_0) != 0UL)
 8004180:	e02e      	b.n	80041e0 <HAL_ADC_PollForConversion+0xd8>
        }
      }
      else
      {
        /* Check ADC DMA mode in multimode */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a66      	ldr	r2, [pc, #408]	@ (8004320 <HAL_ADC_PollForConversion+0x218>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d004      	beq.n	8004196 <HAL_ADC_PollForConversion+0x8e>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a64      	ldr	r2, [pc, #400]	@ (8004324 <HAL_ADC_PollForConversion+0x21c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d101      	bne.n	800419a <HAL_ADC_PollForConversion+0x92>
 8004196:	4b64      	ldr	r3, [pc, #400]	@ (8004328 <HAL_ADC_PollForConversion+0x220>)
 8004198:	e000      	b.n	800419c <HAL_ADC_PollForConversion+0x94>
 800419a:	4b64      	ldr	r3, [pc, #400]	@ (800432c <HAL_ADC_PollForConversion+0x224>)
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff faad 	bl	80036fc <LL_ADC_GetMultiDMATransfer>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d007      	beq.n	80041b8 <HAL_ADC_PollForConversion+0xb0>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041ac:	f043 0220 	orr.w	r2, r3, #32
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	679a      	str	r2, [r3, #120]	@ 0x78
          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e0f4      	b.n	80043a2 <HAL_ADC_PollForConversion+0x29a>
        }
        else
        {
          tmp_flag_end = (ADC_FLAG_EOC);
 80041b8:	2304      	movs	r3, #4
 80041ba:	61fb      	str	r3, [r7, #28]
 80041bc:	e010      	b.n	80041e0 <HAL_ADC_PollForConversion+0xd8>
      }
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      if ((hadc->Instance->CFGR1 & ADC4_CFGR1_DMAEN) != 0UL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d007      	beq.n	80041dc <HAL_ADC_PollForConversion+0xd4>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041d0:	f043 0220 	orr.w	r2, r3, #32
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	679a      	str	r2, [r3, #120]	@ 0x78
        return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0e2      	b.n	80043a2 <HAL_ADC_PollForConversion+0x29a>
      }
      else
      {
        tmp_flag_end = (ADC_FLAG_EOC);
 80041dc:	2304      	movs	r3, #4
 80041de:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80041e0:	f7fe ffaa 	bl	8003138 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80041e6:	e021      	b.n	800422c <HAL_ADC_PollForConversion+0x124>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ee:	d01d      	beq.n	800422c <HAL_ADC_PollForConversion+0x124>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80041f0:	f7fe ffa2 	bl	8003138 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d302      	bcc.n	8004206 <HAL_ADC_PollForConversion+0xfe>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d112      	bne.n	800422c <HAL_ADC_PollForConversion+0x124>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10b      	bne.n	800422c <HAL_ADC_PollForConversion+0x124>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004218:	f043 0204 	orr.w	r2, r3, #4
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e0ba      	b.n	80043a2 <HAL_ADC_PollForConversion+0x29a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	4013      	ands	r3, r2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0d6      	beq.n	80041e8 <HAL_ADC_PollForConversion+0xe0>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800423e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff f900 	bl	8003450 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 80a4 	beq.w	80043a0 <HAL_ADC_PollForConversion+0x298>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800425e:	2b00      	cmp	r3, #0
 8004260:	f040 809e 	bne.w	80043a0 <HAL_ADC_PollForConversion+0x298>
     )
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a31      	ldr	r2, [pc, #196]	@ (8004330 <HAL_ADC_PollForConversion+0x228>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d062      	beq.n	8004334 <HAL_ADC_PollForConversion+0x22c>
    {
      /* Check whether end of sequence is reached */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0308 	and.w	r3, r3, #8
 8004278:	2b08      	cmp	r3, #8
 800427a:	d111      	bne.n	80042a0 <HAL_ADC_PollForConversion+0x198>
      {
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004280:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	679a      	str	r2, [r3, #120]	@ 0x78

        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800428c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d105      	bne.n	80042a0 <HAL_ADC_PollForConversion+0x198>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004298:	f043 0201 	orr.w	r2, r3, #1
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	679a      	str	r2, [r3, #120]	@ 0x78

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Get relevant register CFGR in ADC instance of ADC master or slave        */
      /* in function of multimode state (for devices with multimode               */
      /* available).                                                              */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004324 <HAL_ADC_PollForConversion+0x21c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d002      	beq.n	80042b0 <HAL_ADC_PollForConversion+0x1a8>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	e000      	b.n	80042b2 <HAL_ADC_PollForConversion+0x1aa>
 80042b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004320 <HAL_ADC_PollForConversion+0x218>)
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d008      	beq.n	80042cc <HAL_ADC_PollForConversion+0x1c4>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d005      	beq.n	80042cc <HAL_ADC_PollForConversion+0x1c4>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2b05      	cmp	r3, #5
 80042c4:	d002      	beq.n	80042cc <HAL_ADC_PollForConversion+0x1c4>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	2b09      	cmp	r3, #9
 80042ca:	d104      	bne.n	80042d6 <HAL_ADC_PollForConversion+0x1ce>
         )
      {
        /* Retrieve handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	61bb      	str	r3, [r7, #24]
 80042d4:	e011      	b.n	80042fa <HAL_ADC_PollForConversion+0x1f2>
      }
      else
      {
        /* Retrieve Master ADC CFGR register */
        tmp_adc_master = ADC_MASTER_REGISTER(hadc);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a11      	ldr	r2, [pc, #68]	@ (8004320 <HAL_ADC_PollForConversion+0x218>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d004      	beq.n	80042ea <HAL_ADC_PollForConversion+0x1e2>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a12      	ldr	r2, [pc, #72]	@ (8004330 <HAL_ADC_PollForConversion+0x228>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d102      	bne.n	80042f0 <HAL_ADC_PollForConversion+0x1e8>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	e000      	b.n	80042f2 <HAL_ADC_PollForConversion+0x1ea>
 80042f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004320 <HAL_ADC_PollForConversion+0x218>)
 80042f2:	60fb      	str	r3, [r7, #12]
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	61bb      	str	r3, [r7, #24]
#else
      /* Retrieve handle ADC CFGR register */
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
#endif /* ADC_MULTIMODE_SUPPORT */
      /* Clear polled flag */
      if (tmp_flag_end == ADC_FLAG_EOS)
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d104      	bne.n	800430a <HAL_ADC_PollForConversion+0x202>
      {
        __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2208      	movs	r2, #8
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	e04a      	b.n	80043a0 <HAL_ADC_PollForConversion+0x298>
      else
      {
        /* Clear end of conversion EOC flag of regular group if low power feature */
        /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
        /* until data register is read using function HAL_ADC_GetValue().         */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_AUTDLY) == 0UL)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d145      	bne.n	80043a0 <HAL_ADC_PollForConversion+0x298>
        {
          __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	220c      	movs	r2, #12
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	e040      	b.n	80043a0 <HAL_ADC_PollForConversion+0x298>
 800431e:	bf00      	nop
 8004320:	42028000 	.word	0x42028000
 8004324:	42028100 	.word	0x42028100
 8004328:	42028300 	.word	0x42028300
 800432c:	46021300 	.word	0x46021300
 8004330:	46021000 	.word	0x46021000
      }
    }
    else
    {
      /* Check whether end of sequence is reached */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b08      	cmp	r3, #8
 8004340:	d126      	bne.n	8004390 <HAL_ADC_PollForConversion+0x288>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
        /* ADSTART==0 (no conversion on going)                                  */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff faaa 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d112      	bne.n	8004378 <HAL_ADC_PollForConversion+0x270>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in          */
          /* HAL_Start_IT(), but is not disabled here because can be used       */
          /* by overrun IRQ process below.                                      */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 020c 	bic.w	r2, r2, #12
 8004360:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004366:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800436a:	f023 0301 	bic.w	r3, r3, #1
 800436e:	f043 0201 	orr.w	r2, r3, #1
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	679a      	str	r2, [r3, #120]	@ 0x78
 8004376:	e00b      	b.n	8004390 <HAL_ADC_PollForConversion+0x288>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800437c:	f043 0220 	orr.w	r2, r3, #32
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004388:	f043 0201 	orr.w	r2, r3, #1
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	67da      	str	r2, [r3, #124]	@ 0x7c
      }

      /* Clear end of conversion flag of regular group if low power feature       */
      /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
      /* until data register is read using function HAL_ADC_GetValue().           */
      if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	7f1b      	ldrb	r3, [r3, #28]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d103      	bne.n	80043a0 <HAL_ADC_PollForConversion+0x298>
      {
        /* Clear regular group conversion flag */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	220c      	movs	r2, #12
 800439e:	601a      	str	r2, [r3, #0]
      }

    }
  }

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3720      	adds	r7, #32
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop

080043ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
	...

080043c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80043c8:	b590      	push	{r4, r7, lr}
 80043ca:	b0b7      	sub	sp, #220	@ 0xdc
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80043d8:	2300      	movs	r3, #0
 80043da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4aa8      	ldr	r2, [pc, #672]	@ (8004684 <HAL_ADC_ConfigChannel+0x2bc>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d103      	bne.n	80043ee <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d102      	bne.n	80043fe <HAL_ADC_ConfigChannel+0x36>
 80043f8:	2302      	movs	r3, #2
 80043fa:	f000 bdfe 	b.w	8004ffa <HAL_ADC_ConfigChannel+0xc32>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4618      	mov	r0, r3
 800440c:	f7ff fa48 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	f040 85c1 	bne.w	8004f9a <HAL_ADC_ConfigChannel+0xbd2>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a99      	ldr	r2, [pc, #612]	@ (8004684 <HAL_ADC_ConfigChannel+0x2bc>)
 800441e:	4293      	cmp	r3, r2
 8004420:	f000 8409 	beq.w	8004c36 <HAL_ADC_ConfigChannel+0x86e>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d108      	bne.n	8004442 <HAL_ADC_ConfigChannel+0x7a>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	0e9b      	lsrs	r3, r3, #26
 8004436:	f003 031f 	and.w	r3, r3, #31
 800443a:	2201      	movs	r2, #1
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	e01d      	b.n	800447e <HAL_ADC_ConfigChannel+0xb6>
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800444e:	fa93 f3a3 	rbit	r3, r3
 8004452:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004456:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800445a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800445e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 8004466:	2320      	movs	r3, #32
 8004468:	e004      	b.n	8004474 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 800446a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800446e:	fab3 f383 	clz	r3, r3
 8004472:	b2db      	uxtb	r3, r3
 8004474:	f003 031f 	and.w	r3, r3, #31
 8004478:	2201      	movs	r2, #1
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6812      	ldr	r2, [r2, #0]
 8004482:	69d1      	ldr	r1, [r2, #28]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6812      	ldr	r2, [r2, #0]
 8004488:	430b      	orrs	r3, r1
 800448a:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6818      	ldr	r0, [r3, #0]
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	6859      	ldr	r1, [r3, #4]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	461a      	mov	r2, r3
 800449a:	f7fe ffed 	bl	8003478 <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7ff f9fc 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 80044a8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7ff fa1c 	bl	80038ee <LL_ADC_INJ_IsConversionOngoing>
 80044b6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f040 81df 	bne.w	8004882 <HAL_ADC_ConfigChannel+0x4ba>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f040 81da 	bne.w	8004882 <HAL_ADC_ConfigChannel+0x4ba>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6818      	ldr	r0, [r3, #0]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	6819      	ldr	r1, [r3, #0]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	461a      	mov	r2, r3
 80044dc:	f7ff f878 	bl	80035d0 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	695a      	ldr	r2, [r3, #20]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	089b      	lsrs	r3, r3, #2
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d046      	beq.n	8004590 <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6919      	ldr	r1, [r3, #16]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004512:	f7fe febd 	bl	8003290 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	6919      	ldr	r1, [r3, #16]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	461a      	mov	r2, r3
 8004524:	f7fe ff01 	bl	800332a <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	7e9b      	ldrb	r3, [r3, #26]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d11e      	bne.n	800456e <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800453c:	2b00      	cmp	r3, #0
 800453e:	d102      	bne.n	8004546 <HAL_ADC_ConfigChannel+0x17e>
 8004540:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004544:	e000      	b.n	8004548 <HAL_ADC_ConfigChannel+0x180>
 8004546:	2300      	movs	r3, #0
 8004548:	461a      	mov	r2, r3
 800454a:	f7fe ff24 	bl	8003396 <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800455a:	2b01      	cmp	r3, #1
 800455c:	d102      	bne.n	8004564 <HAL_ADC_ConfigChannel+0x19c>
 800455e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004562:	e000      	b.n	8004566 <HAL_ADC_ConfigChannel+0x19e>
 8004564:	2300      	movs	r3, #0
 8004566:	461a      	mov	r2, r3
 8004568:	f7fe fefa 	bl	8003360 <LL_ADC_SetOffsetSignedSaturation>
 800456c:	e189      	b.n	8004882 <HAL_ADC_ConfigChannel+0x4ba>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	2200      	movs	r2, #0
 8004578:	4619      	mov	r1, r3
 800457a:	f7fe ff0c 	bl	8003396 <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6818      	ldr	r0, [r3, #0]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	2200      	movs	r2, #0
 8004588:	4619      	mov	r1, r3
 800458a:	f7fe fee9 	bl	8003360 <LL_ADC_SetOffsetSignedSaturation>
 800458e:	e178      	b.n	8004882 <HAL_ADC_ConfigChannel+0x4ba>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f7fe fe9b 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 800459c:	4603      	mov	r3, r0
 800459e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10a      	bne.n	80045bc <HAL_ADC_ConfigChannel+0x1f4>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2100      	movs	r1, #0
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fe fe90 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 80045b2:	4603      	mov	r3, r0
 80045b4:	0e9b      	lsrs	r3, r3, #26
 80045b6:	f003 021f 	and.w	r2, r3, #31
 80045ba:	e01e      	b.n	80045fa <HAL_ADC_ConfigChannel+0x232>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2100      	movs	r1, #0
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fe fe85 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045d2:	fa93 f3a3 	rbit	r3, r3
 80045d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80045da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80045de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80045e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 80045ea:	2320      	movs	r3, #32
 80045ec:	e004      	b.n	80045f8 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 80045ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80045f2:	fab3 f383 	clz	r3, r3
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d105      	bne.n	8004612 <HAL_ADC_ConfigChannel+0x24a>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	0e9b      	lsrs	r3, r3, #26
 800460c:	f003 031f 	and.w	r3, r3, #31
 8004610:	e018      	b.n	8004644 <HAL_ADC_ConfigChannel+0x27c>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800461e:	fa93 f3a3 	rbit	r3, r3
 8004622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004626:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800462a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800462e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 8004636:	2320      	movs	r3, #32
 8004638:	e004      	b.n	8004644 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 800463a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800463e:	fab3 f383 	clz	r3, r3
 8004642:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004644:	429a      	cmp	r2, r3
 8004646:	d107      	bne.n	8004658 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	2300      	movs	r3, #0
 8004652:	2100      	movs	r1, #0
 8004654:	f7fe fe1c 	bl	8003290 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2101      	movs	r1, #1
 800465e:	4618      	mov	r0, r3
 8004660:	f7fe fe37 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 8004664:	4603      	mov	r3, r0
 8004666:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10c      	bne.n	8004688 <HAL_ADC_ConfigChannel+0x2c0>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2101      	movs	r1, #1
 8004674:	4618      	mov	r0, r3
 8004676:	f7fe fe2c 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 800467a:	4603      	mov	r3, r0
 800467c:	0e9b      	lsrs	r3, r3, #26
 800467e:	f003 021f 	and.w	r2, r3, #31
 8004682:	e020      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x2fe>
 8004684:	46021000 	.word	0x46021000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2101      	movs	r1, #1
 800468e:	4618      	mov	r0, r3
 8004690:	f7fe fe1f 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 8004694:	4603      	mov	r3, r0
 8004696:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800469e:	fa93 f3a3 	rbit	r3, r3
 80046a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80046a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80046aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80046ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 80046b6:	2320      	movs	r3, #32
 80046b8:	e004      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 80046ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046be:	fab3 f383 	clz	r3, r3
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d105      	bne.n	80046de <HAL_ADC_ConfigChannel+0x316>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	0e9b      	lsrs	r3, r3, #26
 80046d8:	f003 031f 	and.w	r3, r3, #31
 80046dc:	e018      	b.n	8004710 <HAL_ADC_ConfigChannel+0x348>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046ea:	fa93 f3a3 	rbit	r3, r3
 80046ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80046f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80046fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 8004702:	2320      	movs	r3, #32
 8004704:	e004      	b.n	8004710 <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 8004706:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800470a:	fab3 f383 	clz	r3, r3
 800470e:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004710:	429a      	cmp	r2, r3
 8004712:	d107      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	2300      	movs	r3, #0
 800471e:	2101      	movs	r1, #1
 8004720:	f7fe fdb6 	bl	8003290 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2102      	movs	r1, #2
 800472a:	4618      	mov	r0, r3
 800472c:	f7fe fdd1 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 8004730:	4603      	mov	r3, r0
 8004732:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10a      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x388>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2102      	movs	r1, #2
 8004740:	4618      	mov	r0, r3
 8004742:	f7fe fdc6 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 8004746:	4603      	mov	r3, r0
 8004748:	0e9b      	lsrs	r3, r3, #26
 800474a:	f003 021f 	and.w	r2, r3, #31
 800474e:	e01a      	b.n	8004786 <HAL_ADC_ConfigChannel+0x3be>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2102      	movs	r1, #2
 8004756:	4618      	mov	r0, r3
 8004758:	f7fe fdbb 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 800475c:	4603      	mov	r3, r0
 800475e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004760:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004762:	fa93 f3a3 	rbit	r3, r3
 8004766:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004768:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800476a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800476e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8004776:	2320      	movs	r3, #32
 8004778:	e004      	b.n	8004784 <HAL_ADC_ConfigChannel+0x3bc>
  return __builtin_clz(value);
 800477a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800477e:	fab3 f383 	clz	r3, r3
 8004782:	b2db      	uxtb	r3, r3
 8004784:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d105      	bne.n	800479e <HAL_ADC_ConfigChannel+0x3d6>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	0e9b      	lsrs	r3, r3, #26
 8004798:	f003 031f 	and.w	r3, r3, #31
 800479c:	e011      	b.n	80047c2 <HAL_ADC_ConfigChannel+0x3fa>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047a6:	fa93 f3a3 	rbit	r3, r3
 80047aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80047ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047ae:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80047b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80047b6:	2320      	movs	r3, #32
 80047b8:	e003      	b.n	80047c2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80047ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047bc:	fab3 f383 	clz	r3, r3
 80047c0:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d107      	bne.n	80047d6 <HAL_ADC_ConfigChannel+0x40e>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6818      	ldr	r0, [r3, #0]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	2300      	movs	r3, #0
 80047d0:	2102      	movs	r1, #2
 80047d2:	f7fe fd5d 	bl	8003290 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2103      	movs	r1, #3
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fe fd78 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 80047e2:	4603      	mov	r3, r0
 80047e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10a      	bne.n	8004802 <HAL_ADC_ConfigChannel+0x43a>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2103      	movs	r1, #3
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fe fd6d 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 80047f8:	4603      	mov	r3, r0
 80047fa:	0e9b      	lsrs	r3, r3, #26
 80047fc:	f003 021f 	and.w	r2, r3, #31
 8004800:	e017      	b.n	8004832 <HAL_ADC_ConfigChannel+0x46a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2103      	movs	r1, #3
 8004808:	4618      	mov	r0, r3
 800480a:	f7fe fd62 	bl	80032d2 <LL_ADC_GetOffsetChannel>
 800480e:	4603      	mov	r3, r0
 8004810:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004812:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004814:	fa93 f3a3 	rbit	r3, r3
 8004818:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800481a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800481c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800481e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x460>
    return 32U;
 8004824:	2320      	movs	r3, #32
 8004826:	e003      	b.n	8004830 <HAL_ADC_ConfigChannel+0x468>
  return __builtin_clz(value);
 8004828:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800482a:	fab3 f383 	clz	r3, r3
 800482e:	b2db      	uxtb	r3, r3
 8004830:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d105      	bne.n	800484a <HAL_ADC_ConfigChannel+0x482>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	0e9b      	lsrs	r3, r3, #26
 8004844:	f003 031f 	and.w	r3, r3, #31
 8004848:	e011      	b.n	800486e <HAL_ADC_ConfigChannel+0x4a6>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004850:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004852:	fa93 f3a3 	rbit	r3, r3
 8004856:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004858:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800485a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800485c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x49e>
    return 32U;
 8004862:	2320      	movs	r3, #32
 8004864:	e003      	b.n	800486e <HAL_ADC_ConfigChannel+0x4a6>
  return __builtin_clz(value);
 8004866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004868:	fab3 f383 	clz	r3, r3
 800486c:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800486e:	429a      	cmp	r2, r3
 8004870:	d107      	bne.n	8004882 <HAL_ADC_ConfigChannel+0x4ba>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6818      	ldr	r0, [r3, #0]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	2300      	movs	r3, #0
 800487c:	2103      	movs	r1, #3
 800487e:	f7fe fd07 	bl	8003290 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f7fe ffbc 	bl	8003804 <LL_ADC_IsEnabled>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	f040 83ad 	bne.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6818      	ldr	r0, [r3, #0]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	6819      	ldr	r1, [r3, #0]
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	461a      	mov	r2, r3
 80048a2:	f7fe fef9 	bl	8003698 <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048ae:	f040 80d6 	bne.w	8004a5e <HAL_ADC_ConfigChannel+0x696>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10b      	bne.n	80048d6 <HAL_ADC_ConfigChannel+0x50e>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	0e9b      	lsrs	r3, r3, #26
 80048c4:	3301      	adds	r3, #1
 80048c6:	f003 031f 	and.w	r3, r3, #31
 80048ca:	2b09      	cmp	r3, #9
 80048cc:	bf94      	ite	ls
 80048ce:	2301      	movls	r3, #1
 80048d0:	2300      	movhi	r3, #0
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	e019      	b.n	800490a <HAL_ADC_ConfigChannel+0x542>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048de:	fa93 f3a3 	rbit	r3, r3
 80048e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80048e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048e6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80048e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80048ee:	2320      	movs	r3, #32
 80048f0:	e003      	b.n	80048fa <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80048f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048f4:	fab3 f383 	clz	r3, r3
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	3301      	adds	r3, #1
 80048fc:	f003 031f 	and.w	r3, r3, #31
 8004900:	2b09      	cmp	r3, #9
 8004902:	bf94      	ite	ls
 8004904:	2301      	movls	r3, #1
 8004906:	2300      	movhi	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d04d      	beq.n	80049aa <HAL_ADC_ConfigChannel+0x5e2>
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d107      	bne.n	800492a <HAL_ADC_ConfigChannel+0x562>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	0e9b      	lsrs	r3, r3, #26
 8004920:	3301      	adds	r3, #1
 8004922:	069b      	lsls	r3, r3, #26
 8004924:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004928:	e015      	b.n	8004956 <HAL_ADC_ConfigChannel+0x58e>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004932:	fa93 f3a3 	rbit	r3, r3
 8004936:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004938:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800493a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800493c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8004942:	2320      	movs	r3, #32
 8004944:	e003      	b.n	800494e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004946:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004948:	fab3 f383 	clz	r3, r3
 800494c:	b2db      	uxtb	r3, r3
 800494e:	3301      	adds	r3, #1
 8004950:	069b      	lsls	r3, r3, #26
 8004952:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d109      	bne.n	8004976 <HAL_ADC_ConfigChannel+0x5ae>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	0e9b      	lsrs	r3, r3, #26
 8004968:	3301      	adds	r3, #1
 800496a:	f003 031f 	and.w	r3, r3, #31
 800496e:	2101      	movs	r1, #1
 8004970:	fa01 f303 	lsl.w	r3, r1, r3
 8004974:	e017      	b.n	80049a6 <HAL_ADC_ConfigChannel+0x5de>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800497e:	fa93 f3a3 	rbit	r3, r3
 8004982:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004986:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_ADC_ConfigChannel+0x5ca>
    return 32U;
 800498e:	2320      	movs	r3, #32
 8004990:	e003      	b.n	800499a <HAL_ADC_ConfigChannel+0x5d2>
  return __builtin_clz(value);
 8004992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004994:	fab3 f383 	clz	r3, r3
 8004998:	b2db      	uxtb	r3, r3
 800499a:	3301      	adds	r3, #1
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	2101      	movs	r1, #1
 80049a2:	fa01 f303 	lsl.w	r3, r1, r3
 80049a6:	4313      	orrs	r3, r2
 80049a8:	e04e      	b.n	8004a48 <HAL_ADC_ConfigChannel+0x680>
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d107      	bne.n	80049c6 <HAL_ADC_ConfigChannel+0x5fe>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	0e9b      	lsrs	r3, r3, #26
 80049bc:	3301      	adds	r3, #1
 80049be:	069b      	lsls	r3, r3, #26
 80049c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049c4:	e015      	b.n	80049f2 <HAL_ADC_ConfigChannel+0x62a>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ce:	fa93 f3a3 	rbit	r3, r3
 80049d2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80049d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80049d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_ADC_ConfigChannel+0x61a>
    return 32U;
 80049de:	2320      	movs	r3, #32
 80049e0:	e003      	b.n	80049ea <HAL_ADC_ConfigChannel+0x622>
  return __builtin_clz(value);
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	fab3 f383 	clz	r3, r3
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	3301      	adds	r3, #1
 80049ec:	069b      	lsls	r3, r3, #26
 80049ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d109      	bne.n	8004a12 <HAL_ADC_ConfigChannel+0x64a>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	0e9b      	lsrs	r3, r3, #26
 8004a04:	3301      	adds	r3, #1
 8004a06:	f003 031f 	and.w	r3, r3, #31
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a10:	e017      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x67a>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	fa93 f3a3 	rbit	r3, r3
 8004a1e:	61bb      	str	r3, [r7, #24]
  return result;
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_ADC_ConfigChannel+0x666>
    return 32U;
 8004a2a:	2320      	movs	r3, #32
 8004a2c:	e003      	b.n	8004a36 <HAL_ADC_ConfigChannel+0x66e>
  return __builtin_clz(value);
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	fab3 f383 	clz	r3, r3
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	3301      	adds	r3, #1
 8004a38:	f003 031f 	and.w	r3, r3, #31
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6818      	ldr	r0, [r3, #0]
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	461a      	mov	r2, r3
 8004a56:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004a5a:	f7fe fdb9 	bl	80035d0 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f280 82c3 	bge.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a92      	ldr	r2, [pc, #584]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d004      	beq.n	8004a7c <HAL_ADC_ConfigChannel+0x6b4>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a91      	ldr	r2, [pc, #580]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d101      	bne.n	8004a80 <HAL_ADC_ConfigChannel+0x6b8>
 8004a7c:	4b90      	ldr	r3, [pc, #576]	@ (8004cc0 <HAL_ADC_ConfigChannel+0x8f8>)
 8004a7e:	e000      	b.n	8004a82 <HAL_ADC_ConfigChannel+0x6ba>
 8004a80:	4b90      	ldr	r3, [pc, #576]	@ (8004cc4 <HAL_ADC_ConfigChannel+0x8fc>)
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fe fbd6 	bl	8003234 <LL_ADC_GetCommonPathInternalCh>
 8004a88:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a89      	ldr	r2, [pc, #548]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d004      	beq.n	8004aa0 <HAL_ADC_ConfigChannel+0x6d8>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a88      	ldr	r2, [pc, #544]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d10e      	bne.n	8004abe <HAL_ADC_ConfigChannel+0x6f6>
 8004aa0:	4885      	ldr	r0, [pc, #532]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004aa2:	f7fe feaf 	bl	8003804 <LL_ADC_IsEnabled>
 8004aa6:	4604      	mov	r4, r0
 8004aa8:	4884      	ldr	r0, [pc, #528]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004aaa:	f7fe feab 	bl	8003804 <LL_ADC_IsEnabled>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	4323      	orrs	r3, r4
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	bf0c      	ite	eq
 8004ab6:	2301      	moveq	r3, #1
 8004ab8:	2300      	movne	r3, #0
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	e008      	b.n	8004ad0 <HAL_ADC_ConfigChannel+0x708>
 8004abe:	4882      	ldr	r0, [pc, #520]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x900>)
 8004ac0:	f7fe fea0 	bl	8003804 <LL_ADC_IsEnabled>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	bf0c      	ite	eq
 8004aca:	2301      	moveq	r3, #1
 8004acc:	2300      	movne	r3, #0
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 80a6 	beq.w	8004c22 <HAL_ADC_ConfigChannel+0x85a>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a7c      	ldr	r2, [pc, #496]	@ (8004ccc <HAL_ADC_ConfigChannel+0x904>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d13c      	bne.n	8004b5a <HAL_ADC_ConfigChannel+0x792>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ae0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ae4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d136      	bne.n	8004b5a <HAL_ADC_ConfigChannel+0x792>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a71      	ldr	r2, [pc, #452]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d00a      	beq.n	8004b0c <HAL_ADC_ConfigChannel+0x744>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a70      	ldr	r2, [pc, #448]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d005      	beq.n	8004b0c <HAL_ADC_ConfigChannel+0x744>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a70      	ldr	r2, [pc, #448]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x900>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	f040 826e 	bne.w	8004fe8 <HAL_ADC_ConfigChannel+0xc20>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a69      	ldr	r2, [pc, #420]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d004      	beq.n	8004b20 <HAL_ADC_ConfigChannel+0x758>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a68      	ldr	r2, [pc, #416]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d101      	bne.n	8004b24 <HAL_ADC_ConfigChannel+0x75c>
 8004b20:	4a67      	ldr	r2, [pc, #412]	@ (8004cc0 <HAL_ADC_ConfigChannel+0x8f8>)
 8004b22:	e000      	b.n	8004b26 <HAL_ADC_ConfigChannel+0x75e>
 8004b24:	4a67      	ldr	r2, [pc, #412]	@ (8004cc4 <HAL_ADC_ConfigChannel+0x8fc>)
 8004b26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4610      	mov	r0, r2
 8004b32:	f7fe fb6c 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b36:	4b66      	ldr	r3, [pc, #408]	@ (8004cd0 <HAL_ADC_ConfigChannel+0x908>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	099b      	lsrs	r3, r3, #6
 8004b3c:	4a65      	ldr	r2, [pc, #404]	@ (8004cd4 <HAL_ADC_ConfigChannel+0x90c>)
 8004b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b42:	099b      	lsrs	r3, r3, #6
 8004b44:	3301      	adds	r3, #1
 8004b46:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 8004b48:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8004b4a:	e002      	b.n	8004b52 <HAL_ADC_ConfigChannel+0x78a>
                {
                  wait_loop_index--;
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1f9      	bne.n	8004b4c <HAL_ADC_ConfigChannel+0x784>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b58:	e246      	b.n	8004fe8 <HAL_ADC_ConfigChannel+0xc20>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a5e      	ldr	r2, [pc, #376]	@ (8004cd8 <HAL_ADC_ConfigChannel+0x910>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d12b      	bne.n	8004bbc <HAL_ADC_ConfigChannel+0x7f4>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d125      	bne.n	8004bbc <HAL_ADC_ConfigChannel+0x7f4>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a50      	ldr	r2, [pc, #320]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d00a      	beq.n	8004b90 <HAL_ADC_ConfigChannel+0x7c8>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a4f      	ldr	r2, [pc, #316]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d005      	beq.n	8004b90 <HAL_ADC_ConfigChannel+0x7c8>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a4f      	ldr	r2, [pc, #316]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x900>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	f040 822e 	bne.w	8004fec <HAL_ADC_ConfigChannel+0xc24>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a48      	ldr	r2, [pc, #288]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d004      	beq.n	8004ba4 <HAL_ADC_ConfigChannel+0x7dc>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a47      	ldr	r2, [pc, #284]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d101      	bne.n	8004ba8 <HAL_ADC_ConfigChannel+0x7e0>
 8004ba4:	4a46      	ldr	r2, [pc, #280]	@ (8004cc0 <HAL_ADC_ConfigChannel+0x8f8>)
 8004ba6:	e000      	b.n	8004baa <HAL_ADC_ConfigChannel+0x7e2>
 8004ba8:	4a46      	ldr	r2, [pc, #280]	@ (8004cc4 <HAL_ADC_ConfigChannel+0x8fc>)
 8004baa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	f7fe fb2a 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004bba:	e217      	b.n	8004fec <HAL_ADC_ConfigChannel+0xc24>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a46      	ldr	r2, [pc, #280]	@ (8004cdc <HAL_ADC_ConfigChannel+0x914>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	f040 8213 	bne.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004bc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f040 820c 	bne.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a37      	ldr	r2, [pc, #220]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d00a      	beq.n	8004bf6 <HAL_ADC_ConfigChannel+0x82e>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a35      	ldr	r2, [pc, #212]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d005      	beq.n	8004bf6 <HAL_ADC_ConfigChannel+0x82e>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a36      	ldr	r2, [pc, #216]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x900>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	f040 81fc 	bne.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x8f0>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d004      	beq.n	8004c0a <HAL_ADC_ConfigChannel+0x842>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a2d      	ldr	r2, [pc, #180]	@ (8004cbc <HAL_ADC_ConfigChannel+0x8f4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d101      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x846>
 8004c0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc0 <HAL_ADC_ConfigChannel+0x8f8>)
 8004c0c:	e000      	b.n	8004c10 <HAL_ADC_ConfigChannel+0x848>
 8004c0e:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc4 <HAL_ADC_ConfigChannel+0x8fc>)
 8004c10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c18:	4619      	mov	r1, r3
 8004c1a:	4610      	mov	r0, r2
 8004c1c:	f7fe faf7 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
 8004c20:	e1e5      	b.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c26:	f043 0220 	orr.w	r2, r3, #32
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004c34:	e1db      	b.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	f000 811b 	beq.w	8004e7e <HAL_ADC_ConfigChannel+0xab6>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c50:	d004      	beq.n	8004c5c <HAL_ADC_ConfigChannel+0x894>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004c56:	4a22      	ldr	r2, [pc, #136]	@ (8004ce0 <HAL_ADC_ConfigChannel+0x918>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d107      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x8a4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fe fc67 	bl	8003538 <LL_ADC_REG_SetSequencerChAdd>
 8004c6a:	e059      	b.n	8004d20 <HAL_ADC_ConfigChannel+0x958>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f003 031f 	and.w	r3, r3, #31
 8004c7a:	210f      	movs	r1, #15
 8004c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c80:	43db      	mvns	r3, r3
 8004c82:	401a      	ands	r2, r3
 8004c84:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004c88:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d105      	bne.n	8004c9c <HAL_ADC_ConfigChannel+0x8d4>
 8004c90:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004c94:	0e9b      	lsrs	r3, r3, #26
 8004c96:	f003 031f 	and.w	r3, r3, #31
 8004c9a:	e027      	b.n	8004cec <HAL_ADC_ConfigChannel+0x924>
 8004c9c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004ca0:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	fa93 f3a3 	rbit	r3, r3
 8004ca8:	60fb      	str	r3, [r7, #12]
  return result;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d117      	bne.n	8004ce4 <HAL_ADC_ConfigChannel+0x91c>
    return 32U;
 8004cb4:	2320      	movs	r3, #32
 8004cb6:	e019      	b.n	8004cec <HAL_ADC_ConfigChannel+0x924>
 8004cb8:	42028000 	.word	0x42028000
 8004cbc:	42028100 	.word	0x42028100
 8004cc0:	42028300 	.word	0x42028300
 8004cc4:	46021300 	.word	0x46021300
 8004cc8:	46021000 	.word	0x46021000
 8004ccc:	ce080000 	.word	0xce080000
 8004cd0:	20000000 	.word	0x20000000
 8004cd4:	053e2d63 	.word	0x053e2d63
 8004cd8:	ca040000 	.word	0xca040000
 8004cdc:	80000001 	.word	0x80000001
 8004ce0:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	fab3 f383 	clz	r3, r3
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	6839      	ldr	r1, [r7, #0]
 8004cee:	6849      	ldr	r1, [r1, #4]
 8004cf0:	f001 011f 	and.w	r1, r1, #31
 8004cf4:	408b      	lsls	r3, r1
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	089b      	lsrs	r3, r3, #2
 8004d04:	1c5a      	adds	r2, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d808      	bhi.n	8004d20 <HAL_ADC_ConfigChannel+0x958>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6818      	ldr	r0, [r3, #0]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	f7fe fbac 	bl	8003478 <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	461a      	mov	r2, r3
 8004d2a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004d2e:	f7fe fc4f 	bl	80035d0 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f280 8159 	bge.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a9b      	ldr	r2, [pc, #620]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d004      	beq.n	8004d50 <HAL_ADC_ConfigChannel+0x988>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a9a      	ldr	r2, [pc, #616]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d101      	bne.n	8004d54 <HAL_ADC_ConfigChannel+0x98c>
 8004d50:	4b99      	ldr	r3, [pc, #612]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004d52:	e000      	b.n	8004d56 <HAL_ADC_ConfigChannel+0x98e>
 8004d54:	4b99      	ldr	r3, [pc, #612]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7fe fa6c 	bl	8003234 <LL_ADC_GetCommonPathInternalCh>
 8004d5c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a96      	ldr	r2, [pc, #600]	@ (8004fc0 <HAL_ADC_ConfigChannel+0xbf8>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d12b      	bne.n	8004dc2 <HAL_ADC_ConfigChannel+0x9fa>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d125      	bne.n	8004dc2 <HAL_ADC_ConfigChannel+0x9fa>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a8d      	ldr	r2, [pc, #564]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d004      	beq.n	8004d8a <HAL_ADC_ConfigChannel+0x9c2>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a8b      	ldr	r2, [pc, #556]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d101      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x9c6>
 8004d8a:	4a8b      	ldr	r2, [pc, #556]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004d8c:	e000      	b.n	8004d90 <HAL_ADC_ConfigChannel+0x9c8>
 8004d8e:	4a8b      	ldr	r2, [pc, #556]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004d90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d98:	4619      	mov	r1, r3
 8004d9a:	4610      	mov	r0, r2
 8004d9c:	f7fe fa37 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004da0:	4b88      	ldr	r3, [pc, #544]	@ (8004fc4 <HAL_ADC_ConfigChannel+0xbfc>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	099b      	lsrs	r3, r3, #6
 8004da6:	4a88      	ldr	r2, [pc, #544]	@ (8004fc8 <HAL_ADC_ConfigChannel+0xc00>)
 8004da8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dac:	099b      	lsrs	r3, r3, #6
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8004db2:	e002      	b.n	8004dba <HAL_ADC_ConfigChannel+0x9f2>
            {
              wait_loop_index--;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	3b01      	subs	r3, #1
 8004db8:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f9      	bne.n	8004db4 <HAL_ADC_ConfigChannel+0x9ec>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8004dc0:	e045      	b.n	8004e4e <HAL_ADC_ConfigChannel+0xa86>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a81      	ldr	r2, [pc, #516]	@ (8004fcc <HAL_ADC_ConfigChannel+0xc04>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d11b      	bne.n	8004e04 <HAL_ADC_ConfigChannel+0xa3c>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004dcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d115      	bne.n	8004e04 <HAL_ADC_ConfigChannel+0xa3c>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a74      	ldr	r2, [pc, #464]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d004      	beq.n	8004dec <HAL_ADC_ConfigChannel+0xa24>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a73      	ldr	r2, [pc, #460]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d101      	bne.n	8004df0 <HAL_ADC_ConfigChannel+0xa28>
 8004dec:	4a72      	ldr	r2, [pc, #456]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004dee:	e000      	b.n	8004df2 <HAL_ADC_ConfigChannel+0xa2a>
 8004df0:	4a72      	ldr	r2, [pc, #456]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004df2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004df6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4610      	mov	r0, r2
 8004dfe:	f7fe fa06 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
 8004e02:	e024      	b.n	8004e4e <HAL_ADC_ConfigChannel+0xa86>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a71      	ldr	r2, [pc, #452]	@ (8004fd0 <HAL_ADC_ConfigChannel+0xc08>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d11f      	bne.n	8004e4e <HAL_ADC_ConfigChannel+0xa86>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d115      	bne.n	8004e46 <HAL_ADC_ConfigChannel+0xa7e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a64      	ldr	r2, [pc, #400]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d004      	beq.n	8004e2e <HAL_ADC_ConfigChannel+0xa66>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a62      	ldr	r2, [pc, #392]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d101      	bne.n	8004e32 <HAL_ADC_ConfigChannel+0xa6a>
 8004e2e:	4a62      	ldr	r2, [pc, #392]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004e30:	e000      	b.n	8004e34 <HAL_ADC_ConfigChannel+0xa6c>
 8004e32:	4a62      	ldr	r2, [pc, #392]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004e34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4610      	mov	r0, r2
 8004e40:	f7fe f9e5 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
 8004e44:	e003      	b.n	8004e4e <HAL_ADC_ConfigChannel+0xa86>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a62      	ldr	r2, [pc, #392]	@ (8004fd4 <HAL_ADC_ConfigChannel+0xc0c>)
 8004e4c:	4293      	cmp	r3, r2
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
            }
          }
#else
          if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a61      	ldr	r2, [pc, #388]	@ (8004fd8 <HAL_ADC_ConfigChannel+0xc10>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	f040 80ca 	bne.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f040 80c3 	bne.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
          {
            SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0201 	orr.w	r2, r2, #1
 8004e78:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8004e7c:	e0b7      	b.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e86:	d004      	beq.n	8004e92 <HAL_ADC_ConfigChannel+0xaca>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004e8c:	4a53      	ldr	r2, [pc, #332]	@ (8004fdc <HAL_ADC_ConfigChannel+0xc14>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d106      	bne.n	8004ea0 <HAL_ADC_ConfigChannel+0xad8>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fe fb7f 	bl	800359e <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f280 80a2 	bge.w	8004fee <HAL_ADC_ConfigChannel+0xc26>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a40      	ldr	r2, [pc, #256]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d004      	beq.n	8004ebe <HAL_ADC_ConfigChannel+0xaf6>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a3e      	ldr	r2, [pc, #248]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d101      	bne.n	8004ec2 <HAL_ADC_ConfigChannel+0xafa>
 8004ebe:	4b3e      	ldr	r3, [pc, #248]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004ec0:	e000      	b.n	8004ec4 <HAL_ADC_ConfigChannel+0xafc>
 8004ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7fe f9b5 	bl	8003234 <LL_ADC_GetCommonPathInternalCh>
 8004eca:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a43      	ldr	r2, [pc, #268]	@ (8004fe0 <HAL_ADC_ConfigChannel+0xc18>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d115      	bne.n	8004f04 <HAL_ADC_ConfigChannel+0xb3c>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a34      	ldr	r2, [pc, #208]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d004      	beq.n	8004eec <HAL_ADC_ConfigChannel+0xb24>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a33      	ldr	r2, [pc, #204]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d101      	bne.n	8004ef0 <HAL_ADC_ConfigChannel+0xb28>
 8004eec:	4a32      	ldr	r2, [pc, #200]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004eee:	e000      	b.n	8004ef2 <HAL_ADC_ConfigChannel+0xb2a>
 8004ef0:	4a32      	ldr	r2, [pc, #200]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004ef2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ef6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004efa:	4619      	mov	r1, r3
 8004efc:	4610      	mov	r0, r2
 8004efe:	f7fe f986 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
 8004f02:	e034      	b.n	8004f6e <HAL_ADC_ConfigChannel+0xba6>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a36      	ldr	r2, [pc, #216]	@ (8004fe4 <HAL_ADC_ConfigChannel+0xc1c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d115      	bne.n	8004f3a <HAL_ADC_ConfigChannel+0xb72>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a27      	ldr	r2, [pc, #156]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d004      	beq.n	8004f22 <HAL_ADC_ConfigChannel+0xb5a>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a25      	ldr	r2, [pc, #148]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d101      	bne.n	8004f26 <HAL_ADC_ConfigChannel+0xb5e>
 8004f22:	4a25      	ldr	r2, [pc, #148]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004f24:	e000      	b.n	8004f28 <HAL_ADC_ConfigChannel+0xb60>
 8004f26:	4a25      	ldr	r2, [pc, #148]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004f28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f30:	4619      	mov	r1, r3
 8004f32:	4610      	mov	r0, r2
 8004f34:	f7fe f96b 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
 8004f38:	e019      	b.n	8004f6e <HAL_ADC_ConfigChannel+0xba6>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a24      	ldr	r2, [pc, #144]	@ (8004fd0 <HAL_ADC_ConfigChannel+0xc08>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d114      	bne.n	8004f6e <HAL_ADC_ConfigChannel+0xba6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a19      	ldr	r2, [pc, #100]	@ (8004fb0 <HAL_ADC_ConfigChannel+0xbe8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d004      	beq.n	8004f58 <HAL_ADC_ConfigChannel+0xb90>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a18      	ldr	r2, [pc, #96]	@ (8004fb4 <HAL_ADC_ConfigChannel+0xbec>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d101      	bne.n	8004f5c <HAL_ADC_ConfigChannel+0xb94>
 8004f58:	4a17      	ldr	r2, [pc, #92]	@ (8004fb8 <HAL_ADC_ConfigChannel+0xbf0>)
 8004f5a:	e000      	b.n	8004f5e <HAL_ADC_ConfigChannel+0xb96>
 8004f5c:	4a17      	ldr	r2, [pc, #92]	@ (8004fbc <HAL_ADC_ConfigChannel+0xbf4>)
 8004f5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f62:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004f66:	4619      	mov	r1, r3
 8004f68:	4610      	mov	r0, r2
 8004f6a:	f7fe f950 	bl	800320e <LL_ADC_SetCommonPathInternalCh>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
            }
          }
#else
          if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a19      	ldr	r2, [pc, #100]	@ (8004fd8 <HAL_ADC_ConfigChannel+0xc10>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d13a      	bne.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004f78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d134      	bne.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
          {
            SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f042 0201 	orr.w	r2, r2, #1
 8004f94:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8004f98:	e029      	b.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f9e:	f043 0220 	orr.w	r2, r3, #32
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004fac:	e01f      	b.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
 8004fae:	bf00      	nop
 8004fb0:	42028000 	.word	0x42028000
 8004fb4:	42028100 	.word	0x42028100
 8004fb8:	42028300 	.word	0x42028300
 8004fbc:	46021300 	.word	0x46021300
 8004fc0:	b6002000 	.word	0xb6002000
 8004fc4:	20000000 	.word	0x20000000
 8004fc8:	053e2d63 	.word	0x053e2d63
 8004fcc:	ba004000 	.word	0xba004000
 8004fd0:	80000001 	.word	0x80000001
 8004fd4:	b2001000 	.word	0xb2001000
 8004fd8:	d7200000 	.word	0xd7200000
 8004fdc:	80000010 	.word	0x80000010
 8004fe0:	ce080000 	.word	0xce080000
 8004fe4:	ca040000 	.word	0xca040000
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fe8:	bf00      	nop
 8004fea:	e000      	b.n	8004fee <HAL_ADC_ConfigChannel+0xc26>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fec:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8004ff6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	37dc      	adds	r7, #220	@ 0xdc
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd90      	pop	{r4, r7, pc}
 8005002:	bf00      	nop

08005004 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b088      	sub	sp, #32
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t conversion_timeout_cpu_cycles = 0UL;
 800500e:	2300      	movs	r3, #0
 8005010:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f7fe fc40 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8005020:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f7fe fc61 	bl	80038ee <LL_ADC_INJ_IsConversionOngoing>
 800502c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL) || (tmp_adc_is_conversion_on_going_injected != 0UL))
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d103      	bne.n	800503c <ADC_ConversionStop+0x38>
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 8099 	beq.w	800516e <ADC_ConversionStop+0x16a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR1 & ADC_CFGR1_JAUTO) != 0UL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d02b      	beq.n	80050a2 <ADC_ConversionStop+0x9e>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005050:	2b01      	cmp	r3, #1
 8005052:	d126      	bne.n	80050a2 <ADC_ConversionStop+0x9e>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	7f1b      	ldrb	r3, [r3, #28]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d122      	bne.n	80050a2 <ADC_ConversionStop+0x9e>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800505c:	2301      	movs	r3, #1
 800505e:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005060:	e014      	b.n	800508c <ADC_ConversionStop+0x88>
      {
        if (conversion_timeout_cpu_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	4a44      	ldr	r2, [pc, #272]	@ (8005178 <ADC_ConversionStop+0x174>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d90d      	bls.n	8005086 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800506e:	f043 0210 	orr.w	r2, r3, #16
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800507a:	f043 0201 	orr.w	r2, r3, #1
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e074      	b.n	8005170 <ADC_ConversionStop+0x16c>
        }
        conversion_timeout_cpu_cycles++;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	3301      	adds	r3, #1
 800508a:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005096:	2b40      	cmp	r3, #64	@ 0x40
 8005098:	d1e3      	bne.n	8005062 <ADC_ConversionStop+0x5e>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2240      	movs	r2, #64	@ 0x40
 80050a0:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d014      	beq.n	80050d2 <ADC_ConversionStop+0xce>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7fe fbf7 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00c      	beq.n	80050d2 <ADC_ConversionStop+0xce>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7fe fbb4 	bl	800382a <LL_ADC_IsDisableOngoing>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d104      	bne.n	80050d2 <ADC_ConversionStop+0xce>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7fe fbd3 	bl	8003878 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d014      	beq.n	8005102 <ADC_ConversionStop+0xfe>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7fe fc06 	bl	80038ee <LL_ADC_INJ_IsConversionOngoing>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00c      	beq.n	8005102 <ADC_ConversionStop+0xfe>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f7fe fb9c 	bl	800382a <LL_ADC_IsDisableOngoing>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d104      	bne.n	8005102 <ADC_ConversionStop+0xfe>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7fe fbe2 	bl	80038c6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b02      	cmp	r3, #2
 8005106:	d005      	beq.n	8005114 <ADC_ConversionStop+0x110>
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	2b03      	cmp	r3, #3
 800510c:	d105      	bne.n	800511a <ADC_ConversionStop+0x116>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_adc_cr_adstart_jadstart = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800510e:	230c      	movs	r3, #12
 8005110:	617b      	str	r3, [r7, #20]
        break;
 8005112:	e005      	b.n	8005120 <ADC_ConversionStop+0x11c>
      case ADC_INJECTED_GROUP:
        tmp_adc_cr_adstart_jadstart = ADC_CR_JADSTART;
 8005114:	2308      	movs	r3, #8
 8005116:	617b      	str	r3, [r7, #20]
        break;
 8005118:	e002      	b.n	8005120 <ADC_ConversionStop+0x11c>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_adc_cr_adstart_jadstart = ADC_CR_ADSTART;
 800511a:	2304      	movs	r3, #4
 800511c:	617b      	str	r3, [r7, #20]
        break;
 800511e:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005120:	f7fe f80a 	bl	8003138 <HAL_GetTick>
 8005124:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_adc_cr_adstart_jadstart) != 0UL)
 8005126:	e01b      	b.n	8005160 <ADC_ConversionStop+0x15c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005128:	f7fe f806 	bl	8003138 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b05      	cmp	r3, #5
 8005134:	d914      	bls.n	8005160 <ADC_ConversionStop+0x15c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_adc_cr_adstart_jadstart) != 0UL)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	4013      	ands	r3, r2
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00d      	beq.n	8005160 <ADC_ConversionStop+0x15c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005148:	f043 0210 	orr.w	r2, r3, #16
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005154:	f043 0201 	orr.w	r2, r3, #1
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e007      	b.n	8005170 <ADC_ConversionStop+0x16c>
    while ((hadc->Instance->CR & tmp_adc_cr_adstart_jadstart) != 0UL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689a      	ldr	r2, [r3, #8]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	4013      	ands	r3, r2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1dc      	bne.n	8005128 <ADC_ConversionStop+0x124>
        }
      }
    }
  }

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3720      	adds	r7, #32
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	000cdbff 	.word	0x000cdbff

0800517c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	f7fe fb3b 	bl	8003804 <LL_ADC_IsEnabled>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d17b      	bne.n	800528c <ADC_Enable+0x110>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689a      	ldr	r2, [r3, #8]
 800519a:	4b3f      	ldr	r3, [pc, #252]	@ (8005298 <ADC_Enable+0x11c>)
 800519c:	4013      	ands	r3, r2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00d      	beq.n	80051be <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051a6:	f043 0210 	orr.w	r2, r3, #16
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051b2:	f043 0201 	orr.w	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e067      	b.n	800528e <ADC_Enable+0x112>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2201      	movs	r2, #1
 80051c4:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fe faf2 	bl	80037b4 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d004      	beq.n	80051e2 <ADC_Enable+0x66>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a2f      	ldr	r2, [pc, #188]	@ (800529c <ADC_Enable+0x120>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d054      	beq.n	800528c <ADC_Enable+0x110>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80051e2:	f7fd ffa9 	bl	8003138 <HAL_GetTick>
 80051e6:	60f8      	str	r0, [r7, #12]
      /* Poll for ADC ready flag raised except case of multimode enabled
        and ADC slave selected. */
#if defined(ADC_MULTIMODE_SUPPORT)
      uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a2c      	ldr	r2, [pc, #176]	@ (80052a0 <ADC_Enable+0x124>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d004      	beq.n	80051fc <ADC_Enable+0x80>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a2b      	ldr	r2, [pc, #172]	@ (80052a4 <ADC_Enable+0x128>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d101      	bne.n	8005200 <ADC_Enable+0x84>
 80051fc:	4b2a      	ldr	r3, [pc, #168]	@ (80052a8 <ADC_Enable+0x12c>)
 80051fe:	e000      	b.n	8005202 <ADC_Enable+0x86>
 8005200:	4b2a      	ldr	r3, [pc, #168]	@ (80052ac <ADC_Enable+0x130>)
 8005202:	4618      	mov	r0, r3
 8005204:	f7fe fa6c 	bl	80036e0 <LL_ADC_GetMultimode>
 8005208:	60b8      	str	r0, [r7, #8]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a25      	ldr	r2, [pc, #148]	@ (80052a4 <ADC_Enable+0x128>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d002      	beq.n	800521a <ADC_Enable+0x9e>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	e000      	b.n	800521c <ADC_Enable+0xa0>
 800521a:	4b21      	ldr	r3, [pc, #132]	@ (80052a0 <ADC_Enable+0x124>)
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6812      	ldr	r2, [r2, #0]
 8005220:	4293      	cmp	r3, r2
 8005222:	d02c      	beq.n	800527e <ADC_Enable+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d130      	bne.n	800528c <ADC_Enable+0x110>
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800522a:	e028      	b.n	800527e <ADC_Enable+0x102>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4618      	mov	r0, r3
 8005232:	f7fe fae7 	bl	8003804 <LL_ADC_IsEnabled>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d104      	bne.n	8005246 <ADC_Enable+0xca>
          {
            LL_ADC_Enable(hadc->Instance);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f7fe fab7 	bl	80037b4 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005246:	f7fd ff77 	bl	8003138 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b02      	cmp	r3, #2
 8005252:	d914      	bls.n	800527e <ADC_Enable+0x102>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b01      	cmp	r3, #1
 8005260:	d00d      	beq.n	800527e <ADC_Enable+0x102>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005266:	f043 0210 	orr.w	r2, r3, #16
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005272:	f043 0201 	orr.w	r2, r3, #1
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e007      	b.n	800528e <ADC_Enable+0x112>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b01      	cmp	r3, #1
 800528a:	d1cf      	bne.n	800522c <ADC_Enable+0xb0>
        }
      }
    }
  }

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3710      	adds	r7, #16
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	8000003f 	.word	0x8000003f
 800529c:	46021000 	.word	0x46021000
 80052a0:	42028000 	.word	0x42028000
 80052a4:	42028100 	.word	0x42028100
 80052a8:	42028300 	.word	0x42028300
 80052ac:	46021300 	.word	0x46021300

080052b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4618      	mov	r0, r3
 80052be:	f7fe fab4 	bl	800382a <LL_ADC_IsDisableOngoing>
 80052c2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7fe fa9b 	bl	8003804 <LL_ADC_IsEnabled>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d047      	beq.n	8005364 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d144      	bne.n	8005364 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f003 030d 	and.w	r3, r3, #13
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d10c      	bne.n	8005302 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fe fa75 	bl	80037dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2203      	movs	r2, #3
 80052f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80052fa:	f7fd ff1d 	bl	8003138 <HAL_GetTick>
 80052fe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005300:	e029      	b.n	8005356 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005306:	f043 0210 	orr.w	r2, r3, #16
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005312:	f043 0201 	orr.w	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e023      	b.n	8005366 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800531e:	f7fd ff0b 	bl	8003138 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d914      	bls.n	8005356 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00d      	beq.n	8005356 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800533e:	f043 0210 	orr.w	r2, r3, #16
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800534a:	f043 0201 	orr.w	r2, r3, #1
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e007      	b.n	8005366 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1dc      	bne.n	800531e <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f003 0307 	and.w	r3, r3, #7
 800537e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005380:	4b0c      	ldr	r3, [pc, #48]	@ (80053b4 <__NVIC_SetPriorityGrouping+0x44>)
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800538c:	4013      	ands	r3, r2
 800538e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005398:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800539c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053a2:	4a04      	ldr	r2, [pc, #16]	@ (80053b4 <__NVIC_SetPriorityGrouping+0x44>)
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	60d3      	str	r3, [r2, #12]
}
 80053a8:	bf00      	nop
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	e000ed00 	.word	0xe000ed00

080053b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053bc:	4b04      	ldr	r3, [pc, #16]	@ (80053d0 <__NVIC_GetPriorityGrouping+0x18>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	0a1b      	lsrs	r3, r3, #8
 80053c2:	f003 0307 	and.w	r3, r3, #7
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	e000ed00 	.word	0xe000ed00

080053d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	4603      	mov	r3, r0
 80053dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80053de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	db0b      	blt.n	80053fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053e6:	88fb      	ldrh	r3, [r7, #6]
 80053e8:	f003 021f 	and.w	r2, r3, #31
 80053ec:	4907      	ldr	r1, [pc, #28]	@ (800540c <__NVIC_EnableIRQ+0x38>)
 80053ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80053f2:	095b      	lsrs	r3, r3, #5
 80053f4:	2001      	movs	r0, #1
 80053f6:	fa00 f202 	lsl.w	r2, r0, r2
 80053fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	e000e100 	.word	0xe000e100

08005410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	4603      	mov	r3, r0
 8005418:	6039      	str	r1, [r7, #0]
 800541a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800541c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005420:	2b00      	cmp	r3, #0
 8005422:	db0a      	blt.n	800543a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	b2da      	uxtb	r2, r3
 8005428:	490c      	ldr	r1, [pc, #48]	@ (800545c <__NVIC_SetPriority+0x4c>)
 800542a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800542e:	0112      	lsls	r2, r2, #4
 8005430:	b2d2      	uxtb	r2, r2
 8005432:	440b      	add	r3, r1
 8005434:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005438:	e00a      	b.n	8005450 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	b2da      	uxtb	r2, r3
 800543e:	4908      	ldr	r1, [pc, #32]	@ (8005460 <__NVIC_SetPriority+0x50>)
 8005440:	88fb      	ldrh	r3, [r7, #6]
 8005442:	f003 030f 	and.w	r3, r3, #15
 8005446:	3b04      	subs	r3, #4
 8005448:	0112      	lsls	r2, r2, #4
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	440b      	add	r3, r1
 800544e:	761a      	strb	r2, [r3, #24]
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	e000e100 	.word	0xe000e100
 8005460:	e000ed00 	.word	0xe000ed00

08005464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005464:	b480      	push	{r7}
 8005466:	b089      	sub	sp, #36	@ 0x24
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	f1c3 0307 	rsb	r3, r3, #7
 800547e:	2b04      	cmp	r3, #4
 8005480:	bf28      	it	cs
 8005482:	2304      	movcs	r3, #4
 8005484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	3304      	adds	r3, #4
 800548a:	2b06      	cmp	r3, #6
 800548c:	d902      	bls.n	8005494 <NVIC_EncodePriority+0x30>
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	3b03      	subs	r3, #3
 8005492:	e000      	b.n	8005496 <NVIC_EncodePriority+0x32>
 8005494:	2300      	movs	r3, #0
 8005496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005498:	f04f 32ff 	mov.w	r2, #4294967295
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	fa02 f303 	lsl.w	r3, r2, r3
 80054a2:	43da      	mvns	r2, r3
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	401a      	ands	r2, r3
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054ac:	f04f 31ff 	mov.w	r1, #4294967295
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	fa01 f303 	lsl.w	r3, r1, r3
 80054b6:	43d9      	mvns	r1, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054bc:	4313      	orrs	r3, r2
         );
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3724      	adds	r7, #36	@ 0x24
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b082      	sub	sp, #8
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7ff ff4c 	bl	8005370 <__NVIC_SetPriorityGrouping>
}
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
 80054ec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80054ee:	f7ff ff63 	bl	80053b8 <__NVIC_GetPriorityGrouping>
 80054f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	6978      	ldr	r0, [r7, #20]
 80054fa:	f7ff ffb3 	bl	8005464 <NVIC_EncodePriority>
 80054fe:	4602      	mov	r2, r0
 8005500:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005504:	4611      	mov	r1, r2
 8005506:	4618      	mov	r0, r3
 8005508:	f7ff ff82 	bl	8005410 <__NVIC_SetPriority>
}
 800550c:	bf00      	nop
 800550e:	3718      	adds	r7, #24
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	4603      	mov	r3, r0
 800551c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800551e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff ff56 	bl	80053d4 <__NVIC_EnableIRQ>
}
 8005528:	bf00      	nop
 800552a:	3708      	adds	r7, #8
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3b01      	subs	r3, #1
 800553c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005540:	d301      	bcc.n	8005546 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8005542:	2301      	movs	r3, #1
 8005544:	e00d      	b.n	8005562 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8005546:	4a0a      	ldr	r2, [pc, #40]	@ (8005570 <HAL_SYSTICK_Config+0x40>)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3b01      	subs	r3, #1
 800554c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800554e:	4b08      	ldr	r3, [pc, #32]	@ (8005570 <HAL_SYSTICK_Config+0x40>)
 8005550:	2200      	movs	r2, #0
 8005552:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8005554:	4b06      	ldr	r3, [pc, #24]	@ (8005570 <HAL_SYSTICK_Config+0x40>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a05      	ldr	r2, [pc, #20]	@ (8005570 <HAL_SYSTICK_Config+0x40>)
 800555a:	f043 0303 	orr.w	r3, r3, #3
 800555e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	e000e010 	.word	0xe000e010

08005574 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b04      	cmp	r3, #4
 8005580:	d844      	bhi.n	800560c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8005582:	a201      	add	r2, pc, #4	@ (adr r2, 8005588 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8005584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005588:	080055ab 	.word	0x080055ab
 800558c:	080055c9 	.word	0x080055c9
 8005590:	080055eb 	.word	0x080055eb
 8005594:	0800560d 	.word	0x0800560d
 8005598:	0800559d 	.word	0x0800559d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800559c:	4b1f      	ldr	r3, [pc, #124]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a1e      	ldr	r2, [pc, #120]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055a2:	f043 0304 	orr.w	r3, r3, #4
 80055a6:	6013      	str	r3, [r2, #0]
      break;
 80055a8:	e031      	b.n	800560e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80055aa:	4b1c      	ldr	r3, [pc, #112]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a1b      	ldr	r2, [pc, #108]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055b0:	f023 0304 	bic.w	r3, r3, #4
 80055b4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80055b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005620 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80055b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055bc:	4a18      	ldr	r2, [pc, #96]	@ (8005620 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80055be:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80055c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80055c6:	e022      	b.n	800560e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80055c8:	4b14      	ldr	r3, [pc, #80]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a13      	ldr	r2, [pc, #76]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055ce:	f023 0304 	bic.w	r3, r3, #4
 80055d2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80055d4:	4b12      	ldr	r3, [pc, #72]	@ (8005620 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80055d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055da:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80055de:	4a10      	ldr	r2, [pc, #64]	@ (8005620 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80055e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80055e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80055e8:	e011      	b.n	800560e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80055ea:	4b0c      	ldr	r3, [pc, #48]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a0b      	ldr	r2, [pc, #44]	@ (800561c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80055f0:	f023 0304 	bic.w	r3, r3, #4
 80055f4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80055f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005620 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80055f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055fc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005600:	4a07      	ldr	r2, [pc, #28]	@ (8005620 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005602:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005606:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800560a:	e000      	b.n	800560e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800560c:	bf00      	nop
  }
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	e000e010 	.word	0xe000e010
 8005620:	46020c00 	.word	0x46020c00

08005624 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800562a:	4b19      	ldr	r3, [pc, #100]	@ (8005690 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b00      	cmp	r3, #0
 8005634:	d002      	beq.n	800563c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8005636:	2304      	movs	r3, #4
 8005638:	607b      	str	r3, [r7, #4]
 800563a:	e021      	b.n	8005680 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 800563c:	4b15      	ldr	r3, [pc, #84]	@ (8005694 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800563e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005642:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005646:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800564e:	d011      	beq.n	8005674 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005656:	d810      	bhi.n	800567a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d004      	beq.n	8005668 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005664:	d003      	beq.n	800566e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8005666:	e008      	b.n	800567a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005668:	2300      	movs	r3, #0
 800566a:	607b      	str	r3, [r7, #4]
        break;
 800566c:	e008      	b.n	8005680 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800566e:	2301      	movs	r3, #1
 8005670:	607b      	str	r3, [r7, #4]
        break;
 8005672:	e005      	b.n	8005680 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8005674:	2302      	movs	r3, #2
 8005676:	607b      	str	r3, [r7, #4]
        break;
 8005678:	e002      	b.n	8005680 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800567a:	2300      	movs	r3, #0
 800567c:	607b      	str	r3, [r7, #4]
        break;
 800567e:	bf00      	nop
    }
  }
  return systick_source;
 8005680:	687b      	ldr	r3, [r7, #4]
}
 8005682:	4618      	mov	r0, r3
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	e000e010 	.word	0xe000e010
 8005694:	46020c00 	.word	0x46020c00

08005698 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80056a0:	f7fd fd4a 	bl	8003138 <HAL_GetTick>
 80056a4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d101      	bne.n	80056b0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e06b      	b.n	8005788 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d008      	beq.n	80056ce <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e05c      	b.n	8005788 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	695a      	ldr	r2, [r3, #20]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0204 	orr.w	r2, r2, #4
 80056dc:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2205      	movs	r2, #5
 80056e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80056e6:	e020      	b.n	800572a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80056e8:	f7fd fd26 	bl	8003138 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b05      	cmp	r3, #5
 80056f4:	d919      	bls.n	800572a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fa:	f043 0210 	orr.w	r2, r3, #16
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2203      	movs	r2, #3
 8005706:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800570e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800571a:	2201      	movs	r2, #1
 800571c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e02e      	b.n	8005788 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d0d7      	beq.n	80056e8 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695a      	ldr	r2, [r3, #20]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 0202 	orr.w	r2, r2, #2
 8005746:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2204      	movs	r2, #4
 800574c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8005758:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576a:	2b00      	cmp	r3, #0
 800576c:	d007      	beq.n	800577e <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005772:	2201      	movs	r2, #1
 8005774:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2200      	movs	r2, #0
 800577c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e019      	b.n	80057d6 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d004      	beq.n	80057b8 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2220      	movs	r2, #32
 80057b2:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e00e      	b.n	80057d6 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2204      	movs	r2, #4
 80057bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057ce:	f043 0304 	orr.w	r3, r3, #4
 80057d2:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b082      	sub	sp, #8
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d101      	bne.n	80057f4 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e053      	b.n	800589c <HAL_DMA2D_Init+0xba>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d106      	bne.n	800580e <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f7fc faff 	bl	8001e0c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2202      	movs	r2, #2
 8005812:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005820:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	6851      	ldr	r1, [r2, #4]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	69d2      	ldr	r2, [r2, #28]
 800582c:	4311      	orrs	r1, r2
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	430b      	orrs	r3, r1
 8005834:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583c:	f423 7383 	bic.w	r3, r3, #262	@ 0x106
 8005840:	f023 0301 	bic.w	r3, r3, #1
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6891      	ldr	r1, [r2, #8]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	6992      	ldr	r2, [r2, #24]
 800584c:	4311      	orrs	r1, r2
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	6812      	ldr	r2, [r2, #0]
 8005852:	430b      	orrs	r3, r1
 8005854:	6353      	str	r3, [r2, #52]	@ 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585c:	0c1b      	lsrs	r3, r3, #16
 800585e:	041b      	lsls	r3, r3, #16
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	68d1      	ldr	r1, [r2, #12]
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6812      	ldr	r2, [r2, #0]
 8005868:	430b      	orrs	r3, r1
 800586a:	6413      	str	r3, [r2, #64]	@ 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005872:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	051a      	lsls	r2, r3, #20
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	055b      	lsls	r3, r3, #21
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	635a      	str	r2, [r3, #52]	@ 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

#if defined(DMA2D_FGPFCCR_CSS)
  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	2b01      	cmp	r3, #1
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

#endif /* DMA2D_FGPFCCR_CSS */
  /* Process locked */
  __HAL_LOCK(hdma2d);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d101      	bne.n	80058c8 <HAL_DMA2D_ConfigLayer+0x24>
 80058c4:	2302      	movs	r3, #2
 80058c6:	e092      	b.n	80059ee <HAL_DMA2D_ConfigLayer+0x14a>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	4613      	mov	r3, r2
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	3328      	adds	r3, #40	@ 0x28
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	4413      	add	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	041b      	lsls	r3, r3, #16
 80058f4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058fc:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005904:	4313      	orrs	r3, r2
 8005906:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8005908:	4b3c      	ldr	r3, [pc, #240]	@ (80059fc <HAL_DMA2D_ConfigLayer+0x158>)
 800590a:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b0a      	cmp	r3, #10
 8005912:	d003      	beq.n	800591c <HAL_DMA2D_ConfigLayer+0x78>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b09      	cmp	r3, #9
 800591a:	d107      	bne.n	800592c <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	4313      	orrs	r3, r2
 8005928:	613b      	str	r3, [r7, #16]
 800592a:	e005      	b.n	8005938 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	061b      	lsls	r3, r3, #24
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	4313      	orrs	r3, r2
 8005936:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d120      	bne.n	8005980 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	43db      	mvns	r3, r3
 8005948:	ea02 0103 	and.w	r1, r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	430a      	orrs	r2, r1
 8005954:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	6812      	ldr	r2, [r2, #0]
 800595e:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2b0a      	cmp	r3, #10
 8005966:	d003      	beq.n	8005970 <HAL_DMA2D_ConfigLayer+0xcc>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	2b09      	cmp	r3, #9
 800596e:	d135      	bne.n	80059dc <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800597c:	629a      	str	r2, [r3, #40]	@ 0x28
 800597e:	e02d      	b.n	80059dc <HAL_DMA2D_ConfigLayer+0x138>
  /* Configure the foreground DMA2D layer */
  else
  {

#if defined(DMA2D_FGPFCCR_CSS)
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	2b0b      	cmp	r3, #11
 8005986:	d109      	bne.n	800599c <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	049b      	lsls	r3, r3, #18
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 800599a:	617b      	str	r3, [r7, #20]
    }
#endif /* DMA2D_FGPFCCR_CSS */

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	69da      	ldr	r2, [r3, #28]
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	43db      	mvns	r3, r3
 80059a6:	ea02 0103 	and.w	r1, r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	6812      	ldr	r2, [r2, #0]
 80059bc:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2b0a      	cmp	r3, #10
 80059c4:	d003      	beq.n	80059ce <HAL_DMA2D_ConfigLayer+0x12a>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	2b09      	cmp	r3, #9
 80059cc:	d106      	bne.n	80059dc <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	68da      	ldr	r2, [r3, #12]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80059da:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	371c      	adds	r7, #28
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	ff33000f 	.word	0xff33000f

08005a00 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b089      	sub	sp, #36	@ 0x24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005a12:	e1c2      	b.n	8005d9a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	2101      	movs	r1, #1
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a20:	4013      	ands	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f000 81b2 	beq.w	8005d94 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a55      	ldr	r2, [pc, #340]	@ (8005b88 <HAL_GPIO_Init+0x188>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d15d      	bne.n	8005af4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8005a3e:	2201      	movs	r2, #1
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	fa02 f303 	lsl.w	r3, r2, r3
 8005a46:	43db      	mvns	r3, r3
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	f003 0201 	and.w	r2, r3, #1
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	69fa      	ldr	r2, [r7, #28]
 8005a66:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005a68:	4a48      	ldr	r2, [pc, #288]	@ (8005b8c <HAL_GPIO_Init+0x18c>)
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a70:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8005a72:	4a46      	ldr	r2, [pc, #280]	@ (8005b8c <HAL_GPIO_Init+0x18c>)
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	4413      	add	r3, r2
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	08da      	lsrs	r2, r3, #3
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	3208      	adds	r2, #8
 8005a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a8a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	220f      	movs	r2, #15
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	43db      	mvns	r3, r3
 8005a9c:	69fa      	ldr	r2, [r7, #28]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	f003 0307 	and.w	r3, r3, #7
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	220b      	movs	r2, #11
 8005aac:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab0:	69fa      	ldr	r2, [r7, #28]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	08da      	lsrs	r2, r3, #3
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	3208      	adds	r2, #8
 8005abe:	69f9      	ldr	r1, [r7, #28]
 8005ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	005b      	lsls	r3, r3, #1
 8005ace:	2203      	movs	r2, #3
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	43db      	mvns	r3, r3
 8005ad6:	69fa      	ldr	r2, [r7, #28]
 8005ad8:	4013      	ands	r3, r2
 8005ada:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	69fa      	ldr	r2, [r7, #28]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	69fa      	ldr	r2, [r7, #28]
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	e067      	b.n	8005bc4 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d003      	beq.n	8005b04 <HAL_GPIO_Init+0x104>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	2b12      	cmp	r3, #18
 8005b02:	d145      	bne.n	8005b90 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	08da      	lsrs	r2, r3, #3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	3208      	adds	r2, #8
 8005b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b10:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f003 0307 	and.w	r3, r3, #7
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	220f      	movs	r2, #15
 8005b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b20:	43db      	mvns	r3, r3
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	4013      	ands	r3, r2
 8005b26:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	f003 020f 	and.w	r2, r3, #15
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3c:	69fa      	ldr	r2, [r7, #28]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	08da      	lsrs	r2, r3, #3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	3208      	adds	r2, #8
 8005b4a:	69f9      	ldr	r1, [r7, #28]
 8005b4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	005b      	lsls	r3, r3, #1
 8005b5a:	2203      	movs	r2, #3
 8005b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b60:	43db      	mvns	r3, r3
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	4013      	ands	r3, r2
 8005b66:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f003 0203 	and.w	r2, r3, #3
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	fa02 f303 	lsl.w	r3, r2, r3
 8005b78:	69fa      	ldr	r2, [r7, #28]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	601a      	str	r2, [r3, #0]
 8005b84:	e01e      	b.n	8005bc4 <HAL_GPIO_Init+0x1c4>
 8005b86:	bf00      	nop
 8005b88:	46020000 	.word	0x46020000
 8005b8c:	08011c60 	.word	0x08011c60
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	005b      	lsls	r3, r3, #1
 8005b9a:	2203      	movs	r2, #3
 8005b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	69fa      	ldr	r2, [r7, #28]
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f003 0203 	and.w	r2, r3, #3
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	005b      	lsls	r3, r3, #1
 8005bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb8:	69fa      	ldr	r2, [r7, #28]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d00b      	beq.n	8005be4 <HAL_GPIO_Init+0x1e4>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d007      	beq.n	8005be4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005bd8:	2b11      	cmp	r3, #17
 8005bda:	d003      	beq.n	8005be4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	2b12      	cmp	r3, #18
 8005be2:	d130      	bne.n	8005c46 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	005b      	lsls	r3, r3, #1
 8005bee:	2203      	movs	r2, #3
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	69fa      	ldr	r2, [r7, #28]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	68da      	ldr	r2, [r3, #12]
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	fa02 f303 	lsl.w	r3, r2, r3
 8005c08:	69fa      	ldr	r2, [r7, #28]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	69fa      	ldr	r2, [r7, #28]
 8005c12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c22:	43db      	mvns	r3, r3
 8005c24:	69fa      	ldr	r2, [r7, #28]
 8005c26:	4013      	ands	r3, r2
 8005c28:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	091b      	lsrs	r3, r3, #4
 8005c30:	f003 0201 	and.w	r2, r3, #1
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3a:	69fa      	ldr	r2, [r7, #28]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	69fa      	ldr	r2, [r7, #28]
 8005c44:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2b03      	cmp	r3, #3
 8005c4c:	d107      	bne.n	8005c5e <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005c52:	2b03      	cmp	r3, #3
 8005c54:	d11b      	bne.n	8005c8e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d017      	beq.n	8005c8e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	005b      	lsls	r3, r3, #1
 8005c68:	2203      	movs	r2, #3
 8005c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6e:	43db      	mvns	r3, r3
 8005c70:	69fa      	ldr	r2, [r7, #28]
 8005c72:	4013      	ands	r3, r2
 8005c74:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	689a      	ldr	r2, [r3, #8]
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c82:	69fa      	ldr	r2, [r7, #28]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	69fa      	ldr	r2, [r7, #28]
 8005c8c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d07c      	beq.n	8005d94 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005c9a:	4a47      	ldr	r2, [pc, #284]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	089b      	lsrs	r3, r3, #2
 8005ca0:	3318      	adds	r3, #24
 8005ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ca6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	220f      	movs	r2, #15
 8005cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb6:	43db      	mvns	r3, r3
 8005cb8:	69fa      	ldr	r2, [r7, #28]
 8005cba:	4013      	ands	r3, r2
 8005cbc:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	0a9a      	lsrs	r2, r3, #10
 8005cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8005dbc <HAL_GPIO_Init+0x3bc>)
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	f002 0203 	and.w	r2, r2, #3
 8005ccc:	00d2      	lsls	r2, r2, #3
 8005cce:	4093      	lsls	r3, r2
 8005cd0:	69fa      	ldr	r2, [r7, #28]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8005cd6:	4938      	ldr	r1, [pc, #224]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	089b      	lsrs	r3, r3, #2
 8005cdc:	3318      	adds	r3, #24
 8005cde:	69fa      	ldr	r2, [r7, #28]
 8005ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005ce4:	4b34      	ldr	r3, [pc, #208]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	43db      	mvns	r3, r3
 8005cee:	69fa      	ldr	r2, [r7, #28]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d003      	beq.n	8005d08 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8005d00:	69fa      	ldr	r2, [r7, #28]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005d08:	4a2b      	ldr	r2, [pc, #172]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	43db      	mvns	r3, r3
 8005d18:	69fa      	ldr	r2, [r7, #28]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8005d2a:	69fa      	ldr	r2, [r7, #28]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8005d32:	4a21      	ldr	r2, [pc, #132]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005d38:	4b1f      	ldr	r3, [pc, #124]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d3e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	43db      	mvns	r3, r3
 8005d44:	69fa      	ldr	r2, [r7, #28]
 8005d46:	4013      	ands	r3, r2
 8005d48:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8005d56:	69fa      	ldr	r2, [r7, #28]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8005d5e:	4a16      	ldr	r2, [pc, #88]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8005d66:	4b14      	ldr	r3, [pc, #80]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d6c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	43db      	mvns	r3, r3
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	4013      	ands	r3, r2
 8005d76:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8005d84:	69fa      	ldr	r2, [r7, #28]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005d8c:	4a0a      	ldr	r2, [pc, #40]	@ (8005db8 <HAL_GPIO_Init+0x3b8>)
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	3301      	adds	r3, #1
 8005d98:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	fa22 f303 	lsr.w	r3, r2, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f47f ae35 	bne.w	8005a14 <HAL_GPIO_Init+0x14>
  }
}
 8005daa:	bf00      	nop
 8005dac:	bf00      	nop
 8005dae:	3724      	adds	r7, #36	@ 0x24
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr
 8005db8:	46022000 	.word	0x46022000
 8005dbc:	002f7f7f 	.word	0x002f7f7f

08005dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	807b      	strh	r3, [r7, #2]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005dd0:	787b      	ldrb	r3, [r7, #1]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005dd6:	887a      	ldrh	r2, [r7, #2]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005ddc:	e002      	b.n	8005de4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8005dde:	887a      	ldrh	r2, [r7, #2]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	4603      	mov	r3, r0
 8005df8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8005dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8005e38 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	88fb      	ldrh	r3, [r7, #6]
 8005e00:	4013      	ands	r3, r2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d006      	beq.n	8005e14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005e06:	4a0c      	ldr	r2, [pc, #48]	@ (8005e38 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005e08:	88fb      	ldrh	r3, [r7, #6]
 8005e0a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005e0c:	88fb      	ldrh	r3, [r7, #6]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 f814 	bl	8005e3c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8005e14:	4b08      	ldr	r3, [pc, #32]	@ (8005e38 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	88fb      	ldrh	r3, [r7, #6]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d006      	beq.n	8005e2e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8005e20:	4a05      	ldr	r2, [pc, #20]	@ (8005e38 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005e22:	88fb      	ldrh	r3, [r7, #6]
 8005e24:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8005e26:	88fb      	ldrh	r3, [r7, #6]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 f812 	bl	8005e52 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8005e2e:	bf00      	nop
 8005e30:	3708      	adds	r7, #8
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	46022000 	.word	0x46022000

08005e3c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	4603      	mov	r3, r0
 8005e44:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8005e46:	bf00      	nop
 8005e48:	370c      	adds	r7, #12
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b083      	sub	sp, #12
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	4603      	mov	r3, r0
 8005e5a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e70:	2300      	movs	r3, #0
 8005e72:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8005e74:	4b0b      	ldr	r3, [pc, #44]	@ (8005ea4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	73fb      	strb	r3, [r7, #15]
 8005e84:	e007      	b.n	8005e96 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8005e86:	4b07      	ldr	r3, [pc, #28]	@ (8005ea4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f023 0204 	bic.w	r2, r3, #4
 8005e8e:	4905      	ldr	r1, [pc, #20]	@ (8005ea4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	600b      	str	r3, [r1, #0]
  }

  return status;
 8005e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	40030400 	.word	0x40030400

08005ea8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8005eac:	4b05      	ldr	r3, [pc, #20]	@ (8005ec4 <HAL_ICACHE_Enable+0x1c>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a04      	ldr	r2, [pc, #16]	@ (8005ec4 <HAL_ICACHE_Enable+0x1c>)
 8005eb2:	f043 0301 	orr.w	r3, r3, #1
 8005eb6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	40030400 	.word	0x40030400

08005ec8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e0bf      	b.n	800605a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d106      	bne.n	8005ef4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7fc f86c 	bl	8001fcc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699a      	ldr	r2, [r3, #24]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005f0a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6999      	ldr	r1, [r3, #24]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005f20:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6899      	ldr	r1, [r3, #8]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8006064 <HAL_LTDC_Init+0x19c>)
 8005f3c:	400b      	ands	r3, r1
 8005f3e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	695b      	ldr	r3, [r3, #20]
 8005f44:	041b      	lsls	r3, r3, #16
 8005f46:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6899      	ldr	r1, [r3, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	699a      	ldr	r2, [r3, #24]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	431a      	orrs	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68d9      	ldr	r1, [r3, #12]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	4b3e      	ldr	r3, [pc, #248]	@ (8006064 <HAL_LTDC_Init+0x19c>)
 8005f6a:	400b      	ands	r3, r1
 8005f6c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	041b      	lsls	r3, r3, #16
 8005f74:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68d9      	ldr	r1, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a1a      	ldr	r2, [r3, #32]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6919      	ldr	r1, [r3, #16]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	4b33      	ldr	r3, [pc, #204]	@ (8006064 <HAL_LTDC_Init+0x19c>)
 8005f98:	400b      	ands	r3, r1
 8005f9a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa0:	041b      	lsls	r3, r3, #16
 8005fa2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6919      	ldr	r1, [r3, #16]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	431a      	orrs	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6959      	ldr	r1, [r3, #20]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	4b27      	ldr	r3, [pc, #156]	@ (8006064 <HAL_LTDC_Init+0x19c>)
 8005fc6:	400b      	ands	r3, r1
 8005fc8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fce:	041b      	lsls	r3, r3, #16
 8005fd0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6959      	ldr	r1, [r3, #20]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	431a      	orrs	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fee:	021b      	lsls	r3, r3, #8
 8005ff0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005ff8:	041b      	lsls	r3, r3, #16
 8005ffa:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800600a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800601e:	431a      	orrs	r2, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0206 	orr.w	r2, r2, #6
 8006036:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	699a      	ldr	r2, [r3, #24]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f042 0201 	orr.w	r2, r2, #1
 8006046:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	f000f800 	.word	0xf000f800

08006068 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006076:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800607e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f003 0304 	and.w	r3, r3, #4
 8006086:	2b00      	cmp	r3, #0
 8006088:	d023      	beq.n	80060d2 <HAL_LTDC_IRQHandler+0x6a>
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	f003 0304 	and.w	r3, r3, #4
 8006090:	2b00      	cmp	r3, #0
 8006092:	d01e      	beq.n	80060d2 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0204 	bic.w	r2, r2, #4
 80060a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2204      	movs	r2, #4
 80060aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80060b2:	f043 0201 	orr.w	r2, r3, #1
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2204      	movs	r2, #4
 80060c0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 f86f 	bl	80061b0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d023      	beq.n	8006124 <HAL_LTDC_IRQHandler+0xbc>
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d01e      	beq.n	8006124 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f022 0202 	bic.w	r2, r2, #2
 80060f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2202      	movs	r2, #2
 80060fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006104:	f043 0202 	orr.w	r2, r3, #2
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2204      	movs	r2, #4
 8006112:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f846 	bl	80061b0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d01b      	beq.n	8006166 <HAL_LTDC_IRQHandler+0xfe>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b00      	cmp	r3, #0
 8006136:	d016      	beq.n	8006166 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0201 	bic.w	r2, r2, #1
 8006146:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2201      	movs	r2, #1
 800614e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f000 f82f 	bl	80061c4 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f003 0308 	and.w	r3, r3, #8
 800616c:	2b00      	cmp	r3, #0
 800616e:	d01b      	beq.n	80061a8 <HAL_LTDC_IRQHandler+0x140>
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f003 0308 	and.w	r3, r3, #8
 8006176:	2b00      	cmp	r3, #0
 8006178:	d016      	beq.n	80061a8 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f022 0208 	bic.w	r2, r2, #8
 8006188:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2208      	movs	r2, #8
 8006190:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f818 	bl	80061d8 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80061a8:	bf00      	nop
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80061ec:	b5b0      	push	{r4, r5, r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d101      	bne.n	8006206 <HAL_LTDC_ConfigLayer+0x1a>
 8006202:	2302      	movs	r3, #2
 8006204:	e02c      	b.n	8006260 <HAL_LTDC_ConfigLayer+0x74>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2202      	movs	r2, #2
 8006212:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2134      	movs	r1, #52	@ 0x34
 800621c:	fb01 f303 	mul.w	r3, r1, r3
 8006220:	4413      	add	r3, r2
 8006222:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	4614      	mov	r4, r2
 800622a:	461d      	mov	r5, r3
 800622c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800622e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006238:	682b      	ldr	r3, [r5, #0]
 800623a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	68b9      	ldr	r1, [r7, #8]
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 f811 	bl	8006268 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2201      	movs	r2, #1
 800624c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bdb0      	pop	{r4, r5, r7, pc}

08006268 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006268:	b480      	push	{r7}
 800626a:	b089      	sub	sp, #36	@ 0x24
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	0c1b      	lsrs	r3, r3, #16
 8006280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006284:	4413      	add	r3, r2
 8006286:	041b      	lsls	r3, r3, #16
 8006288:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	01db      	lsls	r3, r3, #7
 8006294:	4413      	add	r3, r2
 8006296:	3384      	adds	r3, #132	@ 0x84
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	6812      	ldr	r2, [r2, #0]
 800629e:	4611      	mov	r1, r2
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	01d2      	lsls	r2, r2, #7
 80062a4:	440a      	add	r2, r1
 80062a6:	3284      	adds	r2, #132	@ 0x84
 80062a8:	f003 23f0 	and.w	r3, r3, #4026593280	@ 0xf000f000
 80062ac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	0c1b      	lsrs	r3, r3, #16
 80062ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062be:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062c0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4619      	mov	r1, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	01db      	lsls	r3, r3, #7
 80062cc:	440b      	add	r3, r1
 80062ce:	3384      	adds	r3, #132	@ 0x84
 80062d0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80062d6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	68da      	ldr	r2, [r3, #12]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062e6:	4413      	add	r3, r2
 80062e8:	041b      	lsls	r3, r3, #16
 80062ea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	01db      	lsls	r3, r3, #7
 80062f6:	4413      	add	r3, r2
 80062f8:	3384      	adds	r3, #132	@ 0x84
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	6812      	ldr	r2, [r2, #0]
 8006300:	4611      	mov	r1, r2
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	01d2      	lsls	r2, r2, #7
 8006306:	440a      	add	r2, r1
 8006308:	3284      	adds	r2, #132	@ 0x84
 800630a:	f003 23f0 	and.w	r3, r3, #4026593280	@ 0xf000f000
 800630e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	689a      	ldr	r2, [r3, #8]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800631e:	4413      	add	r3, r2
 8006320:	1c5a      	adds	r2, r3, #1
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4619      	mov	r1, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	01db      	lsls	r3, r3, #7
 800632c:	440b      	add	r3, r1
 800632e:	3384      	adds	r3, #132	@ 0x84
 8006330:	4619      	mov	r1, r3
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	4313      	orrs	r3, r2
 8006336:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	461a      	mov	r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	01db      	lsls	r3, r3, #7
 8006342:	4413      	add	r3, r2
 8006344:	3384      	adds	r3, #132	@ 0x84
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	4611      	mov	r1, r2
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	01d2      	lsls	r2, r2, #7
 8006352:	440a      	add	r2, r1
 8006354:	3284      	adds	r2, #132	@ 0x84
 8006356:	f023 0307 	bic.w	r3, r3, #7
 800635a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	461a      	mov	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	01db      	lsls	r3, r3, #7
 8006366:	4413      	add	r3, r2
 8006368:	3384      	adds	r3, #132	@ 0x84
 800636a:	461a      	mov	r2, r3
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006378:	021b      	lsls	r3, r3, #8
 800637a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006382:	041b      	lsls	r3, r3, #16
 8006384:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	061b      	lsls	r3, r3, #24
 800638c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006394:	461a      	mov	r2, r3
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	431a      	orrs	r2, r3
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	431a      	orrs	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4619      	mov	r1, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	01db      	lsls	r3, r3, #7
 80063a8:	440b      	add	r3, r1
 80063aa:	3384      	adds	r3, #132	@ 0x84
 80063ac:	4619      	mov	r1, r3
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	461a      	mov	r2, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	01db      	lsls	r3, r3, #7
 80063be:	4413      	add	r3, r2
 80063c0:	3384      	adds	r3, #132	@ 0x84
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	6812      	ldr	r2, [r2, #0]
 80063c8:	4611      	mov	r1, r2
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	01d2      	lsls	r2, r2, #7
 80063ce:	440a      	add	r2, r1
 80063d0:	3284      	adds	r2, #132	@ 0x84
 80063d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80063d6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	01db      	lsls	r3, r3, #7
 80063e2:	4413      	add	r3, r2
 80063e4:	3384      	adds	r3, #132	@ 0x84
 80063e6:	461a      	mov	r2, r3
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	01db      	lsls	r3, r3, #7
 80063f8:	4413      	add	r3, r2
 80063fa:	3384      	adds	r3, #132	@ 0x84
 80063fc:	69db      	ldr	r3, [r3, #28]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	4611      	mov	r1, r2
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	01d2      	lsls	r2, r2, #7
 8006408:	440a      	add	r2, r1
 800640a:	3284      	adds	r2, #132	@ 0x84
 800640c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006410:	f023 0307 	bic.w	r3, r3, #7
 8006414:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	69da      	ldr	r2, [r3, #28]
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	68f9      	ldr	r1, [r7, #12]
 8006420:	6809      	ldr	r1, [r1, #0]
 8006422:	4608      	mov	r0, r1
 8006424:	6879      	ldr	r1, [r7, #4]
 8006426:	01c9      	lsls	r1, r1, #7
 8006428:	4401      	add	r1, r0
 800642a:	3184      	adds	r1, #132	@ 0x84
 800642c:	4313      	orrs	r3, r2
 800642e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	461a      	mov	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	01db      	lsls	r3, r3, #7
 800643a:	4413      	add	r3, r2
 800643c:	3384      	adds	r3, #132	@ 0x84
 800643e:	461a      	mov	r2, r3
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d102      	bne.n	8006454 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800644e:	2304      	movs	r3, #4
 8006450:	61fb      	str	r3, [r7, #28]
 8006452:	e01b      	b.n	800648c <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d102      	bne.n	8006462 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 800645c:	2303      	movs	r3, #3
 800645e:	61fb      	str	r3, [r7, #28]
 8006460:	e014      	b.n	800648c <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b04      	cmp	r3, #4
 8006468:	d00b      	beq.n	8006482 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800646e:	2b02      	cmp	r3, #2
 8006470:	d007      	beq.n	8006482 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006476:	2b03      	cmp	r3, #3
 8006478:	d003      	beq.n	8006482 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800647e:	2b07      	cmp	r3, #7
 8006480:	d102      	bne.n	8006488 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8006482:	2302      	movs	r3, #2
 8006484:	61fb      	str	r3, [r7, #28]
 8006486:	e001      	b.n	800648c <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8006488:	2301      	movs	r3, #1
 800648a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	01db      	lsls	r3, r3, #7
 8006496:	4413      	add	r3, r2
 8006498:	3384      	adds	r3, #132	@ 0x84
 800649a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	6812      	ldr	r2, [r2, #0]
 80064a0:	4611      	mov	r1, r2
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	01d2      	lsls	r2, r2, #7
 80064a6:	440a      	add	r2, r1
 80064a8:	3284      	adds	r2, #132	@ 0x84
 80064aa:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80064ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	69fa      	ldr	r2, [r7, #28]
 80064b6:	fb02 f303 	mul.w	r3, r2, r3
 80064ba:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	6859      	ldr	r1, [r3, #4]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	1acb      	subs	r3, r1, r3
 80064c6:	69f9      	ldr	r1, [r7, #28]
 80064c8:	fb01 f303 	mul.w	r3, r1, r3
 80064cc:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80064ce:	68f9      	ldr	r1, [r7, #12]
 80064d0:	6809      	ldr	r1, [r1, #0]
 80064d2:	4608      	mov	r0, r1
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	01c9      	lsls	r1, r1, #7
 80064d8:	4401      	add	r1, r0
 80064da:	3184      	adds	r1, #132	@ 0x84
 80064dc:	4313      	orrs	r3, r2
 80064de:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	461a      	mov	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	01db      	lsls	r3, r3, #7
 80064ea:	4413      	add	r3, r2
 80064ec:	3384      	adds	r3, #132	@ 0x84
 80064ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	4611      	mov	r1, r2
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	01d2      	lsls	r2, r2, #7
 80064fa:	440a      	add	r2, r1
 80064fc:	3284      	adds	r2, #132	@ 0x84
 80064fe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006502:	f023 0307 	bic.w	r3, r3, #7
 8006506:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	01db      	lsls	r3, r3, #7
 8006512:	4413      	add	r3, r2
 8006514:	3384      	adds	r3, #132	@ 0x84
 8006516:	461a      	mov	r2, r3
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	01db      	lsls	r3, r3, #7
 8006528:	4413      	add	r3, r2
 800652a:	3384      	adds	r3, #132	@ 0x84
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	6812      	ldr	r2, [r2, #0]
 8006532:	4611      	mov	r1, r2
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	01d2      	lsls	r2, r2, #7
 8006538:	440a      	add	r2, r1
 800653a:	3284      	adds	r2, #132	@ 0x84
 800653c:	f043 0301 	orr.w	r3, r3, #1
 8006540:	6013      	str	r3, [r2, #0]
}
 8006542:	bf00      	nop
 8006544:	3724      	adds	r7, #36	@ 0x24
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b086      	sub	sp, #24
 8006552:	af02      	add	r7, sp, #8
 8006554:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e0fe      	b.n	800675e <HAL_PCD_Init+0x210>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b00      	cmp	r3, #0
 800656a:	d106      	bne.n	800657a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f7fc f813 	bl	80025a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2203      	movs	r2, #3
 800657e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4618      	mov	r0, r3
 8006588:	f008 f9f8 	bl	800e97c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6818      	ldr	r0, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	7c1a      	ldrb	r2, [r3, #16]
 8006594:	f88d 2000 	strb.w	r2, [sp]
 8006598:	3304      	adds	r3, #4
 800659a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800659c:	f008 f9b9 	bl	800e912 <USB_CoreInit>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d005      	beq.n	80065b2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e0d5      	b.n	800675e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2100      	movs	r1, #0
 80065b8:	4618      	mov	r0, r3
 80065ba:	f008 f9f0 	bl	800e99e <USB_SetCurrentMode>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d005      	beq.n	80065d0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e0c6      	b.n	800675e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065d0:	2300      	movs	r3, #0
 80065d2:	73fb      	strb	r3, [r7, #15]
 80065d4:	e04a      	b.n	800666c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80065d6:	7bfa      	ldrb	r2, [r7, #15]
 80065d8:	6879      	ldr	r1, [r7, #4]
 80065da:	4613      	mov	r3, r2
 80065dc:	00db      	lsls	r3, r3, #3
 80065de:	4413      	add	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	440b      	add	r3, r1
 80065e4:	3315      	adds	r3, #21
 80065e6:	2201      	movs	r2, #1
 80065e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80065ea:	7bfa      	ldrb	r2, [r7, #15]
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	4613      	mov	r3, r2
 80065f0:	00db      	lsls	r3, r3, #3
 80065f2:	4413      	add	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	440b      	add	r3, r1
 80065f8:	3314      	adds	r3, #20
 80065fa:	7bfa      	ldrb	r2, [r7, #15]
 80065fc:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80065fe:	7bfa      	ldrb	r2, [r7, #15]
 8006600:	7bfb      	ldrb	r3, [r7, #15]
 8006602:	b298      	uxth	r0, r3
 8006604:	6879      	ldr	r1, [r7, #4]
 8006606:	4613      	mov	r3, r2
 8006608:	00db      	lsls	r3, r3, #3
 800660a:	4413      	add	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	440b      	add	r3, r1
 8006610:	332e      	adds	r3, #46	@ 0x2e
 8006612:	4602      	mov	r2, r0
 8006614:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006616:	7bfa      	ldrb	r2, [r7, #15]
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	4613      	mov	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	4413      	add	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	3318      	adds	r3, #24
 8006626:	2200      	movs	r2, #0
 8006628:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800662a:	7bfa      	ldrb	r2, [r7, #15]
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	4613      	mov	r3, r2
 8006630:	00db      	lsls	r3, r3, #3
 8006632:	4413      	add	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	440b      	add	r3, r1
 8006638:	331c      	adds	r3, #28
 800663a:	2200      	movs	r2, #0
 800663c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800663e:	7bfa      	ldrb	r2, [r7, #15]
 8006640:	6879      	ldr	r1, [r7, #4]
 8006642:	4613      	mov	r3, r2
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	4413      	add	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	440b      	add	r3, r1
 800664c:	3320      	adds	r3, #32
 800664e:	2200      	movs	r2, #0
 8006650:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006652:	7bfa      	ldrb	r2, [r7, #15]
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	4613      	mov	r3, r2
 8006658:	00db      	lsls	r3, r3, #3
 800665a:	4413      	add	r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	440b      	add	r3, r1
 8006660:	3324      	adds	r3, #36	@ 0x24
 8006662:	2200      	movs	r2, #0
 8006664:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006666:	7bfb      	ldrb	r3, [r7, #15]
 8006668:	3301      	adds	r3, #1
 800666a:	73fb      	strb	r3, [r7, #15]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	791b      	ldrb	r3, [r3, #4]
 8006670:	7bfa      	ldrb	r2, [r7, #15]
 8006672:	429a      	cmp	r2, r3
 8006674:	d3af      	bcc.n	80065d6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006676:	2300      	movs	r3, #0
 8006678:	73fb      	strb	r3, [r7, #15]
 800667a:	e044      	b.n	8006706 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800667c:	7bfa      	ldrb	r2, [r7, #15]
 800667e:	6879      	ldr	r1, [r7, #4]
 8006680:	4613      	mov	r3, r2
 8006682:	00db      	lsls	r3, r3, #3
 8006684:	4413      	add	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	440b      	add	r3, r1
 800668a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800668e:	2200      	movs	r2, #0
 8006690:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006692:	7bfa      	ldrb	r2, [r7, #15]
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	4613      	mov	r3, r2
 8006698:	00db      	lsls	r3, r3, #3
 800669a:	4413      	add	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	440b      	add	r3, r1
 80066a0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80066a4:	7bfa      	ldrb	r2, [r7, #15]
 80066a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80066a8:	7bfa      	ldrb	r2, [r7, #15]
 80066aa:	6879      	ldr	r1, [r7, #4]
 80066ac:	4613      	mov	r3, r2
 80066ae:	00db      	lsls	r3, r3, #3
 80066b0:	4413      	add	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	440b      	add	r3, r1
 80066b6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80066ba:	2200      	movs	r2, #0
 80066bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80066be:	7bfa      	ldrb	r2, [r7, #15]
 80066c0:	6879      	ldr	r1, [r7, #4]
 80066c2:	4613      	mov	r3, r2
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	4413      	add	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	440b      	add	r3, r1
 80066cc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80066d0:	2200      	movs	r2, #0
 80066d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80066d4:	7bfa      	ldrb	r2, [r7, #15]
 80066d6:	6879      	ldr	r1, [r7, #4]
 80066d8:	4613      	mov	r3, r2
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	4413      	add	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	440b      	add	r3, r1
 80066e2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80066e6:	2200      	movs	r2, #0
 80066e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80066ea:	7bfa      	ldrb	r2, [r7, #15]
 80066ec:	6879      	ldr	r1, [r7, #4]
 80066ee:	4613      	mov	r3, r2
 80066f0:	00db      	lsls	r3, r3, #3
 80066f2:	4413      	add	r3, r2
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	440b      	add	r3, r1
 80066f8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80066fc:	2200      	movs	r2, #0
 80066fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	3301      	adds	r3, #1
 8006704:	73fb      	strb	r3, [r7, #15]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	791b      	ldrb	r3, [r3, #4]
 800670a:	7bfa      	ldrb	r2, [r7, #15]
 800670c:	429a      	cmp	r2, r3
 800670e:	d3b5      	bcc.n	800667c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6818      	ldr	r0, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	7c1a      	ldrb	r2, [r3, #16]
 8006718:	f88d 2000 	strb.w	r2, [sp]
 800671c:	3304      	adds	r3, #4
 800671e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006720:	f008 f98a 	bl	800ea38 <USB_DevInit>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d005      	beq.n	8006736 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2202      	movs	r2, #2
 800672e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e013      	b.n	800675e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	7b1b      	ldrb	r3, [r3, #12]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d102      	bne.n	8006752 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f80a 	bl	8006766 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4618      	mov	r0, r3
 8006758:	f008 fb57 	bl	800ee0a <USB_DevDisconnect>

  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}

08006766 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006766:	b480      	push	{r7}
 8006768:	b085      	sub	sp, #20
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006798:	f043 0303 	orr.w	r3, r3, #3
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
	...

080067b0 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80067b0:	b480      	push	{r7}
 80067b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80067b4:	4b05      	ldr	r3, [pc, #20]	@ (80067cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80067b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b8:	4a04      	ldr	r2, [pc, #16]	@ (80067cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80067c0:	bf00      	nop
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	46020800 	.word	0x46020800

080067d0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80067d8:	4b39      	ldr	r3, [pc, #228]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80067da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80067e0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d10b      	bne.n	8006802 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067f0:	d905      	bls.n	80067fe <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80067f2:	4b33      	ldr	r3, [pc, #204]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	4a32      	ldr	r2, [pc, #200]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80067f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067fc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80067fe:	2300      	movs	r3, #0
 8006800:	e057      	b.n	80068b2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006808:	d90a      	bls.n	8006820 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800680a:	4b2d      	ldr	r3, [pc, #180]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4313      	orrs	r3, r2
 8006816:	4a2a      	ldr	r2, [pc, #168]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006818:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800681c:	60d3      	str	r3, [r2, #12]
 800681e:	e007      	b.n	8006830 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8006820:	4b27      	ldr	r3, [pc, #156]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006828:	4925      	ldr	r1, [pc, #148]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4313      	orrs	r3, r2
 800682e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006830:	4b24      	ldr	r3, [pc, #144]	@ (80068c4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a24      	ldr	r2, [pc, #144]	@ (80068c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006836:	fba2 2303 	umull	r2, r3, r2, r3
 800683a:	099b      	lsrs	r3, r3, #6
 800683c:	2232      	movs	r2, #50	@ 0x32
 800683e:	fb02 f303 	mul.w	r3, r2, r3
 8006842:	4a21      	ldr	r2, [pc, #132]	@ (80068c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006844:	fba2 2303 	umull	r2, r3, r2, r3
 8006848:	099b      	lsrs	r3, r3, #6
 800684a:	3301      	adds	r3, #1
 800684c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800684e:	e002      	b.n	8006856 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3b01      	subs	r3, #1
 8006854:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006856:	4b1a      	ldr	r3, [pc, #104]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d102      	bne.n	8006868 <HAL_PWREx_ControlVoltageScaling+0x98>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1f3      	bne.n	8006850 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d01b      	beq.n	80068a6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800686e:	4b15      	ldr	r3, [pc, #84]	@ (80068c4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a15      	ldr	r2, [pc, #84]	@ (80068c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006874:	fba2 2303 	umull	r2, r3, r2, r3
 8006878:	099b      	lsrs	r3, r3, #6
 800687a:	2232      	movs	r2, #50	@ 0x32
 800687c:	fb02 f303 	mul.w	r3, r2, r3
 8006880:	4a11      	ldr	r2, [pc, #68]	@ (80068c8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006882:	fba2 2303 	umull	r2, r3, r2, r3
 8006886:	099b      	lsrs	r3, r3, #6
 8006888:	3301      	adds	r3, #1
 800688a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800688c:	e002      	b.n	8006894 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	3b01      	subs	r3, #1
 8006892:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006894:	4b0a      	ldr	r3, [pc, #40]	@ (80068c0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006898:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d102      	bne.n	80068a6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1f3      	bne.n	800688e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d101      	bne.n	80068b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e000      	b.n	80068b2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	46020800 	.word	0x46020800
 80068c4:	20000000 	.word	0x20000000
 80068c8:	10624dd3 	.word	0x10624dd3

080068cc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80068cc:	b480      	push	{r7}
 80068ce:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80068d0:	4b04      	ldr	r3, [pc, #16]	@ (80068e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80068d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80068d8:	4618      	mov	r0, r3
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	46020800 	.word	0x46020800

080068e8 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80068f0:	4b22      	ldr	r3, [pc, #136]	@ (800697c <HAL_PWREx_ConfigSupply+0x94>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a22      	ldr	r2, [pc, #136]	@ (8006980 <HAL_PWREx_ConfigSupply+0x98>)
 80068f6:	fba2 2303 	umull	r2, r3, r2, r3
 80068fa:	099b      	lsrs	r3, r3, #6
 80068fc:	2232      	movs	r2, #50	@ 0x32
 80068fe:	fb02 f303 	mul.w	r3, r2, r3
 8006902:	4a1f      	ldr	r2, [pc, #124]	@ (8006980 <HAL_PWREx_ConfigSupply+0x98>)
 8006904:	fba2 2303 	umull	r2, r3, r2, r3
 8006908:	099b      	lsrs	r3, r3, #6
 800690a:	3301      	adds	r3, #1
 800690c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d113      	bne.n	800693c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8006914:	4b1b      	ldr	r3, [pc, #108]	@ (8006984 <HAL_PWREx_ConfigSupply+0x9c>)
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	4a1a      	ldr	r2, [pc, #104]	@ (8006984 <HAL_PWREx_ConfigSupply+0x9c>)
 800691a:	f023 0302 	bic.w	r3, r3, #2
 800691e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8006920:	e002      	b.n	8006928 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	3b01      	subs	r3, #1
 8006926:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8006928:	4b16      	ldr	r3, [pc, #88]	@ (8006984 <HAL_PWREx_ConfigSupply+0x9c>)
 800692a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800692c:	f003 0302 	and.w	r3, r3, #2
 8006930:	2b02      	cmp	r3, #2
 8006932:	d116      	bne.n	8006962 <HAL_PWREx_ConfigSupply+0x7a>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f3      	bne.n	8006922 <HAL_PWREx_ConfigSupply+0x3a>
 800693a:	e012      	b.n	8006962 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800693c:	4b11      	ldr	r3, [pc, #68]	@ (8006984 <HAL_PWREx_ConfigSupply+0x9c>)
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	4a10      	ldr	r2, [pc, #64]	@ (8006984 <HAL_PWREx_ConfigSupply+0x9c>)
 8006942:	f043 0302 	orr.w	r3, r3, #2
 8006946:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8006948:	e002      	b.n	8006950 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	3b01      	subs	r3, #1
 800694e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8006950:	4b0c      	ldr	r3, [pc, #48]	@ (8006984 <HAL_PWREx_ConfigSupply+0x9c>)
 8006952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006954:	f003 0302 	and.w	r3, r3, #2
 8006958:	2b00      	cmp	r3, #0
 800695a:	d102      	bne.n	8006962 <HAL_PWREx_ConfigSupply+0x7a>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1f3      	bne.n	800694a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e000      	b.n	800696e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	20000000 	.word	0x20000000
 8006980:	10624dd3 	.word	0x10624dd3
 8006984:	46020800 	.word	0x46020800

08006988 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006988:	b480      	push	{r7}
 800698a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 800698c:	4b05      	ldr	r3, [pc, #20]	@ (80069a4 <HAL_PWREx_EnableVddUSB+0x1c>)
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	4a04      	ldr	r2, [pc, #16]	@ (80069a4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006996:	6113      	str	r3, [r2, #16]
}
 8006998:	bf00      	nop
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	46020800 	.word	0x46020800

080069a8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80069ac:	4b05      	ldr	r3, [pc, #20]	@ (80069c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	4a04      	ldr	r2, [pc, #16]	@ (80069c4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80069b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80069b6:	6113      	str	r3, [r2, #16]
}
 80069b8:	bf00      	nop
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	46020800 	.word	0x46020800

080069c8 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 80069cc:	4b05      	ldr	r3, [pc, #20]	@ (80069e4 <HAL_PWREx_EnableVddA+0x1c>)
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	4a04      	ldr	r2, [pc, #16]	@ (80069e4 <HAL_PWREx_EnableVddA+0x1c>)
 80069d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069d6:	6113      	str	r3, [r2, #16]
}
 80069d8:	bf00      	nop
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	46020800 	.word	0x46020800

080069e8 <HAL_PWREx_EnableUSBHSTranceiverSupply>:
/**
  * @brief  Enable the internal USB HS transceiver supply.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBHSTranceiverSupply(void)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
  uint32_t vos;

  /* Get the system applied voltage scaling range */
  vos = HAL_PWREx_GetVoltageRange();
 80069ee:	f7ff ff6d 	bl	80068cc <HAL_PWREx_GetVoltageRange>
 80069f2:	6078      	str	r0, [r7, #4]

  /* Check the system applied voltage scaling range */
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069fa:	d003      	beq.n	8006a04 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x1c>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a02:	d107      	bne.n	8006a14 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2c>
  {
    SET_BIT(PWR->VOSR, (PWR_VOSR_USBPWREN | PWR_VOSR_USBBOOSTEN));
 8006a04:	4b06      	ldr	r3, [pc, #24]	@ (8006a20 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	4a05      	ldr	r2, [pc, #20]	@ (8006a20 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8006a0a:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 8006a0e:	60d3      	str	r3, [r2, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	e000      	b.n	8006a16 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2e>
    return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3708      	adds	r7, #8
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	46020800 	.word	0x46020800

08006a24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08e      	sub	sp, #56	@ 0x38
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d102      	bne.n	8006a3e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	f000 bec8 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a3e:	4b99      	ldr	r3, [pc, #612]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	f003 030c 	and.w	r3, r3, #12
 8006a46:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a48:	4b96      	ldr	r3, [pc, #600]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4c:	f003 0303 	and.w	r3, r3, #3
 8006a50:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0310 	and.w	r3, r3, #16
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 816c 	beq.w	8006d38 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d007      	beq.n	8006a76 <HAL_RCC_OscConfig+0x52>
 8006a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a68:	2b0c      	cmp	r3, #12
 8006a6a:	f040 80de 	bne.w	8006c2a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	f040 80da 	bne.w	8006c2a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	69db      	ldr	r3, [r3, #28]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d102      	bne.n	8006a84 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	f000 bea5 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a88:	4b86      	ldr	r3, [pc, #536]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d004      	beq.n	8006a9e <HAL_RCC_OscConfig+0x7a>
 8006a94:	4b83      	ldr	r3, [pc, #524]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006a9c:	e005      	b.n	8006aaa <HAL_RCC_OscConfig+0x86>
 8006a9e:	4b81      	ldr	r3, [pc, #516]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006aa0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006aa4:	041b      	lsls	r3, r3, #16
 8006aa6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d255      	bcs.n	8006b5a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10a      	bne.n	8006aca <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f001 f9d9 	bl	8007e70 <RCC_SetFlashLatencyFromMSIRange>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d002      	beq.n	8006aca <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	f000 be82 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006aca:	4b76      	ldr	r3, [pc, #472]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	4a75      	ldr	r2, [pc, #468]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006ad0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006ad4:	6093      	str	r3, [r2, #8]
 8006ad6:	4b73      	ldr	r3, [pc, #460]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae2:	4970      	ldr	r1, [pc, #448]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aec:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006af0:	d309      	bcc.n	8006b06 <HAL_RCC_OscConfig+0xe2>
 8006af2:	4b6c      	ldr	r3, [pc, #432]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	f023 021f 	bic.w	r2, r3, #31
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	4969      	ldr	r1, [pc, #420]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b00:	4313      	orrs	r3, r2
 8006b02:	60cb      	str	r3, [r1, #12]
 8006b04:	e07e      	b.n	8006c04 <HAL_RCC_OscConfig+0x1e0>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	da0a      	bge.n	8006b24 <HAL_RCC_OscConfig+0x100>
 8006b0e:	4b65      	ldr	r3, [pc, #404]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	015b      	lsls	r3, r3, #5
 8006b1c:	4961      	ldr	r1, [pc, #388]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	60cb      	str	r3, [r1, #12]
 8006b22:	e06f      	b.n	8006c04 <HAL_RCC_OscConfig+0x1e0>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b2c:	d30a      	bcc.n	8006b44 <HAL_RCC_OscConfig+0x120>
 8006b2e:	4b5d      	ldr	r3, [pc, #372]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	029b      	lsls	r3, r3, #10
 8006b3c:	4959      	ldr	r1, [pc, #356]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60cb      	str	r3, [r1, #12]
 8006b42:	e05f      	b.n	8006c04 <HAL_RCC_OscConfig+0x1e0>
 8006b44:	4b57      	ldr	r3, [pc, #348]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a1b      	ldr	r3, [r3, #32]
 8006b50:	03db      	lsls	r3, r3, #15
 8006b52:	4954      	ldr	r1, [pc, #336]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60cb      	str	r3, [r1, #12]
 8006b58:	e054      	b.n	8006c04 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006b5a:	4b52      	ldr	r3, [pc, #328]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	4a51      	ldr	r2, [pc, #324]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b64:	6093      	str	r3, [r2, #8]
 8006b66:	4b4f      	ldr	r3, [pc, #316]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b72:	494c      	ldr	r1, [pc, #304]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006b80:	d309      	bcc.n	8006b96 <HAL_RCC_OscConfig+0x172>
 8006b82:	4b48      	ldr	r3, [pc, #288]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	f023 021f 	bic.w	r2, r3, #31
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	4945      	ldr	r1, [pc, #276]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006b90:	4313      	orrs	r3, r2
 8006b92:	60cb      	str	r3, [r1, #12]
 8006b94:	e028      	b.n	8006be8 <HAL_RCC_OscConfig+0x1c4>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	da0a      	bge.n	8006bb4 <HAL_RCC_OscConfig+0x190>
 8006b9e:	4b41      	ldr	r3, [pc, #260]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	015b      	lsls	r3, r3, #5
 8006bac:	493d      	ldr	r1, [pc, #244]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	60cb      	str	r3, [r1, #12]
 8006bb2:	e019      	b.n	8006be8 <HAL_RCC_OscConfig+0x1c4>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bbc:	d30a      	bcc.n	8006bd4 <HAL_RCC_OscConfig+0x1b0>
 8006bbe:	4b39      	ldr	r3, [pc, #228]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	029b      	lsls	r3, r3, #10
 8006bcc:	4935      	ldr	r1, [pc, #212]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60cb      	str	r3, [r1, #12]
 8006bd2:	e009      	b.n	8006be8 <HAL_RCC_OscConfig+0x1c4>
 8006bd4:	4b33      	ldr	r3, [pc, #204]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	03db      	lsls	r3, r3, #15
 8006be2:	4930      	ldr	r1, [pc, #192]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10a      	bne.n	8006c04 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f001 f93c 	bl	8007e70 <RCC_SetFlashLatencyFromMSIRange>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d002      	beq.n	8006c04 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	f000 bde5 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8006c04:	f001 f8de 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006c08:	4b27      	ldr	r3, [pc, #156]	@ (8006ca8 <HAL_RCC_OscConfig+0x284>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7fc fa09 	bl	8003024 <HAL_InitTick>
 8006c12:	4603      	mov	r3, r0
 8006c14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8006c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f000 808a 	beq.w	8006d36 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8006c22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c26:	f000 bdd2 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	69db      	ldr	r3, [r3, #28]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d066      	beq.n	8006d00 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8006c32:	4b1c      	ldr	r3, [pc, #112]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a1b      	ldr	r2, [pc, #108]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c38:	f043 0301 	orr.w	r3, r3, #1
 8006c3c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006c3e:	f7fc fa7b 	bl	8003138 <HAL_GetTick>
 8006c42:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006c44:	e009      	b.n	8006c5a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c46:	f7fc fa77 	bl	8003138 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d902      	bls.n	8006c5a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	f000 bdba 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006c5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0304 	and.w	r3, r3, #4
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d0ef      	beq.n	8006c46 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006c66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c70:	6093      	str	r3, [r2, #8]
 8006c72:	4b0c      	ldr	r3, [pc, #48]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7e:	4909      	ldr	r1, [pc, #36]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006c8c:	d30e      	bcc.n	8006cac <HAL_RCC_OscConfig+0x288>
 8006c8e:	4b05      	ldr	r3, [pc, #20]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	f023 021f 	bic.w	r2, r3, #31
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
 8006c9a:	4902      	ldr	r1, [pc, #8]	@ (8006ca4 <HAL_RCC_OscConfig+0x280>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	60cb      	str	r3, [r1, #12]
 8006ca0:	e04a      	b.n	8006d38 <HAL_RCC_OscConfig+0x314>
 8006ca2:	bf00      	nop
 8006ca4:	46020c00 	.word	0x46020c00
 8006ca8:	20000004 	.word	0x20000004
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	da0a      	bge.n	8006cca <HAL_RCC_OscConfig+0x2a6>
 8006cb4:	4b98      	ldr	r3, [pc, #608]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	015b      	lsls	r3, r3, #5
 8006cc2:	4995      	ldr	r1, [pc, #596]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60cb      	str	r3, [r1, #12]
 8006cc8:	e036      	b.n	8006d38 <HAL_RCC_OscConfig+0x314>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cd2:	d30a      	bcc.n	8006cea <HAL_RCC_OscConfig+0x2c6>
 8006cd4:	4b90      	ldr	r3, [pc, #576]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	029b      	lsls	r3, r3, #10
 8006ce2:	498d      	ldr	r1, [pc, #564]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60cb      	str	r3, [r1, #12]
 8006ce8:	e026      	b.n	8006d38 <HAL_RCC_OscConfig+0x314>
 8006cea:	4b8b      	ldr	r3, [pc, #556]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	03db      	lsls	r3, r3, #15
 8006cf8:	4987      	ldr	r1, [pc, #540]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	60cb      	str	r3, [r1, #12]
 8006cfe:	e01b      	b.n	8006d38 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8006d00:	4b85      	ldr	r3, [pc, #532]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a84      	ldr	r2, [pc, #528]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d06:	f023 0301 	bic.w	r3, r3, #1
 8006d0a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006d0c:	f7fc fa14 	bl	8003138 <HAL_GetTick>
 8006d10:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8006d12:	e009      	b.n	8006d28 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d14:	f7fc fa10 	bl	8003138 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d902      	bls.n	8006d28 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	f000 bd53 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8006d28:	4b7b      	ldr	r3, [pc, #492]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0304 	and.w	r3, r3, #4
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1ef      	bne.n	8006d14 <HAL_RCC_OscConfig+0x2f0>
 8006d34:	e000      	b.n	8006d38 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006d36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0301 	and.w	r3, r3, #1
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 808b 	beq.w	8006e5c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d005      	beq.n	8006d58 <HAL_RCC_OscConfig+0x334>
 8006d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4e:	2b0c      	cmp	r3, #12
 8006d50:	d109      	bne.n	8006d66 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d54:	2b03      	cmp	r3, #3
 8006d56:	d106      	bne.n	8006d66 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d17d      	bne.n	8006e5c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	f000 bd34 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d6e:	d106      	bne.n	8006d7e <HAL_RCC_OscConfig+0x35a>
 8006d70:	4b69      	ldr	r3, [pc, #420]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a68      	ldr	r2, [pc, #416]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d7a:	6013      	str	r3, [r2, #0]
 8006d7c:	e041      	b.n	8006e02 <HAL_RCC_OscConfig+0x3de>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d86:	d112      	bne.n	8006dae <HAL_RCC_OscConfig+0x38a>
 8006d88:	4b63      	ldr	r3, [pc, #396]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a62      	ldr	r2, [pc, #392]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d8e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d92:	6013      	str	r3, [r2, #0]
 8006d94:	4b60      	ldr	r3, [pc, #384]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a5f      	ldr	r2, [pc, #380]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006d9a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006d9e:	6013      	str	r3, [r2, #0]
 8006da0:	4b5d      	ldr	r3, [pc, #372]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a5c      	ldr	r2, [pc, #368]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006daa:	6013      	str	r3, [r2, #0]
 8006dac:	e029      	b.n	8006e02 <HAL_RCC_OscConfig+0x3de>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8006db6:	d112      	bne.n	8006dde <HAL_RCC_OscConfig+0x3ba>
 8006db8:	4b57      	ldr	r3, [pc, #348]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a56      	ldr	r2, [pc, #344]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006dc2:	6013      	str	r3, [r2, #0]
 8006dc4:	4b54      	ldr	r3, [pc, #336]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a53      	ldr	r2, [pc, #332]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dce:	6013      	str	r3, [r2, #0]
 8006dd0:	4b51      	ldr	r3, [pc, #324]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a50      	ldr	r2, [pc, #320]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dda:	6013      	str	r3, [r2, #0]
 8006ddc:	e011      	b.n	8006e02 <HAL_RCC_OscConfig+0x3de>
 8006dde:	4b4e      	ldr	r3, [pc, #312]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a4d      	ldr	r2, [pc, #308]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	4b4b      	ldr	r3, [pc, #300]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a4a      	ldr	r2, [pc, #296]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	4b48      	ldr	r3, [pc, #288]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a47      	ldr	r2, [pc, #284]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006dfc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006e00:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d014      	beq.n	8006e34 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8006e0a:	f7fc f995 	bl	8003138 <HAL_GetTick>
 8006e0e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e10:	e009      	b.n	8006e26 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e12:	f7fc f991 	bl	8003138 <HAL_GetTick>
 8006e16:	4602      	mov	r2, r0
 8006e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1a:	1ad3      	subs	r3, r2, r3
 8006e1c:	2b64      	cmp	r3, #100	@ 0x64
 8006e1e:	d902      	bls.n	8006e26 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8006e20:	2303      	movs	r3, #3
 8006e22:	f000 bcd4 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e26:	4b3c      	ldr	r3, [pc, #240]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d0ef      	beq.n	8006e12 <HAL_RCC_OscConfig+0x3ee>
 8006e32:	e013      	b.n	8006e5c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8006e34:	f7fc f980 	bl	8003138 <HAL_GetTick>
 8006e38:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e3a:	e009      	b.n	8006e50 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e3c:	f7fc f97c 	bl	8003138 <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	2b64      	cmp	r3, #100	@ 0x64
 8006e48:	d902      	bls.n	8006e50 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	f000 bcbf 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e50:	4b31      	ldr	r3, [pc, #196]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1ef      	bne.n	8006e3c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0302 	and.w	r3, r3, #2
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d05f      	beq.n	8006f28 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	d005      	beq.n	8006e7a <HAL_RCC_OscConfig+0x456>
 8006e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e70:	2b0c      	cmp	r3, #12
 8006e72:	d114      	bne.n	8006e9e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e76:	2b02      	cmp	r3, #2
 8006e78:	d111      	bne.n	8006e9e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d102      	bne.n	8006e88 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	f000 bca3 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8006e88:	4b23      	ldr	r3, [pc, #140]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	041b      	lsls	r3, r3, #16
 8006e96:	4920      	ldr	r1, [pc, #128]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006e9c:	e044      	b.n	8006f28 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d024      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8006ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006eb0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006eb2:	f7fc f941 	bl	8003138 <HAL_GetTick>
 8006eb6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006eb8:	e009      	b.n	8006ece <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eba:	f7fc f93d 	bl	8003138 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d902      	bls.n	8006ece <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	f000 bc80 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ece:	4b12      	ldr	r3, [pc, #72]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d0ef      	beq.n	8006eba <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8006eda:	4b0f      	ldr	r3, [pc, #60]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	041b      	lsls	r3, r3, #16
 8006ee8:	490b      	ldr	r1, [pc, #44]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006eea:	4313      	orrs	r3, r2
 8006eec:	610b      	str	r3, [r1, #16]
 8006eee:	e01b      	b.n	8006f28 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8006ef0:	4b09      	ldr	r3, [pc, #36]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a08      	ldr	r2, [pc, #32]	@ (8006f18 <HAL_RCC_OscConfig+0x4f4>)
 8006ef6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006efa:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006efc:	f7fc f91c 	bl	8003138 <HAL_GetTick>
 8006f00:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f02:	e00b      	b.n	8006f1c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f04:	f7fc f918 	bl	8003138 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d904      	bls.n	8006f1c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	f000 bc5b 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
 8006f18:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f1c:	4baf      	ldr	r3, [pc, #700]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1ed      	bne.n	8006f04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0308 	and.w	r3, r3, #8
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 80c8 	beq.w	80070c6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8006f36:	2300      	movs	r3, #0
 8006f38:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f3c:	4ba7      	ldr	r3, [pc, #668]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f42:	f003 0304 	and.w	r3, r3, #4
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d111      	bne.n	8006f6e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f4a:	4ba4      	ldr	r3, [pc, #656]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f50:	4aa2      	ldr	r2, [pc, #648]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006f52:	f043 0304 	orr.w	r3, r3, #4
 8006f56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006f5a:	4ba0      	ldr	r3, [pc, #640]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f60:	f003 0304 	and.w	r3, r3, #4
 8006f64:	617b      	str	r3, [r7, #20]
 8006f66:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006f6e:	4b9c      	ldr	r3, [pc, #624]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 8006f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d119      	bne.n	8006fae <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006f7a:	4b99      	ldr	r3, [pc, #612]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 8006f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f7e:	4a98      	ldr	r2, [pc, #608]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 8006f80:	f043 0301 	orr.w	r3, r3, #1
 8006f84:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f86:	f7fc f8d7 	bl	8003138 <HAL_GetTick>
 8006f8a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006f8c:	e009      	b.n	8006fa2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f8e:	f7fc f8d3 	bl	8003138 <HAL_GetTick>
 8006f92:	4602      	mov	r2, r0
 8006f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f96:	1ad3      	subs	r3, r2, r3
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d902      	bls.n	8006fa2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	f000 bc16 	b.w	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006fa2:	4b8f      	ldr	r3, [pc, #572]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 8006fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d0ef      	beq.n	8006f8e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d05f      	beq.n	8007076 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8006fb6:	4b89      	ldr	r3, [pc, #548]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006fbc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	699a      	ldr	r2, [r3, #24]
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d037      	beq.n	800703c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8006fcc:	6a3b      	ldr	r3, [r7, #32]
 8006fce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d006      	beq.n	8006fe4 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e3f4      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8006fe4:	6a3b      	ldr	r3, [r7, #32]
 8006fe6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d01b      	beq.n	8007026 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8006fee:	4b7b      	ldr	r3, [pc, #492]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ff4:	4a79      	ldr	r2, [pc, #484]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8006ff6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8006ffa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8006ffe:	f7fc f89b 	bl	8003138 <HAL_GetTick>
 8007002:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007004:	e008      	b.n	8007018 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007006:	f7fc f897 	bl	8003138 <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	2b05      	cmp	r3, #5
 8007012:	d901      	bls.n	8007018 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007014:	2303      	movs	r3, #3
 8007016:	e3da      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007018:	4b70      	ldr	r3, [pc, #448]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800701a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800701e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1ef      	bne.n	8007006 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007026:	4b6d      	ldr	r3, [pc, #436]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800702c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	699b      	ldr	r3, [r3, #24]
 8007034:	4969      	ldr	r1, [pc, #420]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007036:	4313      	orrs	r3, r2
 8007038:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800703c:	4b67      	ldr	r3, [pc, #412]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800703e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007042:	4a66      	ldr	r2, [pc, #408]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007044:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007048:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800704c:	f7fc f874 	bl	8003138 <HAL_GetTick>
 8007050:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007052:	e008      	b.n	8007066 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007054:	f7fc f870 	bl	8003138 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	2b05      	cmp	r3, #5
 8007060:	d901      	bls.n	8007066 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e3b3      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007066:	4b5d      	ldr	r3, [pc, #372]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007068:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800706c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d0ef      	beq.n	8007054 <HAL_RCC_OscConfig+0x630>
 8007074:	e01b      	b.n	80070ae <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007076:	4b59      	ldr	r3, [pc, #356]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007078:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800707c:	4a57      	ldr	r2, [pc, #348]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800707e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007082:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007086:	f7fc f857 	bl	8003138 <HAL_GetTick>
 800708a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800708c:	e008      	b.n	80070a0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800708e:	f7fc f853 	bl	8003138 <HAL_GetTick>
 8007092:	4602      	mov	r2, r0
 8007094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	2b05      	cmp	r3, #5
 800709a:	d901      	bls.n	80070a0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e396      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80070a0:	4b4e      	ldr	r3, [pc, #312]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1ef      	bne.n	800708e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80070ae:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d107      	bne.n	80070c6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070b6:	4b49      	ldr	r3, [pc, #292]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070bc:	4a47      	ldr	r2, [pc, #284]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070be:	f023 0304 	bic.w	r3, r3, #4
 80070c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0304 	and.w	r3, r3, #4
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	f000 8111 	beq.w	80072f6 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80070d4:	2300      	movs	r3, #0
 80070d6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070da:	4b40      	ldr	r3, [pc, #256]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070e0:	f003 0304 	and.w	r3, r3, #4
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d111      	bne.n	800710c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070e8:	4b3c      	ldr	r3, [pc, #240]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070ee:	4a3b      	ldr	r2, [pc, #236]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070f0:	f043 0304 	orr.w	r3, r3, #4
 80070f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80070f8:	4b38      	ldr	r3, [pc, #224]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80070fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	613b      	str	r3, [r7, #16]
 8007104:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007106:	2301      	movs	r3, #1
 8007108:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800710c:	4b34      	ldr	r3, [pc, #208]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 800710e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007110:	f003 0301 	and.w	r3, r3, #1
 8007114:	2b00      	cmp	r3, #0
 8007116:	d118      	bne.n	800714a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007118:	4b31      	ldr	r3, [pc, #196]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 800711a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800711c:	4a30      	ldr	r2, [pc, #192]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 800711e:	f043 0301 	orr.w	r3, r3, #1
 8007122:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007124:	f7fc f808 	bl	8003138 <HAL_GetTick>
 8007128:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800712a:	e008      	b.n	800713e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800712c:	f7fc f804 	bl	8003138 <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	2b02      	cmp	r3, #2
 8007138:	d901      	bls.n	800713e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e347      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800713e:	4b28      	ldr	r3, [pc, #160]	@ (80071e0 <HAL_RCC_OscConfig+0x7bc>)
 8007140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0f0      	beq.n	800712c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d01f      	beq.n	8007196 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f003 0304 	and.w	r3, r3, #4
 800715e:	2b00      	cmp	r3, #0
 8007160:	d010      	beq.n	8007184 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007162:	4b1e      	ldr	r3, [pc, #120]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007164:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007168:	4a1c      	ldr	r2, [pc, #112]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800716a:	f043 0304 	orr.w	r3, r3, #4
 800716e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007172:	4b1a      	ldr	r3, [pc, #104]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007174:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007178:	4a18      	ldr	r2, [pc, #96]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800717a:	f043 0301 	orr.w	r3, r3, #1
 800717e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007182:	e018      	b.n	80071b6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007184:	4b15      	ldr	r3, [pc, #84]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007186:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800718a:	4a14      	ldr	r2, [pc, #80]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800718c:	f043 0301 	orr.w	r3, r3, #1
 8007190:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007194:	e00f      	b.n	80071b6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007196:	4b11      	ldr	r3, [pc, #68]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 8007198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800719c:	4a0f      	ldr	r2, [pc, #60]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 800719e:	f023 0301 	bic.w	r3, r3, #1
 80071a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80071a6:	4b0d      	ldr	r3, [pc, #52]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80071a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ac:	4a0b      	ldr	r2, [pc, #44]	@ (80071dc <HAL_RCC_OscConfig+0x7b8>)
 80071ae:	f023 0304 	bic.w	r3, r3, #4
 80071b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d057      	beq.n	800726e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80071be:	f7fb ffbb 	bl	8003138 <HAL_GetTick>
 80071c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071c4:	e00e      	b.n	80071e4 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071c6:	f7fb ffb7 	bl	8003138 <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d905      	bls.n	80071e4 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e2f8      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
 80071dc:	46020c00 	.word	0x46020c00
 80071e0:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071e4:	4b9c      	ldr	r3, [pc, #624]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80071e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d0e9      	beq.n	80071c6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d01b      	beq.n	8007236 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80071fe:	4b96      	ldr	r3, [pc, #600]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007204:	4a94      	ldr	r2, [pc, #592]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800720a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800720e:	e00a      	b.n	8007226 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007210:	f7fb ff92 	bl	8003138 <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800721e:	4293      	cmp	r3, r2
 8007220:	d901      	bls.n	8007226 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e2d3      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007226:	4b8c      	ldr	r3, [pc, #560]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800722c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0ed      	beq.n	8007210 <HAL_RCC_OscConfig+0x7ec>
 8007234:	e053      	b.n	80072de <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007236:	4b88      	ldr	r3, [pc, #544]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007238:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800723c:	4a86      	ldr	r2, [pc, #536]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 800723e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007242:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007246:	e00a      	b.n	800725e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007248:	f7fb ff76 	bl	8003138 <HAL_GetTick>
 800724c:	4602      	mov	r2, r0
 800724e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007256:	4293      	cmp	r3, r2
 8007258:	d901      	bls.n	800725e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e2b7      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800725e:	4b7e      	ldr	r3, [pc, #504]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007260:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1ed      	bne.n	8007248 <HAL_RCC_OscConfig+0x824>
 800726c:	e037      	b.n	80072de <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800726e:	f7fb ff63 	bl	8003138 <HAL_GetTick>
 8007272:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007274:	e00a      	b.n	800728c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007276:	f7fb ff5f 	bl	8003138 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007284:	4293      	cmp	r3, r2
 8007286:	d901      	bls.n	800728c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8007288:	2303      	movs	r3, #3
 800728a:	e2a0      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800728c:	4b72      	ldr	r3, [pc, #456]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 800728e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007292:	f003 0302 	and.w	r3, r3, #2
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1ed      	bne.n	8007276 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800729a:	4b6f      	ldr	r3, [pc, #444]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 800729c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d01a      	beq.n	80072de <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80072a8:	4b6b      	ldr	r3, [pc, #428]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80072aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072ae:	4a6a      	ldr	r2, [pc, #424]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80072b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80072b8:	e00a      	b.n	80072d0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072ba:	f7fb ff3d 	bl	8003138 <HAL_GetTick>
 80072be:	4602      	mov	r2, r0
 80072c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d901      	bls.n	80072d0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e27e      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80072d0:	4b61      	ldr	r3, [pc, #388]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80072d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1ed      	bne.n	80072ba <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80072de:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d107      	bne.n	80072f6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072e6:	4b5c      	ldr	r3, [pc, #368]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80072e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072ec:	4a5a      	ldr	r2, [pc, #360]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80072ee:	f023 0304 	bic.w	r3, r3, #4
 80072f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0320 	and.w	r3, r3, #32
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d036      	beq.n	8007370 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007306:	2b00      	cmp	r3, #0
 8007308:	d019      	beq.n	800733e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800730a:	4b53      	ldr	r3, [pc, #332]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a52      	ldr	r2, [pc, #328]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007310:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007314:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007316:	f7fb ff0f 	bl	8003138 <HAL_GetTick>
 800731a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800731c:	e008      	b.n	8007330 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800731e:	f7fb ff0b 	bl	8003138 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	2b02      	cmp	r3, #2
 800732a:	d901      	bls.n	8007330 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e24e      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007330:	4b49      	ldr	r3, [pc, #292]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d0f0      	beq.n	800731e <HAL_RCC_OscConfig+0x8fa>
 800733c:	e018      	b.n	8007370 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800733e:	4b46      	ldr	r3, [pc, #280]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a45      	ldr	r2, [pc, #276]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007344:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007348:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800734a:	f7fb fef5 	bl	8003138 <HAL_GetTick>
 800734e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007350:	e008      	b.n	8007364 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007352:	f7fb fef1 	bl	8003138 <HAL_GetTick>
 8007356:	4602      	mov	r2, r0
 8007358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	2b02      	cmp	r3, #2
 800735e:	d901      	bls.n	8007364 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e234      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007364:	4b3c      	ldr	r3, [pc, #240]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1f0      	bne.n	8007352 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007378:	2b00      	cmp	r3, #0
 800737a:	d036      	beq.n	80073ea <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007380:	2b00      	cmp	r3, #0
 8007382:	d019      	beq.n	80073b8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8007384:	4b34      	ldr	r3, [pc, #208]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a33      	ldr	r2, [pc, #204]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 800738a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800738e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007390:	f7fb fed2 	bl	8003138 <HAL_GetTick>
 8007394:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007396:	e008      	b.n	80073aa <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007398:	f7fb fece 	bl	8003138 <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d901      	bls.n	80073aa <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80073a6:	2303      	movs	r3, #3
 80073a8:	e211      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80073aa:	4b2b      	ldr	r3, [pc, #172]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d0f0      	beq.n	8007398 <HAL_RCC_OscConfig+0x974>
 80073b6:	e018      	b.n	80073ea <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80073b8:	4b27      	ldr	r3, [pc, #156]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a26      	ldr	r2, [pc, #152]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80073be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073c2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80073c4:	f7fb feb8 	bl	8003138 <HAL_GetTick>
 80073c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80073ca:	e008      	b.n	80073de <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80073cc:	f7fb feb4 	bl	8003138 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d901      	bls.n	80073de <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e1f7      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80073de:	4b1e      	ldr	r3, [pc, #120]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1f0      	bne.n	80073cc <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d07f      	beq.n	80074f6 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d062      	beq.n	80074c4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80073fe:	4b16      	ldr	r3, [pc, #88]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	4a15      	ldr	r2, [pc, #84]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007404:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007408:	6093      	str	r3, [r2, #8]
 800740a:	4b13      	ldr	r3, [pc, #76]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007416:	4910      	ldr	r1, [pc, #64]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007418:	4313      	orrs	r3, r2
 800741a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007420:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007424:	d309      	bcc.n	800743a <HAL_RCC_OscConfig+0xa16>
 8007426:	4b0c      	ldr	r3, [pc, #48]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	f023 021f 	bic.w	r2, r3, #31
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6a1b      	ldr	r3, [r3, #32]
 8007432:	4909      	ldr	r1, [pc, #36]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007434:	4313      	orrs	r3, r2
 8007436:	60cb      	str	r3, [r1, #12]
 8007438:	e02a      	b.n	8007490 <HAL_RCC_OscConfig+0xa6c>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743e:	2b00      	cmp	r3, #0
 8007440:	da0c      	bge.n	800745c <HAL_RCC_OscConfig+0xa38>
 8007442:	4b05      	ldr	r3, [pc, #20]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a1b      	ldr	r3, [r3, #32]
 800744e:	015b      	lsls	r3, r3, #5
 8007450:	4901      	ldr	r1, [pc, #4]	@ (8007458 <HAL_RCC_OscConfig+0xa34>)
 8007452:	4313      	orrs	r3, r2
 8007454:	60cb      	str	r3, [r1, #12]
 8007456:	e01b      	b.n	8007490 <HAL_RCC_OscConfig+0xa6c>
 8007458:	46020c00 	.word	0x46020c00
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007464:	d30a      	bcc.n	800747c <HAL_RCC_OscConfig+0xa58>
 8007466:	4ba1      	ldr	r3, [pc, #644]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	029b      	lsls	r3, r3, #10
 8007474:	499d      	ldr	r1, [pc, #628]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007476:	4313      	orrs	r3, r2
 8007478:	60cb      	str	r3, [r1, #12]
 800747a:	e009      	b.n	8007490 <HAL_RCC_OscConfig+0xa6c>
 800747c:	4b9b      	ldr	r3, [pc, #620]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	03db      	lsls	r3, r3, #15
 800748a:	4998      	ldr	r1, [pc, #608]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800748c:	4313      	orrs	r3, r2
 800748e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8007490:	4b96      	ldr	r3, [pc, #600]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a95      	ldr	r2, [pc, #596]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007496:	f043 0310 	orr.w	r3, r3, #16
 800749a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800749c:	f7fb fe4c 	bl	8003138 <HAL_GetTick>
 80074a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80074a4:	f7fb fe48 	bl	8003138 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e18b      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80074b6:	4b8d      	ldr	r3, [pc, #564]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0320 	and.w	r3, r3, #32
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f0      	beq.n	80074a4 <HAL_RCC_OscConfig+0xa80>
 80074c2:	e018      	b.n	80074f6 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80074c4:	4b89      	ldr	r3, [pc, #548]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a88      	ldr	r2, [pc, #544]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80074ca:	f023 0310 	bic.w	r3, r3, #16
 80074ce:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80074d0:	f7fb fe32 	bl	8003138 <HAL_GetTick>
 80074d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80074d6:	e008      	b.n	80074ea <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80074d8:	f7fb fe2e 	bl	8003138 <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d901      	bls.n	80074ea <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e171      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80074ea:	4b80      	ldr	r3, [pc, #512]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1f0      	bne.n	80074d8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 8166 	beq.w	80077cc <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8007500:	2300      	movs	r3, #0
 8007502:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007506:	4b79      	ldr	r3, [pc, #484]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007508:	69db      	ldr	r3, [r3, #28]
 800750a:	f003 030c 	and.w	r3, r3, #12
 800750e:	2b0c      	cmp	r3, #12
 8007510:	f000 80f2 	beq.w	80076f8 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007518:	2b02      	cmp	r3, #2
 800751a:	f040 80c5 	bne.w	80076a8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800751e:	4b73      	ldr	r3, [pc, #460]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a72      	ldr	r2, [pc, #456]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007524:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007528:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800752a:	f7fb fe05 	bl	8003138 <HAL_GetTick>
 800752e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007530:	e008      	b.n	8007544 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007532:	f7fb fe01 	bl	8003138 <HAL_GetTick>
 8007536:	4602      	mov	r2, r0
 8007538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800753a:	1ad3      	subs	r3, r2, r3
 800753c:	2b02      	cmp	r3, #2
 800753e:	d901      	bls.n	8007544 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8007540:	2303      	movs	r3, #3
 8007542:	e144      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007544:	4b69      	ldr	r3, [pc, #420]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1f0      	bne.n	8007532 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007550:	4b66      	ldr	r3, [pc, #408]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007552:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b00      	cmp	r3, #0
 800755c:	d111      	bne.n	8007582 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800755e:	4b63      	ldr	r3, [pc, #396]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007560:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007564:	4a61      	ldr	r2, [pc, #388]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007566:	f043 0304 	orr.w	r3, r3, #4
 800756a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800756e:	4b5f      	ldr	r3, [pc, #380]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007570:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	60fb      	str	r3, [r7, #12]
 800757a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800757c:	2301      	movs	r3, #1
 800757e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007582:	4b5b      	ldr	r3, [pc, #364]	@ (80076f0 <HAL_RCC_OscConfig+0xccc>)
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800758a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800758e:	d102      	bne.n	8007596 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007590:	2301      	movs	r3, #1
 8007592:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007596:	4b56      	ldr	r3, [pc, #344]	@ (80076f0 <HAL_RCC_OscConfig+0xccc>)
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	4a55      	ldr	r2, [pc, #340]	@ (80076f0 <HAL_RCC_OscConfig+0xccc>)
 800759c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80075a0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80075a2:	4b52      	ldr	r3, [pc, #328]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80075a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075aa:	f023 0303 	bic.w	r3, r3, #3
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80075b6:	3a01      	subs	r2, #1
 80075b8:	0212      	lsls	r2, r2, #8
 80075ba:	4311      	orrs	r1, r2
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80075c0:	430a      	orrs	r2, r1
 80075c2:	494a      	ldr	r1, [pc, #296]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80075c4:	4313      	orrs	r3, r2
 80075c6:	628b      	str	r3, [r1, #40]	@ 0x28
 80075c8:	4b48      	ldr	r3, [pc, #288]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80075ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075cc:	4b49      	ldr	r3, [pc, #292]	@ (80076f4 <HAL_RCC_OscConfig+0xcd0>)
 80075ce:	4013      	ands	r3, r2
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80075d4:	3a01      	subs	r2, #1
 80075d6:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80075de:	3a01      	subs	r2, #1
 80075e0:	0252      	lsls	r2, r2, #9
 80075e2:	b292      	uxth	r2, r2
 80075e4:	4311      	orrs	r1, r2
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80075ea:	3a01      	subs	r2, #1
 80075ec:	0412      	lsls	r2, r2, #16
 80075ee:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80075f2:	4311      	orrs	r1, r2
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80075f8:	3a01      	subs	r2, #1
 80075fa:	0612      	lsls	r2, r2, #24
 80075fc:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007600:	430a      	orrs	r2, r1
 8007602:	493a      	ldr	r1, [pc, #232]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007604:	4313      	orrs	r3, r2
 8007606:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007608:	4b38      	ldr	r3, [pc, #224]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800760a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760c:	4a37      	ldr	r2, [pc, #220]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800760e:	f023 0310 	bic.w	r3, r3, #16
 8007612:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007618:	4a34      	ldr	r2, [pc, #208]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800761a:	00db      	lsls	r3, r3, #3
 800761c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800761e:	4b33      	ldr	r3, [pc, #204]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007622:	4a32      	ldr	r2, [pc, #200]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007624:	f043 0310 	orr.w	r3, r3, #16
 8007628:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800762a:	4b30      	ldr	r3, [pc, #192]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800762c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762e:	f023 020c 	bic.w	r2, r3, #12
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007636:	492d      	ldr	r1, [pc, #180]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007638:	4313      	orrs	r3, r2
 800763a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800763c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007640:	2b01      	cmp	r3, #1
 8007642:	d105      	bne.n	8007650 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007644:	4b2a      	ldr	r3, [pc, #168]	@ (80076f0 <HAL_RCC_OscConfig+0xccc>)
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	4a29      	ldr	r2, [pc, #164]	@ (80076f0 <HAL_RCC_OscConfig+0xccc>)
 800764a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800764e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8007650:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007654:	2b01      	cmp	r3, #1
 8007656:	d107      	bne.n	8007668 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8007658:	4b24      	ldr	r3, [pc, #144]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800765a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800765e:	4a23      	ldr	r2, [pc, #140]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007660:	f023 0304 	bic.w	r3, r3, #4
 8007664:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007668:	4b20      	ldr	r3, [pc, #128]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a1f      	ldr	r2, [pc, #124]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800766e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007672:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007674:	f7fb fd60 	bl	8003138 <HAL_GetTick>
 8007678:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800767a:	e008      	b.n	800768e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800767c:	f7fb fd5c 	bl	8003138 <HAL_GetTick>
 8007680:	4602      	mov	r2, r0
 8007682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007684:	1ad3      	subs	r3, r2, r3
 8007686:	2b02      	cmp	r3, #2
 8007688:	d901      	bls.n	800768e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e09f      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800768e:	4b17      	ldr	r3, [pc, #92]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007696:	2b00      	cmp	r3, #0
 8007698:	d0f0      	beq.n	800767c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800769a:	4b14      	ldr	r3, [pc, #80]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 800769c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769e:	4a13      	ldr	r2, [pc, #76]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80076a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076a4:	6293      	str	r3, [r2, #40]	@ 0x28
 80076a6:	e091      	b.n	80077cc <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80076a8:	4b10      	ldr	r3, [pc, #64]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a0f      	ldr	r2, [pc, #60]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80076ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076b2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80076b4:	f7fb fd40 	bl	8003138 <HAL_GetTick>
 80076b8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076bc:	f7fb fd3c 	bl	8003138 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e07f      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80076ce:	4b07      	ldr	r3, [pc, #28]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f0      	bne.n	80076bc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80076da:	4b04      	ldr	r3, [pc, #16]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80076dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076de:	4a03      	ldr	r2, [pc, #12]	@ (80076ec <HAL_RCC_OscConfig+0xcc8>)
 80076e0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80076e4:	f023 0303 	bic.w	r3, r3, #3
 80076e8:	6293      	str	r3, [r2, #40]	@ 0x28
 80076ea:	e06f      	b.n	80077cc <HAL_RCC_OscConfig+0xda8>
 80076ec:	46020c00 	.word	0x46020c00
 80076f0:	46020800 	.word	0x46020800
 80076f4:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80076f8:	4b37      	ldr	r3, [pc, #220]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 80076fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fc:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80076fe:	4b36      	ldr	r3, [pc, #216]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 8007700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007702:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007708:	2b01      	cmp	r3, #1
 800770a:	d039      	beq.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	f003 0203 	and.w	r2, r3, #3
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007716:	429a      	cmp	r2, r3
 8007718:	d132      	bne.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	0a1b      	lsrs	r3, r3, #8
 800771e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007726:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007728:	429a      	cmp	r2, r3
 800772a:	d129      	bne.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007736:	429a      	cmp	r2, r3
 8007738:	d122      	bne.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007744:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007746:	429a      	cmp	r2, r3
 8007748:	d11a      	bne.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	0a5b      	lsrs	r3, r3, #9
 800774e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007756:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007758:	429a      	cmp	r2, r3
 800775a:	d111      	bne.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	0c1b      	lsrs	r3, r3, #16
 8007760:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007768:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800776a:	429a      	cmp	r2, r3
 800776c:	d108      	bne.n	8007780 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	0e1b      	lsrs	r3, r3, #24
 8007772:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800777c:	429a      	cmp	r2, r3
 800777e:	d001      	beq.n	8007784 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e024      	b.n	80077ce <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007784:	4b14      	ldr	r3, [pc, #80]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 8007786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007788:	08db      	lsrs	r3, r3, #3
 800778a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007792:	429a      	cmp	r2, r3
 8007794:	d01a      	beq.n	80077cc <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007796:	4b10      	ldr	r3, [pc, #64]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 8007798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779a:	4a0f      	ldr	r2, [pc, #60]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 800779c:	f023 0310 	bic.w	r3, r3, #16
 80077a0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a2:	f7fb fcc9 	bl	8003138 <HAL_GetTick>
 80077a6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80077a8:	bf00      	nop
 80077aa:	f7fb fcc5 	bl	8003138 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d0f9      	beq.n	80077aa <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ba:	4a07      	ldr	r2, [pc, #28]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 80077bc:	00db      	lsls	r3, r3, #3
 80077be:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80077c0:	4b05      	ldr	r3, [pc, #20]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 80077c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c4:	4a04      	ldr	r2, [pc, #16]	@ (80077d8 <HAL_RCC_OscConfig+0xdb4>)
 80077c6:	f043 0310 	orr.w	r3, r3, #16
 80077ca:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3738      	adds	r7, #56	@ 0x38
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	bf00      	nop
 80077d8:	46020c00 	.word	0x46020c00

080077dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b086      	sub	sp, #24
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e1d9      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077f0:	4b9b      	ldr	r3, [pc, #620]	@ (8007a60 <HAL_RCC_ClockConfig+0x284>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 030f 	and.w	r3, r3, #15
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d910      	bls.n	8007820 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077fe:	4b98      	ldr	r3, [pc, #608]	@ (8007a60 <HAL_RCC_ClockConfig+0x284>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f023 020f 	bic.w	r2, r3, #15
 8007806:	4996      	ldr	r1, [pc, #600]	@ (8007a60 <HAL_RCC_ClockConfig+0x284>)
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	4313      	orrs	r3, r2
 800780c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800780e:	4b94      	ldr	r3, [pc, #592]	@ (8007a60 <HAL_RCC_ClockConfig+0x284>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 030f 	and.w	r3, r3, #15
 8007816:	683a      	ldr	r2, [r7, #0]
 8007818:	429a      	cmp	r2, r3
 800781a:	d001      	beq.n	8007820 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e1c1      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0310 	and.w	r3, r3, #16
 8007828:	2b00      	cmp	r3, #0
 800782a:	d010      	beq.n	800784e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	695a      	ldr	r2, [r3, #20]
 8007830:	4b8c      	ldr	r3, [pc, #560]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007834:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007838:	429a      	cmp	r2, r3
 800783a:	d908      	bls.n	800784e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800783c:	4b89      	ldr	r3, [pc, #548]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 800783e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007840:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	4986      	ldr	r1, [pc, #536]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 800784a:	4313      	orrs	r3, r2
 800784c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0308 	and.w	r3, r3, #8
 8007856:	2b00      	cmp	r3, #0
 8007858:	d012      	beq.n	8007880 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	691a      	ldr	r2, [r3, #16]
 800785e:	4b81      	ldr	r3, [pc, #516]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007860:	6a1b      	ldr	r3, [r3, #32]
 8007862:	091b      	lsrs	r3, r3, #4
 8007864:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007868:	429a      	cmp	r2, r3
 800786a:	d909      	bls.n	8007880 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800786c:	4b7d      	ldr	r3, [pc, #500]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	011b      	lsls	r3, r3, #4
 800787a:	497a      	ldr	r1, [pc, #488]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 800787c:	4313      	orrs	r3, r2
 800787e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b00      	cmp	r3, #0
 800788a:	d010      	beq.n	80078ae <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	68da      	ldr	r2, [r3, #12]
 8007890:	4b74      	ldr	r3, [pc, #464]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007898:	429a      	cmp	r2, r3
 800789a:	d908      	bls.n	80078ae <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800789c:	4b71      	ldr	r3, [pc, #452]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 800789e:	6a1b      	ldr	r3, [r3, #32]
 80078a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	496e      	ldr	r1, [pc, #440]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80078aa:	4313      	orrs	r3, r2
 80078ac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d010      	beq.n	80078dc <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	689a      	ldr	r2, [r3, #8]
 80078be:	4b69      	ldr	r3, [pc, #420]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	f003 030f 	and.w	r3, r3, #15
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d908      	bls.n	80078dc <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80078ca:	4b66      	ldr	r3, [pc, #408]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	f023 020f 	bic.w	r2, r3, #15
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	4963      	ldr	r1, [pc, #396]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80078d8:	4313      	orrs	r3, r2
 80078da:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0301 	and.w	r3, r3, #1
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f000 80d2 	beq.w	8007a8e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80078ea:	2300      	movs	r3, #0
 80078ec:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	2b03      	cmp	r3, #3
 80078f4:	d143      	bne.n	800797e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078f6:	4b5b      	ldr	r3, [pc, #364]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80078f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078fc:	f003 0304 	and.w	r3, r3, #4
 8007900:	2b00      	cmp	r3, #0
 8007902:	d110      	bne.n	8007926 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007904:	4b57      	ldr	r3, [pc, #348]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007906:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800790a:	4a56      	ldr	r2, [pc, #344]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 800790c:	f043 0304 	orr.w	r3, r3, #4
 8007910:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007914:	4b53      	ldr	r3, [pc, #332]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007916:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800791a:	f003 0304 	and.w	r3, r3, #4
 800791e:	60bb      	str	r3, [r7, #8]
 8007920:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8007922:	2301      	movs	r3, #1
 8007924:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8007926:	f7fb fc07 	bl	8003138 <HAL_GetTick>
 800792a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800792c:	4b4e      	ldr	r3, [pc, #312]	@ (8007a68 <HAL_RCC_ClockConfig+0x28c>)
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00f      	beq.n	8007958 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007938:	e008      	b.n	800794c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800793a:	f7fb fbfd 	bl	8003138 <HAL_GetTick>
 800793e:	4602      	mov	r2, r0
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	1ad3      	subs	r3, r2, r3
 8007944:	2b02      	cmp	r3, #2
 8007946:	d901      	bls.n	800794c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007948:	2303      	movs	r3, #3
 800794a:	e12b      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800794c:	4b46      	ldr	r3, [pc, #280]	@ (8007a68 <HAL_RCC_ClockConfig+0x28c>)
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0f0      	beq.n	800793a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007958:	7dfb      	ldrb	r3, [r7, #23]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d107      	bne.n	800796e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800795e:	4b41      	ldr	r3, [pc, #260]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007964:	4a3f      	ldr	r2, [pc, #252]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007966:	f023 0304 	bic.w	r3, r3, #4
 800796a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800796e:	4b3d      	ldr	r3, [pc, #244]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d121      	bne.n	80079be <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e112      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	2b02      	cmp	r3, #2
 8007984:	d107      	bne.n	8007996 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007986:	4b37      	ldr	r3, [pc, #220]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d115      	bne.n	80079be <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e106      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d107      	bne.n	80079ae <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800799e:	4b31      	ldr	r3, [pc, #196]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 0304 	and.w	r3, r3, #4
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d109      	bne.n	80079be <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e0fa      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079ae:	4b2d      	ldr	r3, [pc, #180]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e0f2      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80079be:	4b29      	ldr	r3, [pc, #164]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80079c0:	69db      	ldr	r3, [r3, #28]
 80079c2:	f023 0203 	bic.w	r2, r3, #3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	4926      	ldr	r1, [pc, #152]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80079cc:	4313      	orrs	r3, r2
 80079ce:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80079d0:	f7fb fbb2 	bl	8003138 <HAL_GetTick>
 80079d4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	2b03      	cmp	r3, #3
 80079dc:	d112      	bne.n	8007a04 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80079de:	e00a      	b.n	80079f6 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079e0:	f7fb fbaa 	bl	8003138 <HAL_GetTick>
 80079e4:	4602      	mov	r2, r0
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d901      	bls.n	80079f6 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e0d6      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80079f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 80079f8:	69db      	ldr	r3, [r3, #28]
 80079fa:	f003 030c 	and.w	r3, r3, #12
 80079fe:	2b0c      	cmp	r3, #12
 8007a00:	d1ee      	bne.n	80079e0 <HAL_RCC_ClockConfig+0x204>
 8007a02:	e044      	b.n	8007a8e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	2b02      	cmp	r3, #2
 8007a0a:	d112      	bne.n	8007a32 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007a0c:	e00a      	b.n	8007a24 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a0e:	f7fb fb93 	bl	8003138 <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d901      	bls.n	8007a24 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007a20:	2303      	movs	r3, #3
 8007a22:	e0bf      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007a24:	4b0f      	ldr	r3, [pc, #60]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007a26:	69db      	ldr	r3, [r3, #28]
 8007a28:	f003 030c 	and.w	r3, r3, #12
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d1ee      	bne.n	8007a0e <HAL_RCC_ClockConfig+0x232>
 8007a30:	e02d      	b.n	8007a8e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d123      	bne.n	8007a82 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007a3a:	e00a      	b.n	8007a52 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a3c:	f7fb fb7c 	bl	8003138 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d901      	bls.n	8007a52 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e0a8      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007a52:	4b04      	ldr	r3, [pc, #16]	@ (8007a64 <HAL_RCC_ClockConfig+0x288>)
 8007a54:	69db      	ldr	r3, [r3, #28]
 8007a56:	f003 030c 	and.w	r3, r3, #12
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1ee      	bne.n	8007a3c <HAL_RCC_ClockConfig+0x260>
 8007a5e:	e016      	b.n	8007a8e <HAL_RCC_ClockConfig+0x2b2>
 8007a60:	40022000 	.word	0x40022000
 8007a64:	46020c00 	.word	0x46020c00
 8007a68:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a6c:	f7fb fb64 	bl	8003138 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d901      	bls.n	8007a82 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e090      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007a82:	4b4a      	ldr	r3, [pc, #296]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007a84:	69db      	ldr	r3, [r3, #28]
 8007a86:	f003 030c 	and.w	r3, r3, #12
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	d1ee      	bne.n	8007a6c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 0302 	and.w	r3, r3, #2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d010      	beq.n	8007abc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689a      	ldr	r2, [r3, #8]
 8007a9e:	4b43      	ldr	r3, [pc, #268]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007aa0:	6a1b      	ldr	r3, [r3, #32]
 8007aa2:	f003 030f 	and.w	r3, r3, #15
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d208      	bcs.n	8007abc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007aaa:	4b40      	ldr	r3, [pc, #256]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	f023 020f 	bic.w	r2, r3, #15
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	493d      	ldr	r1, [pc, #244]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007abc:	4b3c      	ldr	r3, [pc, #240]	@ (8007bb0 <HAL_RCC_ClockConfig+0x3d4>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 030f 	and.w	r3, r3, #15
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d210      	bcs.n	8007aec <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aca:	4b39      	ldr	r3, [pc, #228]	@ (8007bb0 <HAL_RCC_ClockConfig+0x3d4>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f023 020f 	bic.w	r2, r3, #15
 8007ad2:	4937      	ldr	r1, [pc, #220]	@ (8007bb0 <HAL_RCC_ClockConfig+0x3d4>)
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ada:	4b35      	ldr	r3, [pc, #212]	@ (8007bb0 <HAL_RCC_ClockConfig+0x3d4>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 030f 	and.w	r3, r3, #15
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d001      	beq.n	8007aec <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e05b      	b.n	8007ba4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0304 	and.w	r3, r3, #4
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d010      	beq.n	8007b1a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	68da      	ldr	r2, [r3, #12]
 8007afc:	4b2b      	ldr	r3, [pc, #172]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007afe:	6a1b      	ldr	r3, [r3, #32]
 8007b00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d208      	bcs.n	8007b1a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007b08:	4b28      	ldr	r3, [pc, #160]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b0a:	6a1b      	ldr	r3, [r3, #32]
 8007b0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	4925      	ldr	r1, [pc, #148]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0308 	and.w	r3, r3, #8
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d012      	beq.n	8007b4c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	691a      	ldr	r2, [r3, #16]
 8007b2a:	4b20      	ldr	r3, [pc, #128]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	091b      	lsrs	r3, r3, #4
 8007b30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d209      	bcs.n	8007b4c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007b38:	4b1c      	ldr	r3, [pc, #112]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b3a:	6a1b      	ldr	r3, [r3, #32]
 8007b3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	4919      	ldr	r1, [pc, #100]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0310 	and.w	r3, r3, #16
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d010      	beq.n	8007b7a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	695a      	ldr	r2, [r3, #20]
 8007b5c:	4b13      	ldr	r3, [pc, #76]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d208      	bcs.n	8007b7a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8007b68:	4b10      	ldr	r3, [pc, #64]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	695b      	ldr	r3, [r3, #20]
 8007b74:	490d      	ldr	r1, [pc, #52]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007b7a:	f000 f821 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	4b0a      	ldr	r3, [pc, #40]	@ (8007bac <HAL_RCC_ClockConfig+0x3d0>)
 8007b82:	6a1b      	ldr	r3, [r3, #32]
 8007b84:	f003 030f 	and.w	r3, r3, #15
 8007b88:	490a      	ldr	r1, [pc, #40]	@ (8007bb4 <HAL_RCC_ClockConfig+0x3d8>)
 8007b8a:	5ccb      	ldrb	r3, [r1, r3]
 8007b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007b90:	4a09      	ldr	r2, [pc, #36]	@ (8007bb8 <HAL_RCC_ClockConfig+0x3dc>)
 8007b92:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007b94:	4b09      	ldr	r3, [pc, #36]	@ (8007bbc <HAL_RCC_ClockConfig+0x3e0>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7fb fa43 	bl	8003024 <HAL_InitTick>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	73fb      	strb	r3, [r7, #15]

  return status;
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3718      	adds	r7, #24
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	46020c00 	.word	0x46020c00
 8007bb0:	40022000 	.word	0x40022000
 8007bb4:	08011c08 	.word	0x08011c08
 8007bb8:	20000000 	.word	0x20000000
 8007bbc:	20000004 	.word	0x20000004

08007bc0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b08b      	sub	sp, #44	@ 0x2c
 8007bc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bce:	4b78      	ldr	r3, [pc, #480]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007bd0:	69db      	ldr	r3, [r3, #28]
 8007bd2:	f003 030c 	and.w	r3, r3, #12
 8007bd6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007bd8:	4b75      	ldr	r3, [pc, #468]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bdc:	f003 0303 	and.w	r3, r3, #3
 8007be0:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d005      	beq.n	8007bf4 <HAL_RCC_GetSysClockFreq+0x34>
 8007be8:	69bb      	ldr	r3, [r7, #24]
 8007bea:	2b0c      	cmp	r3, #12
 8007bec:	d121      	bne.n	8007c32 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d11e      	bne.n	8007c32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8007bf4:	4b6e      	ldr	r3, [pc, #440]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d107      	bne.n	8007c10 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8007c00:	4b6b      	ldr	r3, [pc, #428]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c06:	0b1b      	lsrs	r3, r3, #12
 8007c08:	f003 030f 	and.w	r3, r3, #15
 8007c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c0e:	e005      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8007c10:	4b67      	ldr	r3, [pc, #412]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	0f1b      	lsrs	r3, r3, #28
 8007c16:	f003 030f 	and.w	r3, r3, #15
 8007c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007c1c:	4a65      	ldr	r2, [pc, #404]	@ (8007db4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c24:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d110      	bne.n	8007c4e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007c30:	e00d      	b.n	8007c4e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007c32:	4b5f      	ldr	r3, [pc, #380]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c34:	69db      	ldr	r3, [r3, #28]
 8007c36:	f003 030c 	and.w	r3, r3, #12
 8007c3a:	2b04      	cmp	r3, #4
 8007c3c:	d102      	bne.n	8007c44 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007c3e:	4b5e      	ldr	r3, [pc, #376]	@ (8007db8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007c40:	623b      	str	r3, [r7, #32]
 8007c42:	e004      	b.n	8007c4e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c44:	69bb      	ldr	r3, [r7, #24]
 8007c46:	2b08      	cmp	r3, #8
 8007c48:	d101      	bne.n	8007c4e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007c4a:	4b5b      	ldr	r3, [pc, #364]	@ (8007db8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007c4c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	2b0c      	cmp	r3, #12
 8007c52:	f040 80a5 	bne.w	8007da0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007c56:	4b56      	ldr	r3, [pc, #344]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c5a:	f003 0303 	and.w	r3, r3, #3
 8007c5e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007c60:	4b53      	ldr	r3, [pc, #332]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c64:	0a1b      	lsrs	r3, r3, #8
 8007c66:	f003 030f 	and.w	r3, r3, #15
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007c6e:	4b50      	ldr	r3, [pc, #320]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c72:	091b      	lsrs	r3, r3, #4
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007c7a:	4b4d      	ldr	r3, [pc, #308]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7e:	08db      	lsrs	r3, r3, #3
 8007c80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	fb02 f303 	mul.w	r3, r2, r3
 8007c8a:	ee07 3a90 	vmov	s15, r3
 8007c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c92:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d003      	beq.n	8007ca4 <HAL_RCC_GetSysClockFreq+0xe4>
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	2b03      	cmp	r3, #3
 8007ca0:	d022      	beq.n	8007ce8 <HAL_RCC_GetSysClockFreq+0x128>
 8007ca2:	e043      	b.n	8007d2c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	ee07 3a90 	vmov	s15, r3
 8007caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cae:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8007dbc <HAL_RCC_GetSysClockFreq+0x1fc>
 8007cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007cc6:	ed97 6a01 	vldr	s12, [r7, #4]
 8007cca:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8007dc0 <HAL_RCC_GetSysClockFreq+0x200>
 8007cce:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007cd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007cd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cda:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ce2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ce6:	e046      	b.n	8007d76 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	ee07 3a90 	vmov	s15, r3
 8007cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cf2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8007dbc <HAL_RCC_GetSysClockFreq+0x1fc>
 8007cf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d02:	ee07 3a90 	vmov	s15, r3
 8007d06:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007d0a:	ed97 6a01 	vldr	s12, [r7, #4]
 8007d0e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8007dc0 <HAL_RCC_GetSysClockFreq+0x200>
 8007d12:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d16:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007d1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d2a:	e024      	b.n	8007d76 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	ee07 3a90 	vmov	s15, r3
 8007d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	ee07 3a90 	vmov	s15, r3
 8007d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d44:	4b1a      	ldr	r3, [pc, #104]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d4c:	ee07 3a90 	vmov	s15, r3
 8007d50:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007d54:	ed97 6a01 	vldr	s12, [r7, #4]
 8007d58:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8007dc0 <HAL_RCC_GetSysClockFreq+0x200>
 8007d5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d60:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007d64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d68:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d70:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d74:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8007d76:	4b0e      	ldr	r3, [pc, #56]	@ (8007db0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d7a:	0e1b      	lsrs	r3, r3, #24
 8007d7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d80:	3301      	adds	r3, #1
 8007d82:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	ee07 3a90 	vmov	s15, r3
 8007d8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007d8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d9a:	ee17 3a90 	vmov	r3, s15
 8007d9e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8007da0:	6a3b      	ldr	r3, [r7, #32]
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	372c      	adds	r7, #44	@ 0x2c
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	46020c00 	.word	0x46020c00
 8007db4:	08011c20 	.word	0x08011c20
 8007db8:	00f42400 	.word	0x00f42400
 8007dbc:	4b742400 	.word	0x4b742400
 8007dc0:	46000000 	.word	0x46000000

08007dc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007dc8:	f7ff fefa 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	4b07      	ldr	r3, [pc, #28]	@ (8007dec <HAL_RCC_GetHCLKFreq+0x28>)
 8007dd0:	6a1b      	ldr	r3, [r3, #32]
 8007dd2:	f003 030f 	and.w	r3, r3, #15
 8007dd6:	4906      	ldr	r1, [pc, #24]	@ (8007df0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8007dd8:	5ccb      	ldrb	r3, [r1, r3]
 8007dda:	fa22 f303 	lsr.w	r3, r2, r3
 8007dde:	4a05      	ldr	r2, [pc, #20]	@ (8007df4 <HAL_RCC_GetHCLKFreq+0x30>)
 8007de0:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8007de2:	4b04      	ldr	r3, [pc, #16]	@ (8007df4 <HAL_RCC_GetHCLKFreq+0x30>)
 8007de4:	681b      	ldr	r3, [r3, #0]
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	46020c00 	.word	0x46020c00
 8007df0:	08011c08 	.word	0x08011c08
 8007df4:	20000000 	.word	0x20000000

08007df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8007dfc:	f7ff ffe2 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8007e00:	4602      	mov	r2, r0
 8007e02:	4b05      	ldr	r3, [pc, #20]	@ (8007e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e04:	6a1b      	ldr	r3, [r3, #32]
 8007e06:	091b      	lsrs	r3, r3, #4
 8007e08:	f003 0307 	and.w	r3, r3, #7
 8007e0c:	4903      	ldr	r1, [pc, #12]	@ (8007e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e0e:	5ccb      	ldrb	r3, [r1, r3]
 8007e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	46020c00 	.word	0x46020c00
 8007e1c:	08011c18 	.word	0x08011c18

08007e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8007e24:	f7ff ffce 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	4b05      	ldr	r3, [pc, #20]	@ (8007e40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e2c:	6a1b      	ldr	r3, [r3, #32]
 8007e2e:	0a1b      	lsrs	r3, r3, #8
 8007e30:	f003 0307 	and.w	r3, r3, #7
 8007e34:	4903      	ldr	r1, [pc, #12]	@ (8007e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e36:	5ccb      	ldrb	r3, [r1, r3]
 8007e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	46020c00 	.word	0x46020c00
 8007e44:	08011c18 	.word	0x08011c18

08007e48 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8007e4c:	f7ff ffba 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8007e50:	4602      	mov	r2, r0
 8007e52:	4b05      	ldr	r3, [pc, #20]	@ (8007e68 <HAL_RCC_GetPCLK3Freq+0x20>)
 8007e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e56:	091b      	lsrs	r3, r3, #4
 8007e58:	f003 0307 	and.w	r3, r3, #7
 8007e5c:	4903      	ldr	r1, [pc, #12]	@ (8007e6c <HAL_RCC_GetPCLK3Freq+0x24>)
 8007e5e:	5ccb      	ldrb	r3, [r1, r3]
 8007e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	46020c00 	.word	0x46020c00
 8007e6c:	08011c18 	.word	0x08011c18

08007e70 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007e78:	4b3e      	ldr	r3, [pc, #248]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e7e:	f003 0304 	and.w	r3, r3, #4
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d003      	beq.n	8007e8e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007e86:	f7fe fd21 	bl	80068cc <HAL_PWREx_GetVoltageRange>
 8007e8a:	6178      	str	r0, [r7, #20]
 8007e8c:	e019      	b.n	8007ec2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007e8e:	4b39      	ldr	r3, [pc, #228]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e94:	4a37      	ldr	r2, [pc, #220]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007e96:	f043 0304 	orr.w	r3, r3, #4
 8007e9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007e9e:	4b35      	ldr	r3, [pc, #212]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ea4:	f003 0304 	and.w	r3, r3, #4
 8007ea8:	60fb      	str	r3, [r7, #12]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007eac:	f7fe fd0e 	bl	80068cc <HAL_PWREx_GetVoltageRange>
 8007eb0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007eb2:	4b30      	ldr	r3, [pc, #192]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007eb8:	4a2e      	ldr	r2, [pc, #184]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007eba:	f023 0304 	bic.w	r3, r3, #4
 8007ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ec8:	d003      	beq.n	8007ed2 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ed0:	d109      	bne.n	8007ee6 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ed8:	d202      	bcs.n	8007ee0 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8007eda:	2301      	movs	r3, #1
 8007edc:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007ede:	e033      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007ee4:	e030      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007eec:	d208      	bcs.n	8007f00 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ef4:	d102      	bne.n	8007efc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	613b      	str	r3, [r7, #16]
 8007efa:	e025      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e035      	b.n	8007f6c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f06:	d90f      	bls.n	8007f28 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d109      	bne.n	8007f22 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007f14:	d902      	bls.n	8007f1c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8007f16:	2300      	movs	r3, #0
 8007f18:	613b      	str	r3, [r7, #16]
 8007f1a:	e015      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	613b      	str	r3, [r7, #16]
 8007f20:	e012      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8007f22:	2300      	movs	r3, #0
 8007f24:	613b      	str	r3, [r7, #16]
 8007f26:	e00f      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f2e:	d109      	bne.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f36:	d102      	bne.n	8007f3e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8007f38:	2301      	movs	r3, #1
 8007f3a:	613b      	str	r3, [r7, #16]
 8007f3c:	e004      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8007f3e:	2302      	movs	r3, #2
 8007f40:	613b      	str	r3, [r7, #16]
 8007f42:	e001      	b.n	8007f48 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8007f44:	2301      	movs	r3, #1
 8007f46:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007f48:	4b0b      	ldr	r3, [pc, #44]	@ (8007f78 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f023 020f 	bic.w	r2, r3, #15
 8007f50:	4909      	ldr	r1, [pc, #36]	@ (8007f78 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007f58:	4b07      	ldr	r3, [pc, #28]	@ (8007f78 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 030f 	and.w	r3, r3, #15
 8007f60:	693a      	ldr	r2, [r7, #16]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d001      	beq.n	8007f6a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e000      	b.n	8007f6c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3718      	adds	r7, #24
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	46020c00 	.word	0x46020c00
 8007f78:	40022000 	.word	0x40022000

08007f7c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f80:	b0c8      	sub	sp, #288	@ 0x120
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f88:	2300      	movs	r3, #0
 8007f8a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f8e:	2300      	movs	r3, #0
 8007f90:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f002 0401 	and.w	r4, r2, #1
 8007fa0:	2500      	movs	r5, #0
 8007fa2:	ea54 0305 	orrs.w	r3, r4, r5
 8007fa6:	d00b      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8007fa8:	4bd5      	ldr	r3, [pc, #852]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fae:	f023 0103 	bic.w	r1, r3, #3
 8007fb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fb8:	4ad1      	ldr	r2, [pc, #836]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007fba:	430b      	orrs	r3, r1
 8007fbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007fc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc8:	f002 0802 	and.w	r8, r2, #2
 8007fcc:	f04f 0900 	mov.w	r9, #0
 8007fd0:	ea58 0309 	orrs.w	r3, r8, r9
 8007fd4:	d00b      	beq.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8007fd6:	4bca      	ldr	r3, [pc, #808]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fdc:	f023 010c 	bic.w	r1, r3, #12
 8007fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe6:	4ac6      	ldr	r2, [pc, #792]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8007fe8:	430b      	orrs	r3, r1
 8007fea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007fee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff6:	f002 0a04 	and.w	sl, r2, #4
 8007ffa:	f04f 0b00 	mov.w	fp, #0
 8007ffe:	ea5a 030b 	orrs.w	r3, sl, fp
 8008002:	d00b      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008004:	4bbe      	ldr	r3, [pc, #760]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800800a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800800e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008014:	4aba      	ldr	r2, [pc, #744]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008016:	430b      	orrs	r3, r1
 8008018:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800801c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008024:	f002 0308 	and.w	r3, r2, #8
 8008028:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800802c:	2300      	movs	r3, #0
 800802e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008032:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008036:	460b      	mov	r3, r1
 8008038:	4313      	orrs	r3, r2
 800803a:	d00b      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800803c:	4bb0      	ldr	r3, [pc, #704]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800803e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008042:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008046:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800804a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800804c:	4aac      	ldr	r2, [pc, #688]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800804e:	430b      	orrs	r3, r1
 8008050:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008054:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805c:	f002 0310 	and.w	r3, r2, #16
 8008060:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008064:	2300      	movs	r3, #0
 8008066:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800806a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800806e:	460b      	mov	r3, r1
 8008070:	4313      	orrs	r3, r2
 8008072:	d00b      	beq.n	800808c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008074:	4ba2      	ldr	r3, [pc, #648]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800807a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800807e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008084:	4a9e      	ldr	r2, [pc, #632]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008086:	430b      	orrs	r3, r1
 8008088:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800808c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008094:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008098:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800809c:	2300      	movs	r3, #0
 800809e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80080a2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4313      	orrs	r3, r2
 80080aa:	d00b      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80080ac:	4b94      	ldr	r3, [pc, #592]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80080ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080b2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80080b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80080ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080bc:	4a90      	ldr	r2, [pc, #576]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80080be:	430b      	orrs	r3, r1
 80080c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f002 0320 	and.w	r3, r2, #32
 80080d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80080d4:	2300      	movs	r3, #0
 80080d6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80080da:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80080de:	460b      	mov	r3, r1
 80080e0:	4313      	orrs	r3, r2
 80080e2:	d00b      	beq.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80080e4:	4b86      	ldr	r3, [pc, #536]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80080e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080ea:	f023 0107 	bic.w	r1, r3, #7
 80080ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80080f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080f4:	4a82      	ldr	r2, [pc, #520]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80080f6:	430b      	orrs	r3, r1
 80080f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80080fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008104:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008108:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800810c:	2300      	movs	r3, #0
 800810e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008112:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008116:	460b      	mov	r3, r1
 8008118:	4313      	orrs	r3, r2
 800811a:	d00b      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800811c:	4b78      	ldr	r3, [pc, #480]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800811e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008122:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008126:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800812a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800812c:	4a74      	ldr	r2, [pc, #464]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800812e:	430b      	orrs	r3, r1
 8008130:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008134:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008140:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008144:	2300      	movs	r3, #0
 8008146:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800814a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800814e:	460b      	mov	r3, r1
 8008150:	4313      	orrs	r3, r2
 8008152:	d00b      	beq.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008154:	4b6a      	ldr	r3, [pc, #424]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800815a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800815e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008164:	4a66      	ldr	r2, [pc, #408]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008166:	430b      	orrs	r3, r1
 8008168:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800816c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008174:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008178:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800817c:	2300      	movs	r3, #0
 800817e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008182:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008186:	460b      	mov	r3, r1
 8008188:	4313      	orrs	r3, r2
 800818a:	d00b      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800818c:	4b5c      	ldr	r3, [pc, #368]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800818e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008192:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008196:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800819a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800819c:	4a58      	ldr	r2, [pc, #352]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800819e:	430b      	orrs	r3, r1
 80081a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80081a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80081a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80081b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80081b4:	2300      	movs	r3, #0
 80081b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80081ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80081be:	460b      	mov	r3, r1
 80081c0:	4313      	orrs	r3, r2
 80081c2:	d00b      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80081c4:	4b4e      	ldr	r3, [pc, #312]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80081c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081ca:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80081ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80081d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081d4:	4a4a      	ldr	r2, [pc, #296]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80081d6:	430b      	orrs	r3, r1
 80081d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 80081dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80081e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80081e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081ec:	2300      	movs	r3, #0
 80081ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80081f2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80081f6:	460b      	mov	r3, r1
 80081f8:	4313      	orrs	r3, r2
 80081fa:	d00b      	beq.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 80081fc:	4b40      	ldr	r3, [pc, #256]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80081fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008202:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8008206:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800820a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800820c:	4a3c      	ldr	r2, [pc, #240]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800820e:	430b      	orrs	r3, r1
 8008210:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8008214:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008220:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008224:	2300      	movs	r3, #0
 8008226:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800822a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800822e:	460b      	mov	r3, r1
 8008230:	4313      	orrs	r3, r2
 8008232:	d00c      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8008234:	4b32      	ldr	r3, [pc, #200]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008236:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800823a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800823e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008246:	4a2e      	ldr	r2, [pc, #184]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008248:	430b      	orrs	r3, r1
 800824a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800824e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800825a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800825e:	2300      	movs	r3, #0
 8008260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008264:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008268:	460b      	mov	r3, r1
 800826a:	4313      	orrs	r3, r2
 800826c:	d00c      	beq.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800826e:	4b24      	ldr	r3, [pc, #144]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008270:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008274:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008278:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800827c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008280:	4a1f      	ldr	r2, [pc, #124]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008282:	430b      	orrs	r3, r1
 8008284:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008288:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800828c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008290:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008294:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008298:	2300      	movs	r3, #0
 800829a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800829e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80082a2:	460b      	mov	r3, r1
 80082a4:	4313      	orrs	r3, r2
 80082a6:	d00c      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80082a8:	4b15      	ldr	r3, [pc, #84]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80082aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082ae:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80082b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80082b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ba:	4a11      	ldr	r2, [pc, #68]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80082bc:	430b      	orrs	r3, r1
 80082be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80082c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80082c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ca:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80082ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80082d2:	2300      	movs	r3, #0
 80082d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80082d8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80082dc:	460b      	mov	r3, r1
 80082de:	4313      	orrs	r3, r2
 80082e0:	d010      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80082e2:	4b07      	ldr	r3, [pc, #28]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80082e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80082e8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80082ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80082f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082f4:	4a02      	ldr	r2, [pc, #8]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80082f6:	430b      	orrs	r3, r1
 80082f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80082fc:	e002      	b.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x388>
 80082fe:	bf00      	nop
 8008300:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008304:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008314:	2300      	movs	r3, #0
 8008316:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800831a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800831e:	460b      	mov	r3, r1
 8008320:	4313      	orrs	r3, r2
 8008322:	d04c      	beq.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8008324:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008328:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800832c:	2b80      	cmp	r3, #128	@ 0x80
 800832e:	d02d      	beq.n	800838c <HAL_RCCEx_PeriphCLKConfig+0x410>
 8008330:	2b80      	cmp	r3, #128	@ 0x80
 8008332:	d827      	bhi.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8008334:	2b60      	cmp	r3, #96	@ 0x60
 8008336:	d02b      	beq.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8008338:	2b60      	cmp	r3, #96	@ 0x60
 800833a:	d823      	bhi.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800833c:	2b40      	cmp	r3, #64	@ 0x40
 800833e:	d006      	beq.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8008340:	2b40      	cmp	r3, #64	@ 0x40
 8008342:	d81f      	bhi.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8008344:	2b00      	cmp	r3, #0
 8008346:	d009      	beq.n	800835c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8008348:	2b20      	cmp	r3, #32
 800834a:	d011      	beq.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800834c:	e01a      	b.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800834e:	4bc0      	ldr	r3, [pc, #768]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008352:	4abf      	ldr	r2, [pc, #764]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008358:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800835a:	e01a      	b.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800835c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008360:	3308      	adds	r3, #8
 8008362:	4618      	mov	r0, r3
 8008364:	f002 fcd6 	bl	800ad14 <RCCEx_PLL2_Config>
 8008368:	4603      	mov	r3, r0
 800836a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800836e:	e010      	b.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008370:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008374:	332c      	adds	r3, #44	@ 0x2c
 8008376:	4618      	mov	r0, r3
 8008378:	f002 fd64 	bl	800ae44 <RCCEx_PLL3_Config>
 800837c:	4603      	mov	r3, r0
 800837e:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008382:	e006      	b.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 800838a:	e002      	b.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 800838c:	bf00      	nop
 800838e:	e000      	b.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8008390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008392:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10d      	bne.n	80083b6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800839a:	4bad      	ldr	r3, [pc, #692]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800839c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80083a0:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80083a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80083a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80083ac:	4aa8      	ldr	r2, [pc, #672]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80083ae:	430b      	orrs	r3, r1
 80083b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80083b4:	e003      	b.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083b6:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80083ba:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80083be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80083ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80083ce:	2300      	movs	r3, #0
 80083d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083d4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80083d8:	460b      	mov	r3, r1
 80083da:	4313      	orrs	r3, r2
 80083dc:	d053      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80083de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80083e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80083e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083ea:	d033      	beq.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 80083ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083f0:	d82c      	bhi.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80083f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083f6:	d02f      	beq.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 80083f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083fc:	d826      	bhi.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80083fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008402:	d008      	beq.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8008404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008408:	d820      	bhi.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00a      	beq.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800840e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008412:	d011      	beq.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008414:	e01a      	b.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008416:	4b8e      	ldr	r3, [pc, #568]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841a:	4a8d      	ldr	r2, [pc, #564]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800841c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008420:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008422:	e01a      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008424:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008428:	3308      	adds	r3, #8
 800842a:	4618      	mov	r0, r3
 800842c:	f002 fc72 	bl	800ad14 <RCCEx_PLL2_Config>
 8008430:	4603      	mov	r3, r0
 8008432:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008436:	e010      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008438:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800843c:	332c      	adds	r3, #44	@ 0x2c
 800843e:	4618      	mov	r0, r3
 8008440:	f002 fd00 	bl	800ae44 <RCCEx_PLL3_Config>
 8008444:	4603      	mov	r3, r0
 8008446:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800844a:	e006      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008452:	e002      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8008454:	bf00      	nop
 8008456:	e000      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8008458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800845a:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800845e:	2b00      	cmp	r3, #0
 8008460:	d10d      	bne.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8008462:	4b7b      	ldr	r3, [pc, #492]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008464:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008468:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800846c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008470:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008474:	4a76      	ldr	r2, [pc, #472]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008476:	430b      	orrs	r3, r1
 8008478:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800847c:	e003      	b.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800847e:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008482:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008486:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800848a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008492:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008496:	2300      	movs	r3, #0
 8008498:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800849c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80084a0:	460b      	mov	r3, r1
 80084a2:	4313      	orrs	r3, r2
 80084a4:	d046      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80084a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80084aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80084ae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80084b2:	d028      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80084b4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80084b8:	d821      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x582>
 80084ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084be:	d022      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80084c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084c4:	d81b      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x582>
 80084c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084ca:	d01c      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80084cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084d0:	d815      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x582>
 80084d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084d6:	d008      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x56e>
 80084d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084dc:	d80f      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x582>
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d011      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80084e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084e6:	d00e      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80084e8:	e009      	b.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80084ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80084ee:	3308      	adds	r3, #8
 80084f0:	4618      	mov	r0, r3
 80084f2:	f002 fc0f 	bl	800ad14 <RCCEx_PLL2_Config>
 80084f6:	4603      	mov	r3, r0
 80084f8:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 80084fc:	e004      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x58c>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008504:	e000      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x58c>
        break;
 8008506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008508:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10d      	bne.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x5b0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008510:	4b4f      	ldr	r3, [pc, #316]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008512:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008516:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800851a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800851e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008522:	4a4b      	ldr	r2, [pc, #300]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008524:	430b      	orrs	r3, r1
 8008526:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800852a:	e003      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800852c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008530:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8008534:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008540:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008544:	2300      	movs	r3, #0
 8008546:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800854a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800854e:	460b      	mov	r3, r1
 8008550:	4313      	orrs	r3, r2
 8008552:	d03f      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8008554:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008558:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800855c:	2b04      	cmp	r3, #4
 800855e:	d81e      	bhi.n	800859e <HAL_RCCEx_PeriphCLKConfig+0x622>
 8008560:	a201      	add	r2, pc, #4	@ (adr r2, 8008568 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8008562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008566:	bf00      	nop
 8008568:	080085a7 	.word	0x080085a7
 800856c:	0800857d 	.word	0x0800857d
 8008570:	0800858b 	.word	0x0800858b
 8008574:	080085a7 	.word	0x080085a7
 8008578:	080085a7 	.word	0x080085a7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800857c:	4b34      	ldr	r3, [pc, #208]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800857e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008580:	4a33      	ldr	r2, [pc, #204]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008586:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008588:	e00e      	b.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800858a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800858e:	332c      	adds	r3, #44	@ 0x2c
 8008590:	4618      	mov	r0, r3
 8008592:	f002 fc57 	bl	800ae44 <RCCEx_PLL3_Config>
 8008596:	4603      	mov	r3, r0
 8008598:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 800859c:	e004      	b.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 80085a4:	e000      	b.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
        break;
 80085a6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80085a8:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10d      	bne.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80085b0:	4b27      	ldr	r3, [pc, #156]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80085b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80085b6:	f023 0107 	bic.w	r1, r3, #7
 80085ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80085be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80085c2:	4a23      	ldr	r2, [pc, #140]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80085c4:	430b      	orrs	r3, r1
 80085c6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80085ca:	e003      	b.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085cc:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80085d0:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80085d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80085e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80085e2:	2300      	movs	r3, #0
 80085e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80085e6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80085ea:	460b      	mov	r3, r1
 80085ec:	4313      	orrs	r3, r2
 80085ee:	d04c      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x70e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80085f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80085f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80085fc:	d02a      	beq.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 80085fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008602:	d821      	bhi.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 8008604:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008608:	d026      	beq.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800860a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800860e:	d81b      	bhi.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 8008610:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008614:	d00e      	beq.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8008616:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800861a:	d815      	bhi.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800861c:	2b00      	cmp	r3, #0
 800861e:	d01d      	beq.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x6e0>
 8008620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008624:	d110      	bne.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008626:	4b0a      	ldr	r3, [pc, #40]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8008628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862a:	4a09      	ldr	r2, [pc, #36]	@ (8008650 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800862c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008630:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008632:	e014      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008634:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008638:	332c      	adds	r3, #44	@ 0x2c
 800863a:	4618      	mov	r0, r3
 800863c:	f002 fc02 	bl	800ae44 <RCCEx_PLL3_Config>
 8008640:	4603      	mov	r3, r0
 8008642:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008646:	e00a      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008648:	2301      	movs	r3, #1
 800864a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 800864e:	e006      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8008650:	46020c00 	.word	0x46020c00
        break;
 8008654:	bf00      	nop
 8008656:	e002      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        break;
 8008658:	bf00      	nop
 800865a:	e000      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        break;
 800865c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800865e:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10d      	bne.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x706>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8008666:	4baf      	ldr	r3, [pc, #700]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800866c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008670:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008674:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008678:	4aaa      	ldr	r2, [pc, #680]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800867a:	430b      	orrs	r3, r1
 800867c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008680:	e003      	b.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x70e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008682:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008686:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800868a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800868e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008692:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008696:	673b      	str	r3, [r7, #112]	@ 0x70
 8008698:	2300      	movs	r3, #0
 800869a:	677b      	str	r3, [r7, #116]	@ 0x74
 800869c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80086a0:	460b      	mov	r3, r1
 80086a2:	4313      	orrs	r3, r2
 80086a4:	f000 80b5 	beq.w	8008812 <HAL_RCCEx_PeriphCLKConfig+0x896>
  {
    FlagStatus       pwrclkchanged = RESET;
 80086a8:	2300      	movs	r3, #0
 80086aa:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086ae:	4b9d      	ldr	r3, [pc, #628]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80086b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086b4:	f003 0304 	and.w	r3, r3, #4
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d113      	bne.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x768>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086bc:	4b99      	ldr	r3, [pc, #612]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80086be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086c2:	4a98      	ldr	r2, [pc, #608]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80086c4:	f043 0304 	orr.w	r3, r3, #4
 80086c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80086cc:	4b95      	ldr	r3, [pc, #596]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80086ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086d2:	f003 0304 	and.w	r3, r3, #4
 80086d6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80086da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
      pwrclkchanged = SET;
 80086de:	2301      	movs	r3, #1
 80086e0:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80086e4:	4b90      	ldr	r3, [pc, #576]	@ (8008928 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 80086e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e8:	4a8f      	ldr	r2, [pc, #572]	@ (8008928 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 80086ea:	f043 0301 	orr.w	r3, r3, #1
 80086ee:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086f0:	f7fa fd22 	bl	8003138 <HAL_GetTick>
 80086f4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80086f8:	e00b      	b.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0x796>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086fa:	f7fa fd1d 	bl	8003138 <HAL_GetTick>
 80086fe:	4602      	mov	r2, r0
 8008700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	2b02      	cmp	r3, #2
 8008708:	d903      	bls.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0x796>
      {
        ret = HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008710:	e005      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x7a2>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008712:	4b85      	ldr	r3, [pc, #532]	@ (8008928 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 8008714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008716:	f003 0301 	and.w	r3, r3, #1
 800871a:	2b00      	cmp	r3, #0
 800871c:	d0ed      	beq.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x77e>
      }
    }

    if (ret == HAL_OK)
 800871e:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008722:	2b00      	cmp	r3, #0
 8008724:	d165      	bne.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x876>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008726:	4b7f      	ldr	r3, [pc, #508]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008728:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800872c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008730:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008734:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008738:	2b00      	cmp	r3, #0
 800873a:	d023      	beq.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x808>
 800873c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008740:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8008744:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008748:	4293      	cmp	r3, r2
 800874a:	d01b      	beq.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x808>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800874c:	4b75      	ldr	r3, [pc, #468]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800874e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008756:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800875a:	4b72      	ldr	r3, [pc, #456]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800875c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008760:	4a70      	ldr	r2, [pc, #448]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008762:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008766:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800876a:	4b6e      	ldr	r3, [pc, #440]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800876c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008770:	4a6c      	ldr	r2, [pc, #432]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008772:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008776:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800877a:	4a6a      	ldr	r2, [pc, #424]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800877c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008780:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008784:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b00      	cmp	r3, #0
 800878e:	d019      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x848>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008790:	f7fa fcd2 	bl	8003138 <HAL_GetTick>
 8008794:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008798:	e00d      	b.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800879a:	f7fa fccd 	bl	8003138 <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087a4:	1ad2      	subs	r2, r2, r3
 80087a6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d903      	bls.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x83a>
          {
            ret = HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
            break;
 80087b4:	e006      	b.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x848>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087b6:	4b5b      	ldr	r3, [pc, #364]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80087b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087bc:	f003 0302 	and.w	r3, r3, #2
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d0ea      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x81e>
          }
        }
      }

      if (ret == HAL_OK)
 80087c4:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d10d      	bne.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x86c>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80087cc:	4b55      	ldr	r3, [pc, #340]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80087ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80087d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80087da:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80087de:	4a51      	ldr	r2, [pc, #324]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80087e0:	430b      	orrs	r3, r1
 80087e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80087e6:	e008      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x87e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80087e8:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80087ec:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
 80087f0:	e003      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x87e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087f2:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80087f6:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80087fa:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d107      	bne.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0x896>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008802:	4b48      	ldr	r3, [pc, #288]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008804:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008808:	4a46      	ldr	r2, [pc, #280]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800880a:	f023 0304 	bic.w	r3, r3, #4
 800880e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008812:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800881e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008820:	2300      	movs	r3, #0
 8008822:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008824:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008828:	460b      	mov	r3, r1
 800882a:	4313      	orrs	r3, r2
 800882c:	d042      	beq.n	80088b4 <HAL_RCCEx_PeriphCLKConfig+0x938>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800882e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008832:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008836:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800883a:	d022      	beq.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0x906>
 800883c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008840:	d81b      	bhi.n	800887a <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8008842:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008846:	d011      	beq.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8008848:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800884c:	d815      	bhi.n	800887a <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 800884e:	2b00      	cmp	r3, #0
 8008850:	d019      	beq.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8008852:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008856:	d110      	bne.n	800887a <HAL_RCCEx_PeriphCLKConfig+0x8fe>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008858:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800885c:	3308      	adds	r3, #8
 800885e:	4618      	mov	r0, r3
 8008860:	f002 fa58 	bl	800ad14 <RCCEx_PLL2_Config>
 8008864:	4603      	mov	r3, r0
 8008866:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 800886a:	e00d      	b.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800886c:	4b2d      	ldr	r3, [pc, #180]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800886e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008870:	4a2c      	ldr	r2, [pc, #176]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008872:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008876:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008878:	e006      	b.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008880:	e002      	b.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x90c>
        break;
 8008882:	bf00      	nop
 8008884:	e000      	b.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x90c>
        break;
 8008886:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008888:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10d      	bne.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8008890:	4b24      	ldr	r3, [pc, #144]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8008892:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008896:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800889a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800889e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80088a2:	4a20      	ldr	r2, [pc, #128]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80088a4:	430b      	orrs	r3, r1
 80088a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80088aa:	e003      	b.n	80088b4 <HAL_RCCEx_PeriphCLKConfig+0x938>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088ac:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80088b0:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80088b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80088b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088bc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80088c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80088c2:	2300      	movs	r3, #0
 80088c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80088c6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80088ca:	460b      	mov	r3, r1
 80088cc:	4313      	orrs	r3, r2
 80088ce:	d031      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80088d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80088d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80088d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088dc:	d00b      	beq.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80088de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088e2:	d804      	bhi.n	80088ee <HAL_RCCEx_PeriphCLKConfig+0x972>
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d008      	beq.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80088e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088ec:	d007      	beq.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x982>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 80088f4:	e004      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x984>
        break;
 80088f6:	bf00      	nop
 80088f8:	e002      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x984>
        break;
 80088fa:	bf00      	nop
 80088fc:	e000      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x984>
        break;
 80088fe:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008900:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008904:	2b00      	cmp	r3, #0
 8008906:	d111      	bne.n	800892c <HAL_RCCEx_PeriphCLKConfig+0x9b0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008908:	4b06      	ldr	r3, [pc, #24]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800890a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800890e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008912:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008916:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800891a:	4a02      	ldr	r2, [pc, #8]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800891c:	430b      	orrs	r3, r1
 800891e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008922:	e007      	b.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
 8008924:	46020c00 	.word	0x46020c00
 8008928:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 800892c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008930:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8008934:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800893c:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008940:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008942:	2300      	movs	r3, #0
 8008944:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008946:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800894a:	460b      	mov	r3, r1
 800894c:	4313      	orrs	r3, r2
 800894e:	d00c      	beq.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8008950:	4bb2      	ldr	r3, [pc, #712]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008952:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008956:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 800895a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800895e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008962:	4aae      	ldr	r2, [pc, #696]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008964:	430b      	orrs	r3, r1
 8008966:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800896a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800896e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008972:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008976:	653b      	str	r3, [r7, #80]	@ 0x50
 8008978:	2300      	movs	r3, #0
 800897a:	657b      	str	r3, [r7, #84]	@ 0x54
 800897c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008980:	460b      	mov	r3, r1
 8008982:	4313      	orrs	r3, r2
 8008984:	d019      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8008986:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800898a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800898e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008992:	d105      	bne.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0xa24>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008994:	4ba1      	ldr	r3, [pc, #644]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008998:	4aa0      	ldr	r2, [pc, #640]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800899a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800899e:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80089a0:	4b9e      	ldr	r3, [pc, #632]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80089a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80089a6:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80089aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80089ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80089b2:	4a9a      	ldr	r2, [pc, #616]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80089b4:	430b      	orrs	r3, r1
 80089b6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80089ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80089be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80089c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089c8:	2300      	movs	r3, #0
 80089ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80089d0:	460b      	mov	r3, r1
 80089d2:	4313      	orrs	r3, r2
 80089d4:	d00c      	beq.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80089d6:	4b91      	ldr	r3, [pc, #580]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80089d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80089dc:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80089e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80089e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80089e8:	4a8c      	ldr	r2, [pc, #560]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80089ea:	430b      	orrs	r3, r1
 80089ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80089f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80089f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80089fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80089fe:	2300      	movs	r3, #0
 8008a00:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a02:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008a06:	460b      	mov	r3, r1
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	d00c      	beq.n	8008a26 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008a0c:	4b83      	ldr	r3, [pc, #524]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a12:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008a16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a1a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008a1e:	4a7f      	ldr	r2, [pc, #508]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008a20:	430b      	orrs	r3, r1
 8008a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008a32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a34:	2300      	movs	r3, #0
 8008a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a38:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	d00c      	beq.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0xae0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008a42:	4b76      	ldr	r3, [pc, #472]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008a44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a48:	f023 0118 	bic.w	r1, r3, #24
 8008a4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a50:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008a54:	4a71      	ldr	r2, [pc, #452]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008a56:	430b      	orrs	r3, r1
 8008a58:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008a5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a64:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008a68:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a6e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008a72:	460b      	mov	r3, r1
 8008a74:	4313      	orrs	r3, r2
 8008a76:	d032      	beq.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xb62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8008a78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a7c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008a80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008a84:	d105      	bne.n	8008a92 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a86:	4b65      	ldr	r3, [pc, #404]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a8a:	4a64      	ldr	r2, [pc, #400]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a90:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8008a92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a96:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008a9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a9e:	d108      	bne.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0xb36>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008aa0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008aa4:	3308      	adds	r3, #8
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f002 f934 	bl	800ad14 <RCCEx_PLL2_Config>
 8008aac:	4603      	mov	r3, r0
 8008aae:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
    }
    if (ret == HAL_OK)
 8008ab2:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10d      	bne.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008aba:	4b58      	ldr	r3, [pc, #352]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008abc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ac0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ac8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008acc:	4a53      	ldr	r2, [pc, #332]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008ace:	430b      	orrs	r3, r1
 8008ad0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008ad4:	e003      	b.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xb62>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ad6:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008ada:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8008ade:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae6:	2100      	movs	r1, #0
 8008ae8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008aea:	f003 0301 	and.w	r3, r3, #1
 8008aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008af0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008af4:	460b      	mov	r3, r1
 8008af6:	4313      	orrs	r3, r2
 8008af8:	d04a      	beq.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0xc14>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8008afa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008afe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b02:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008b06:	d01e      	beq.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0xbca>
 8008b08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008b0c:	d825      	bhi.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8008b0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b12:	d00e      	beq.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
 8008b14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b18:	d81f      	bhi.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d021      	beq.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8008b1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b22:	d11a      	bne.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0xbde>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b24:	4b3d      	ldr	r3, [pc, #244]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b28:	4a3c      	ldr	r2, [pc, #240]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b2e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8008b30:	e018      	b.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0xbe8>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008b32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b36:	3308      	adds	r3, #8
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f002 f8eb 	bl	800ad14 <RCCEx_PLL2_Config>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8008b44:	e00e      	b.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0xbe8>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008b46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b4a:	332c      	adds	r3, #44	@ 0x2c
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f002 f979 	bl	800ae44 <RCCEx_PLL3_Config>
 8008b52:	4603      	mov	r3, r0
 8008b54:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8008b58:	e004      	b.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0xbe8>

      default:
        ret = HAL_ERROR;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008b60:	e000      	b.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0xbe8>
        break;
 8008b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b64:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d10d      	bne.n	8008b88 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 8008b6c:	4b2b      	ldr	r3, [pc, #172]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008b6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008b72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008b76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b7a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b7e:	4927      	ldr	r1, [pc, #156]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008b80:	4313      	orrs	r3, r2
 8008b82:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008b86:	e003      	b.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0xc14>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b88:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008b8c:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008b90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b98:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008b9c:	623b      	str	r3, [r7, #32]
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ba2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	d03d      	beq.n	8008c28 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008bac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bb8:	d00e      	beq.n	8008bd8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8008bba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bbe:	d815      	bhi.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d017      	beq.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8008bc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bc8:	d110      	bne.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0xc70>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bca:	4b14      	ldr	r3, [pc, #80]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bce:	4a13      	ldr	r2, [pc, #76]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008bd4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008bd6:	e00e      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008bd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008bdc:	3308      	adds	r3, #8
 8008bde:	4618      	mov	r0, r3
 8008be0:	f002 f898 	bl	800ad14 <RCCEx_PLL2_Config>
 8008be4:	4603      	mov	r3, r0
 8008be6:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008bea:	e004      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
      default:
        ret = HAL_ERROR;
 8008bec:	2301      	movs	r3, #1
 8008bee:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008bf2:	e000      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008bf4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008bf6:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d110      	bne.n	8008c20 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8008bfe:	4b07      	ldr	r3, [pc, #28]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c04:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008c08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c10:	4902      	ldr	r1, [pc, #8]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8008c12:	4313      	orrs	r3, r2
 8008c14:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008c18:	e006      	b.n	8008c28 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8008c1a:	bf00      	nop
 8008c1c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c20:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008c24:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8008c28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c30:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008c34:	61bb      	str	r3, [r7, #24]
 8008c36:	2300      	movs	r3, #0
 8008c38:	61fb      	str	r3, [r7, #28]
 8008c3a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008c3e:	460b      	mov	r3, r1
 8008c40:	4313      	orrs	r3, r2
 8008c42:	d00c      	beq.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0xce2>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8008c44:	4b68      	ldr	r3, [pc, #416]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008c46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c4a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008c4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c52:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008c56:	4964      	ldr	r1, [pc, #400]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008c5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c66:	2100      	movs	r1, #0
 8008c68:	6139      	str	r1, [r7, #16]
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	617b      	str	r3, [r7, #20]
 8008c70:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008c74:	460b      	mov	r3, r1
 8008c76:	4313      	orrs	r3, r2
 8008c78:	d036      	beq.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(pPeriphClkInit->LtdcClockSelection));

    switch (pPeriphClkInit->LtdcClockSelection)
 8008c7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c7e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d00c      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8008c86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008c8a:	d113      	bne.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      case RCC_LTDCCLKSOURCE_PLL2:  /* PLL2 is used as clock source for LTDC clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008c8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c90:	3308      	adds	r3, #8
 8008c92:	4618      	mov	r0, r3
 8008c94:	f002 f83e 	bl	800ad14 <RCCEx_PLL2_Config>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* LTDC clock source config set later after clock selection check */
        break;
 8008c9e:	e00d      	b.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0xd40>

      case RCC_LTDCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for LTDC clock*/
        /* PLL3 input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008ca0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ca4:	332c      	adds	r3, #44	@ 0x2c
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f002 f8cc 	bl	800ae44 <RCCEx_PLL3_Config>
 8008cac:	4603      	mov	r3, r0
 8008cae:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        /* LTDC clock source config set later after clock selection check */
        break;
 8008cb2:	e003      	b.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0xd40>

      default:
        ret = HAL_ERROR;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008cba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cbc:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d10d      	bne.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    {
      /* Set the source of LTDC clock*/
      __HAL_RCC_LTDC_CONFIG(pPeriphClkInit->LtdcClockSelection);
 8008cc4:	4b48      	ldr	r3, [pc, #288]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008cc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008cca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008cce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008cd2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008cd6:	4944      	ldr	r1, [pc, #272]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008cde:	e003      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ce0:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008ce4:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
#endif /* defined(LTDC) */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8008ce8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf0:	2100      	movs	r1, #0
 8008cf2:	60b9      	str	r1, [r7, #8]
 8008cf4:	f003 0304 	and.w	r3, r3, #4
 8008cf8:	60fb      	str	r3, [r7, #12]
 8008cfa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008cfe:	460b      	mov	r3, r1
 8008d00:	4313      	orrs	r3, r2
 8008d02:	d024      	beq.n	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(pPeriphClkInit->DsiClockSelection));

    if (pPeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLL3)
 8008d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d108      	bne.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* PLL3 is used as clock source for DSI clock*/
      /* PLL3 input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
      ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d14:	332c      	adds	r3, #44	@ 0x2c
 8008d16:	4618      	mov	r0, r3
 8008d18:	f002 f894 	bl	800ae44 <RCCEx_PLL3_Config>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
    }

    if (ret == HAL_OK)
 8008d22:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10d      	bne.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0xdca>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(pPeriphClkInit->DsiClockSelection);
 8008d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008d2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d30:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008d34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008d3c:	492a      	ldr	r1, [pc, #168]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008d44:	e003      	b.n	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d46:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008d4a:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 8008d4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d56:	2100      	movs	r1, #0
 8008d58:	6039      	str	r1, [r7, #0]
 8008d5a:	f003 0308 	and.w	r3, r3, #8
 8008d5e:	607b      	str	r3, [r7, #4]
 8008d60:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008d64:	460b      	mov	r3, r1
 8008d66:	4313      	orrs	r3, r2
 8008d68:	d036      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 8008d6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d6e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008d72:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008d76:	d00d      	beq.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0xe18>
 8008d78:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008d7c:	d811      	bhi.n	8008da2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8008d7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d82:	d012      	beq.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8008d84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d88:	d80b      	bhi.n	8008da2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00d      	beq.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8008d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d92:	d106      	bne.n	8008da2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008d94:	4b14      	ldr	r3, [pc, #80]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d98:	4a13      	ldr	r2, [pc, #76]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008d9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d9e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 8008da0:	e004      	b.n	8008dac <HAL_RCCEx_PeriphCLKConfig+0xe30>

      default:
        ret = HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
        break;
 8008da8:	e000      	b.n	8008dac <HAL_RCCEx_PeriphCLKConfig+0xe30>
        break;
 8008daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dac:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d10d      	bne.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0xe54>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 8008db4:	4b0c      	ldr	r3, [pc, #48]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008db6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008dba:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008dbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008dc2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008dc6:	4908      	ldr	r1, [pc, #32]	@ (8008de8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008dce:	e003      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dd0:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8008dd4:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008dd8:	f897 311a 	ldrb.w	r3, [r7, #282]	@ 0x11a
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8008de2:	46bd      	mov	sp, r7
 8008de4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008de8:	46020c00 	.word	0x46020c00

08008dec <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b089      	sub	sp, #36	@ 0x24
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8008df4:	4ba6      	ldr	r3, [pc, #664]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dfc:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008dfe:	4ba4      	ldr	r3, [pc, #656]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e02:	f003 0303 	and.w	r3, r3, #3
 8008e06:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008e08:	4ba1      	ldr	r3, [pc, #644]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e0c:	0a1b      	lsrs	r3, r3, #8
 8008e0e:	f003 030f 	and.w	r3, r3, #15
 8008e12:	3301      	adds	r3, #1
 8008e14:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008e16:	4b9e      	ldr	r3, [pc, #632]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e1a:	091b      	lsrs	r3, r3, #4
 8008e1c:	f003 0301 	and.w	r3, r3, #1
 8008e20:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008e22:	4b9b      	ldr	r3, [pc, #620]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e26:	08db      	lsrs	r3, r3, #3
 8008e28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	fb02 f303 	mul.w	r3, r2, r3
 8008e32:	ee07 3a90 	vmov	s15, r3
 8008e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e3a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	2b03      	cmp	r3, #3
 8008e42:	d062      	beq.n	8008f0a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	2b03      	cmp	r3, #3
 8008e48:	f200 8081 	bhi.w	8008f4e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d024      	beq.n	8008e9c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d17a      	bne.n	8008f4e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	ee07 3a90 	vmov	s15, r3
 8008e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e62:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8009094 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8008e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e6a:	4b89      	ldr	r3, [pc, #548]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e72:	ee07 3a90 	vmov	s15, r3
 8008e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008e7e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8009098 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008e82:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008e86:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008e9a:	e08f      	b.n	8008fbc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008e9c:	4b7c      	ldr	r3, [pc, #496]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d005      	beq.n	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8008ea8:	4b79      	ldr	r3, [pc, #484]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008eaa:	689b      	ldr	r3, [r3, #8]
 8008eac:	0f1b      	lsrs	r3, r3, #28
 8008eae:	f003 030f 	and.w	r3, r3, #15
 8008eb2:	e006      	b.n	8008ec2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8008eb4:	4b76      	ldr	r3, [pc, #472]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008eb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008eba:	041b      	lsls	r3, r3, #16
 8008ebc:	0f1b      	lsrs	r3, r3, #28
 8008ebe:	f003 030f 	and.w	r3, r3, #15
 8008ec2:	4a76      	ldr	r2, [pc, #472]	@ (800909c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8008ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ec8:	ee07 3a90 	vmov	s15, r3
 8008ecc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	ee07 3a90 	vmov	s15, r3
 8008ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	ee07 3a90 	vmov	s15, r3
 8008ee4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ee8:	ed97 6a02 	vldr	s12, [r7, #8]
 8008eec:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8009098 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008ef0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ef4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008efc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008f00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f04:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f08:	e058      	b.n	8008fbc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	ee07 3a90 	vmov	s15, r3
 8008f10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f14:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009094 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8008f18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f1c:	4b5c      	ldr	r3, [pc, #368]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f24:	ee07 3a90 	vmov	s15, r3
 8008f28:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f2c:	ed97 6a02 	vldr	s12, [r7, #8]
 8008f30:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8009098 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008f34:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008f38:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f40:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f48:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f4c:	e036      	b.n	8008fbc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008f4e:	4b50      	ldr	r3, [pc, #320]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d005      	beq.n	8008f66 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8008f5a:	4b4d      	ldr	r3, [pc, #308]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	0f1b      	lsrs	r3, r3, #28
 8008f60:	f003 030f 	and.w	r3, r3, #15
 8008f64:	e006      	b.n	8008f74 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8008f66:	4b4a      	ldr	r3, [pc, #296]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008f68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f6c:	041b      	lsls	r3, r3, #16
 8008f6e:	0f1b      	lsrs	r3, r3, #28
 8008f70:	f003 030f 	and.w	r3, r3, #15
 8008f74:	4a49      	ldr	r2, [pc, #292]	@ (800909c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8008f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f7a:	ee07 3a90 	vmov	s15, r3
 8008f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	ee07 3a90 	vmov	s15, r3
 8008f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	ee07 3a90 	vmov	s15, r3
 8008f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008f9e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8009098 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008faa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008fba:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8008fbc:	4b34      	ldr	r3, [pc, #208]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d017      	beq.n	8008ff8 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008fc8:	4b31      	ldr	r3, [pc, #196]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fcc:	0a5b      	lsrs	r3, r3, #9
 8008fce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fd2:	ee07 3a90 	vmov	s15, r3
 8008fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8008fda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fde:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008fe2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fee:	ee17 2a90 	vmov	r2, s15
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	601a      	str	r2, [r3, #0]
 8008ff6:	e002      	b.n	8008ffe <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8008ffe:	4b24      	ldr	r3, [pc, #144]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8009000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009006:	2b00      	cmp	r3, #0
 8009008:	d017      	beq.n	800903a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800900a:	4b21      	ldr	r3, [pc, #132]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800900c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800900e:	0c1b      	lsrs	r3, r3, #16
 8009010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009014:	ee07 3a90 	vmov	s15, r3
 8009018:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800901c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009020:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009024:	edd7 6a07 	vldr	s13, [r7, #28]
 8009028:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800902c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009030:	ee17 2a90 	vmov	r2, s15
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	605a      	str	r2, [r3, #4]
 8009038:	e002      	b.n	8009040 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8009040:	4b13      	ldr	r3, [pc, #76]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8009042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009044:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009048:	2b00      	cmp	r3, #0
 800904a:	d017      	beq.n	800907c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800904c:	4b10      	ldr	r3, [pc, #64]	@ (8009090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800904e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009050:	0e1b      	lsrs	r3, r3, #24
 8009052:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009056:	ee07 3a90 	vmov	s15, r3
 800905a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800905e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009062:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009066:	edd7 6a07 	vldr	s13, [r7, #28]
 800906a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800906e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009072:	ee17 2a90 	vmov	r2, s15
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800907a:	e002      	b.n	8009082 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	609a      	str	r2, [r3, #8]
}
 8009082:	bf00      	nop
 8009084:	3724      	adds	r7, #36	@ 0x24
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	46020c00 	.word	0x46020c00
 8009094:	4b742400 	.word	0x4b742400
 8009098:	46000000 	.word	0x46000000
 800909c:	08011c20 	.word	0x08011c20

080090a0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b089      	sub	sp, #36	@ 0x24
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80090a8:	4ba6      	ldr	r3, [pc, #664]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80090aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090b0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80090b2:	4ba4      	ldr	r3, [pc, #656]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80090b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b6:	f003 0303 	and.w	r3, r3, #3
 80090ba:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80090bc:	4ba1      	ldr	r3, [pc, #644]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80090be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c0:	0a1b      	lsrs	r3, r3, #8
 80090c2:	f003 030f 	and.w	r3, r3, #15
 80090c6:	3301      	adds	r3, #1
 80090c8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80090ca:	4b9e      	ldr	r3, [pc, #632]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80090cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ce:	091b      	lsrs	r3, r3, #4
 80090d0:	f003 0301 	and.w	r3, r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80090d6:	4b9b      	ldr	r3, [pc, #620]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80090d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090da:	08db      	lsrs	r3, r3, #3
 80090dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090e0:	68fa      	ldr	r2, [r7, #12]
 80090e2:	fb02 f303 	mul.w	r3, r2, r3
 80090e6:	ee07 3a90 	vmov	s15, r3
 80090ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ee:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	2b03      	cmp	r3, #3
 80090f6:	d062      	beq.n	80091be <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	2b03      	cmp	r3, #3
 80090fc:	f200 8081 	bhi.w	8009202 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d024      	beq.n	8009150 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2b02      	cmp	r3, #2
 800910a:	d17a      	bne.n	8009202 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	ee07 3a90 	vmov	s15, r3
 8009112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009116:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8009348 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800911a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800911e:	4b89      	ldr	r3, [pc, #548]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8009120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009126:	ee07 3a90 	vmov	s15, r3
 800912a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800912e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009132:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800934c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8009136:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800913a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800913e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009142:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8009146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800914a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800914e:	e08f      	b.n	8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8009150:	4b7c      	ldr	r3, [pc, #496]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009158:	2b00      	cmp	r3, #0
 800915a:	d005      	beq.n	8009168 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800915c:	4b79      	ldr	r3, [pc, #484]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	0f1b      	lsrs	r3, r3, #28
 8009162:	f003 030f 	and.w	r3, r3, #15
 8009166:	e006      	b.n	8009176 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8009168:	4b76      	ldr	r3, [pc, #472]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800916a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800916e:	041b      	lsls	r3, r3, #16
 8009170:	0f1b      	lsrs	r3, r3, #28
 8009172:	f003 030f 	and.w	r3, r3, #15
 8009176:	4a76      	ldr	r2, [pc, #472]	@ (8009350 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8009178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800917c:	ee07 3a90 	vmov	s15, r3
 8009180:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	ee07 3a90 	vmov	s15, r3
 800918a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800918e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	ee07 3a90 	vmov	s15, r3
 8009198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800919c:	ed97 6a02 	vldr	s12, [r7, #8]
 80091a0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800934c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80091a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80091b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80091bc:	e058      	b.n	8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	ee07 3a90 	vmov	s15, r3
 80091c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091c8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009348 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80091cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091d0:	4b5c      	ldr	r3, [pc, #368]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80091d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091d8:	ee07 3a90 	vmov	s15, r3
 80091dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80091e0:	ed97 6a02 	vldr	s12, [r7, #8]
 80091e4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800934c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80091e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80091ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80091f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80091f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091fc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009200:	e036      	b.n	8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8009202:	4b50      	ldr	r3, [pc, #320]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d005      	beq.n	800921a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800920e:	4b4d      	ldr	r3, [pc, #308]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	0f1b      	lsrs	r3, r3, #28
 8009214:	f003 030f 	and.w	r3, r3, #15
 8009218:	e006      	b.n	8009228 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800921a:	4b4a      	ldr	r3, [pc, #296]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800921c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009220:	041b      	lsls	r3, r3, #16
 8009222:	0f1b      	lsrs	r3, r3, #28
 8009224:	f003 030f 	and.w	r3, r3, #15
 8009228:	4a49      	ldr	r2, [pc, #292]	@ (8009350 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800922a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800922e:	ee07 3a90 	vmov	s15, r3
 8009232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	ee07 3a90 	vmov	s15, r3
 800923c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009240:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	ee07 3a90 	vmov	s15, r3
 800924a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800924e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009252:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800934c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8009256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800925a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800925e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009262:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8009266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800926a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800926e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8009270:	4b34      	ldr	r3, [pc, #208]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8009272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009278:	2b00      	cmp	r3, #0
 800927a:	d017      	beq.n	80092ac <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800927c:	4b31      	ldr	r3, [pc, #196]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800927e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009280:	0a5b      	lsrs	r3, r3, #9
 8009282:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800928e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009292:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8009296:	edd7 6a07 	vldr	s13, [r7, #28]
 800929a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800929e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092a2:	ee17 2a90 	vmov	r2, s15
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	601a      	str	r2, [r3, #0]
 80092aa:	e002      	b.n	80092b2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80092b2:	4b24      	ldr	r3, [pc, #144]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80092b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d017      	beq.n	80092ee <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80092be:	4b21      	ldr	r3, [pc, #132]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80092c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c2:	0c1b      	lsrs	r3, r3, #16
 80092c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092c8:	ee07 3a90 	vmov	s15, r3
 80092cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80092d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092d4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80092d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80092dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092e4:	ee17 2a90 	vmov	r2, s15
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	605a      	str	r2, [r3, #4]
 80092ec:	e002      	b.n	80092f4 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80092f4:	4b13      	ldr	r3, [pc, #76]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80092f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d017      	beq.n	8009330 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8009300:	4b10      	ldr	r3, [pc, #64]	@ (8009344 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8009302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009304:	0e1b      	lsrs	r3, r3, #24
 8009306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800930a:	ee07 3a90 	vmov	s15, r3
 800930e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8009312:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009316:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800931a:	edd7 6a07 	vldr	s13, [r7, #28]
 800931e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009326:	ee17 2a90 	vmov	r2, s15
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800932e:	e002      	b.n	8009336 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	609a      	str	r2, [r3, #8]
}
 8009336:	bf00      	nop
 8009338:	3724      	adds	r7, #36	@ 0x24
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	46020c00 	.word	0x46020c00
 8009348:	4b742400 	.word	0x4b742400
 800934c:	46000000 	.word	0x46000000
 8009350:	08011c20 	.word	0x08011c20

08009354 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009354:	b480      	push	{r7}
 8009356:	b089      	sub	sp, #36	@ 0x24
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800935c:	4ba6      	ldr	r3, [pc, #664]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800935e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009364:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8009366:	4ba4      	ldr	r3, [pc, #656]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936a:	f003 0303 	and.w	r3, r3, #3
 800936e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8009370:	4ba1      	ldr	r3, [pc, #644]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009374:	0a1b      	lsrs	r3, r3, #8
 8009376:	f003 030f 	and.w	r3, r3, #15
 800937a:	3301      	adds	r3, #1
 800937c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800937e:	4b9e      	ldr	r3, [pc, #632]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009382:	091b      	lsrs	r3, r3, #4
 8009384:	f003 0301 	and.w	r3, r3, #1
 8009388:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800938a:	4b9b      	ldr	r3, [pc, #620]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800938c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800938e:	08db      	lsrs	r3, r3, #3
 8009390:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	fb02 f303 	mul.w	r3, r2, r3
 800939a:	ee07 3a90 	vmov	s15, r3
 800939e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b03      	cmp	r3, #3
 80093aa:	d062      	beq.n	8009472 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	f200 8081 	bhi.w	80094b6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d024      	beq.n	8009404 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	2b02      	cmp	r3, #2
 80093be:	d17a      	bne.n	80094b6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	ee07 3a90 	vmov	s15, r3
 80093c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ca:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80095fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80093ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093d2:	4b89      	ldr	r3, [pc, #548]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80093d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093da:	ee07 3a90 	vmov	s15, r3
 80093de:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80093e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80093e6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8009600 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80093ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80093ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80093f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80093fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093fe:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8009402:	e08f      	b.n	8009524 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8009404:	4b7c      	ldr	r3, [pc, #496]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800940c:	2b00      	cmp	r3, #0
 800940e:	d005      	beq.n	800941c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8009410:	4b79      	ldr	r3, [pc, #484]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	0f1b      	lsrs	r3, r3, #28
 8009416:	f003 030f 	and.w	r3, r3, #15
 800941a:	e006      	b.n	800942a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800941c:	4b76      	ldr	r3, [pc, #472]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800941e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009422:	041b      	lsls	r3, r3, #16
 8009424:	0f1b      	lsrs	r3, r3, #28
 8009426:	f003 030f 	and.w	r3, r3, #15
 800942a:	4a76      	ldr	r2, [pc, #472]	@ (8009604 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800942c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009430:	ee07 3a90 	vmov	s15, r3
 8009434:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	ee07 3a90 	vmov	s15, r3
 800943e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009442:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	ee07 3a90 	vmov	s15, r3
 800944c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009450:	ed97 6a02 	vldr	s12, [r7, #8]
 8009454:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8009600 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8009458:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800945c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009460:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009464:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8009468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800946c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009470:	e058      	b.n	8009524 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	ee07 3a90 	vmov	s15, r3
 8009478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800947c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80095fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8009480:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009484:	4b5c      	ldr	r3, [pc, #368]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800948c:	ee07 3a90 	vmov	s15, r3
 8009490:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8009494:	ed97 6a02 	vldr	s12, [r7, #8]
 8009498:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8009600 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800949c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80094a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80094a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80094ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094b0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80094b4:	e036      	b.n	8009524 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80094b6:	4b50      	ldr	r3, [pc, #320]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d005      	beq.n	80094ce <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80094c2:	4b4d      	ldr	r3, [pc, #308]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	0f1b      	lsrs	r3, r3, #28
 80094c8:	f003 030f 	and.w	r3, r3, #15
 80094cc:	e006      	b.n	80094dc <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80094ce:	4b4a      	ldr	r3, [pc, #296]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80094d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80094d4:	041b      	lsls	r3, r3, #16
 80094d6:	0f1b      	lsrs	r3, r3, #28
 80094d8:	f003 030f 	and.w	r3, r3, #15
 80094dc:	4a49      	ldr	r2, [pc, #292]	@ (8009604 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80094de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094e2:	ee07 3a90 	vmov	s15, r3
 80094e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	ee07 3a90 	vmov	s15, r3
 80094f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	ee07 3a90 	vmov	s15, r3
 80094fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009502:	ed97 6a02 	vldr	s12, [r7, #8]
 8009506:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8009600 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800950a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800950e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009516:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800951a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800951e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009522:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8009524:	4b34      	ldr	r3, [pc, #208]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800952c:	2b00      	cmp	r3, #0
 800952e:	d017      	beq.n	8009560 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009530:	4b31      	ldr	r3, [pc, #196]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009534:	0a5b      	lsrs	r3, r3, #9
 8009536:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800953a:	ee07 3a90 	vmov	s15, r3
 800953e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8009542:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009546:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800954a:	edd7 6a07 	vldr	s13, [r7, #28]
 800954e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009552:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009556:	ee17 2a90 	vmov	r2, s15
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	601a      	str	r2, [r3, #0]
 800955e:	e002      	b.n	8009566 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2200      	movs	r2, #0
 8009564:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8009566:	4b24      	ldr	r3, [pc, #144]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d017      	beq.n	80095a2 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009572:	4b21      	ldr	r3, [pc, #132]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8009574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009576:	0c1b      	lsrs	r3, r3, #16
 8009578:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800957c:	ee07 3a90 	vmov	s15, r3
 8009580:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8009584:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009588:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800958c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009598:	ee17 2a90 	vmov	r2, s15
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	605a      	str	r2, [r3, #4]
 80095a0:	e002      	b.n	80095a8 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80095a8:	4b13      	ldr	r3, [pc, #76]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80095aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d017      	beq.n	80095e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80095b4:	4b10      	ldr	r3, [pc, #64]	@ (80095f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80095b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095b8:	0e1b      	lsrs	r3, r3, #24
 80095ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095be:	ee07 3a90 	vmov	s15, r3
 80095c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80095c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095ca:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80095ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80095d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095da:	ee17 2a90 	vmov	r2, s15
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80095e2:	e002      	b.n	80095ea <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	609a      	str	r2, [r3, #8]
}
 80095ea:	bf00      	nop
 80095ec:	3724      	adds	r7, #36	@ 0x24
 80095ee:	46bd      	mov	sp, r7
 80095f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f4:	4770      	bx	lr
 80095f6:	bf00      	nop
 80095f8:	46020c00 	.word	0x46020c00
 80095fc:	4b742400 	.word	0x4b742400
 8009600:	46000000 	.word	0x46000000
 8009604:	08011c20 	.word	0x08011c20

08009608 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b08e      	sub	sp, #56	@ 0x38
 800960c:	af00      	add	r7, sp, #0
 800960e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8009612:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009616:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800961a:	430b      	orrs	r3, r1
 800961c:	d145      	bne.n	80096aa <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800961e:	4ba7      	ldr	r3, [pc, #668]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009620:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009624:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009628:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800962a:	4ba4      	ldr	r3, [pc, #656]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800962c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009630:	f003 0302 	and.w	r3, r3, #2
 8009634:	2b02      	cmp	r3, #2
 8009636:	d108      	bne.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8009638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800963e:	d104      	bne.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8009640:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009644:	637b      	str	r3, [r7, #52]	@ 0x34
 8009646:	f001 bb5a 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800964a:	4b9c      	ldr	r3, [pc, #624]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800964c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009650:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009654:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009658:	d114      	bne.n	8009684 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009660:	d110      	bne.n	8009684 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009662:	4b96      	ldr	r3, [pc, #600]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009664:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800966c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009670:	d103      	bne.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8009672:	23fa      	movs	r3, #250	@ 0xfa
 8009674:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009676:	f001 bb42 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800967a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800967e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009680:	f001 bb3d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8009684:	4b8d      	ldr	r3, [pc, #564]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800968c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009690:	d107      	bne.n	80096a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009694:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009698:	d103      	bne.n	80096a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800969a:	4b89      	ldr	r3, [pc, #548]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800969c:	637b      	str	r3, [r7, #52]	@ 0x34
 800969e:	f001 bb2e 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80096a2:	2300      	movs	r3, #0
 80096a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a6:	f001 bb2a 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80096aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096ae:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80096b2:	430b      	orrs	r3, r1
 80096b4:	d151      	bne.n	800975a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80096b6:	4b81      	ldr	r3, [pc, #516]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80096b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096bc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80096c0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80096c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c4:	2b80      	cmp	r3, #128	@ 0x80
 80096c6:	d035      	beq.n	8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80096c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ca:	2b80      	cmp	r3, #128	@ 0x80
 80096cc:	d841      	bhi.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80096ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d0:	2b60      	cmp	r3, #96	@ 0x60
 80096d2:	d02a      	beq.n	800972a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80096d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d6:	2b60      	cmp	r3, #96	@ 0x60
 80096d8:	d83b      	bhi.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80096da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096dc:	2b40      	cmp	r3, #64	@ 0x40
 80096de:	d009      	beq.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80096e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e2:	2b40      	cmp	r3, #64	@ 0x40
 80096e4:	d835      	bhi.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80096e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00c      	beq.n	8009706 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80096ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ee:	2b20      	cmp	r3, #32
 80096f0:	d012      	beq.n	8009718 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80096f2:	e02e      	b.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80096f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7ff fb77 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80096fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009700:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009702:	f001 bafc 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009706:	f107 0318 	add.w	r3, r7, #24
 800970a:	4618      	mov	r0, r3
 800970c:	f7ff fcc8 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009714:	f001 baf3 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009718:	f107 030c 	add.w	r3, r7, #12
 800971c:	4618      	mov	r0, r3
 800971e:	f7ff fe19 	bl	8009354 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009726:	f001 baea 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800972a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800972e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009730:	f001 bae5 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009734:	4b61      	ldr	r3, [pc, #388]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800973c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009740:	d103      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8009742:	4b60      	ldr	r3, [pc, #384]	@ (80098c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009744:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009746:	f001 bada 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800974a:	2300      	movs	r3, #0
 800974c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800974e:	f001 bad6 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default :
      {
        frequency = 0U;
 8009752:	2300      	movs	r3, #0
 8009754:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009756:	f001 bad2 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800975a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800975e:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009762:	430b      	orrs	r3, r1
 8009764:	d158      	bne.n	8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8009766:	4b55      	ldr	r3, [pc, #340]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009768:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800976c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009770:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009778:	d03b      	beq.n	80097f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800977a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009780:	d846      	bhi.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8009782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009784:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009788:	d02e      	beq.n	80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800978a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009790:	d83e      	bhi.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8009792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009798:	d00b      	beq.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a0:	d836      	bhi.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80097a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d00d      	beq.n	80097c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097ae:	d012      	beq.n	80097d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80097b0:	e02e      	b.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff fb18 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80097bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097c0:	f001 ba9d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097c4:	f107 0318 	add.w	r3, r7, #24
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7ff fc69 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097d2:	f001 ba94 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097d6:	f107 030c 	add.w	r3, r7, #12
 80097da:	4618      	mov	r0, r3
 80097dc:	f7ff fdba 	bl	8009354 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097e4:	f001 ba8b 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80097e8:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80097ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097ee:	f001 ba86 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80097f2:	4b32      	ldr	r3, [pc, #200]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097fe:	d103      	bne.n	8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8009800:	4b30      	ldr	r3, [pc, #192]	@ (80098c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009802:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009804:	f001 ba7b 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 8009808:	2300      	movs	r3, #0
 800980a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800980c:	f001 ba77 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default :

        frequency = 0U;
 8009810:	2300      	movs	r3, #0
 8009812:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009814:	f001 ba73 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8009818:	e9d7 2300 	ldrd	r2, r3, [r7]
 800981c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009820:	430b      	orrs	r3, r1
 8009822:	d126      	bne.n	8009872 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8009824:	4b25      	ldr	r3, [pc, #148]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009826:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800982a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800982e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8009830:	4b22      	ldr	r3, [pc, #136]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800983c:	d106      	bne.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800983e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009840:	2b00      	cmp	r3, #0
 8009842:	d103      	bne.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8009844:	4b1f      	ldr	r3, [pc, #124]	@ (80098c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009846:	637b      	str	r3, [r7, #52]	@ 0x34
 8009848:	f001 ba59 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800984c:	4b1b      	ldr	r3, [pc, #108]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009854:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009858:	d107      	bne.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800985a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009860:	d103      	bne.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8009862:	4b19      	ldr	r3, [pc, #100]	@ (80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8009864:	637b      	str	r3, [r7, #52]	@ 0x34
 8009866:	f001 ba4a 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800986a:	2300      	movs	r3, #0
 800986c:	637b      	str	r3, [r7, #52]	@ 0x34
 800986e:	f001 ba46 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8009872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009876:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800987a:	430b      	orrs	r3, r1
 800987c:	d16e      	bne.n	800995c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800987e:	4b0f      	ldr	r3, [pc, #60]	@ (80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009884:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8009888:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800988a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009890:	d03d      	beq.n	800990e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8009892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009894:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009898:	d85c      	bhi.n	8009954 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800989a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800989c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098a0:	d014      	beq.n	80098cc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80098a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098a8:	d854      	bhi.n	8009954 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80098aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d01f      	beq.n	80098f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80098b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80098b6:	d012      	beq.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80098b8:	e04c      	b.n	8009954 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80098ba:	bf00      	nop
 80098bc:	46020c00 	.word	0x46020c00
 80098c0:	0007a120 	.word	0x0007a120
 80098c4:	00f42400 	.word	0x00f42400
 80098c8:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80098cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7ff fa8b 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80098d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098da:	f001 ba10 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098de:	f107 0318 	add.w	r3, r7, #24
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7ff fbdc 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80098e8:	69fb      	ldr	r3, [r7, #28]
 80098ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098ec:	f001 ba07 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80098f0:	4ba7      	ldr	r3, [pc, #668]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80098f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098fc:	d103      	bne.n	8009906 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 80098fe:	4ba5      	ldr	r3, [pc, #660]	@ (8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009900:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009902:	f001 b9fc 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 8009906:	2300      	movs	r3, #0
 8009908:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800990a:	f001 b9f8 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800990e:	4ba0      	ldr	r3, [pc, #640]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f003 0320 	and.w	r3, r3, #32
 8009916:	2b20      	cmp	r3, #32
 8009918:	d118      	bne.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800991a:	4b9d      	ldr	r3, [pc, #628]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800991c:	689b      	ldr	r3, [r3, #8]
 800991e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009922:	2b00      	cmp	r3, #0
 8009924:	d005      	beq.n	8009932 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009926:	4b9a      	ldr	r3, [pc, #616]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	0e1b      	lsrs	r3, r3, #24
 800992c:	f003 030f 	and.w	r3, r3, #15
 8009930:	e006      	b.n	8009940 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8009932:	4b97      	ldr	r3, [pc, #604]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009934:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009938:	041b      	lsls	r3, r3, #16
 800993a:	0e1b      	lsrs	r3, r3, #24
 800993c:	f003 030f 	and.w	r3, r3, #15
 8009940:	4a95      	ldr	r2, [pc, #596]	@ (8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009946:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009948:	f001 b9d9 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800994c:	2300      	movs	r3, #0
 800994e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009950:	f001 b9d5 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default :

        frequency = 0U;
 8009954:	2300      	movs	r3, #0
 8009956:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009958:	f001 b9d1 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800995c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009960:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8009964:	430b      	orrs	r3, r1
 8009966:	d17f      	bne.n	8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009968:	4b89      	ldr	r3, [pc, #548]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800996a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800996e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009972:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8009974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009976:	2b00      	cmp	r3, #0
 8009978:	d165      	bne.n	8009a46 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800997a:	4b85      	ldr	r3, [pc, #532]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800997c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009980:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8009984:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8009986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009988:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800998c:	d034      	beq.n	80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 800998e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009990:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009994:	d853      	bhi.n	8009a3e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8009996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009998:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800999c:	d00b      	beq.n	80099b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 800999e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099a4:	d84b      	bhi.n	8009a3e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80099a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d016      	beq.n	80099da <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 80099ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80099b2:	d009      	beq.n	80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80099b4:	e043      	b.n	8009a3e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80099b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7ff fa16 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80099c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80099c4:	f001 b99b 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099c8:	f107 0318 	add.w	r3, r7, #24
 80099cc:	4618      	mov	r0, r3
 80099ce:	f7ff fb67 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80099d6:	f001 b992 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80099da:	4b6d      	ldr	r3, [pc, #436]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80099e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099e6:	d103      	bne.n	80099f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 80099e8:	4b6a      	ldr	r3, [pc, #424]	@ (8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80099ea:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80099ec:	f001 b987 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            frequency = 0U;
 80099f0:	2300      	movs	r3, #0
 80099f2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80099f4:	f001 b983 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80099f8:	4b65      	ldr	r3, [pc, #404]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 0320 	and.w	r3, r3, #32
 8009a00:	2b20      	cmp	r3, #32
 8009a02:	d118      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009a04:	4b62      	ldr	r3, [pc, #392]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d005      	beq.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8009a10:	4b5f      	ldr	r3, [pc, #380]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	0e1b      	lsrs	r3, r3, #24
 8009a16:	f003 030f 	and.w	r3, r3, #15
 8009a1a:	e006      	b.n	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8009a1c:	4b5c      	ldr	r3, [pc, #368]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009a1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009a22:	041b      	lsls	r3, r3, #16
 8009a24:	0e1b      	lsrs	r3, r3, #24
 8009a26:	f003 030f 	and.w	r3, r3, #15
 8009a2a:	4a5b      	ldr	r2, [pc, #364]	@ (8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a30:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8009a32:	f001 b964 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            frequency = 0U;
 8009a36:	2300      	movs	r3, #0
 8009a38:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009a3a:	f001 b960 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
        default :
        {
          frequency = 0U;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009a42:	f001 b95c 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8009a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a4c:	d108      	bne.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a52:	4618      	mov	r0, r3
 8009a54:	f7ff f9ca 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8009a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a5c:	f001 b94f 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else
    {
      frequency = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a64:	f001 b94b 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8009a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a6c:	1e51      	subs	r1, r2, #1
 8009a6e:	430b      	orrs	r3, r1
 8009a70:	d136      	bne.n	8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8009a72:	4b47      	ldr	r3, [pc, #284]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009a78:	f003 0303 	and.w	r3, r3, #3
 8009a7c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d104      	bne.n	8009a8e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8009a84:	f7fe f9cc 	bl	8007e20 <HAL_RCC_GetPCLK2Freq>
 8009a88:	6378      	str	r0, [r7, #52]	@ 0x34
 8009a8a:	f001 b938 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8009a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d104      	bne.n	8009a9e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009a94:	f7fe f894 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009a98:	6378      	str	r0, [r7, #52]	@ 0x34
 8009a9a:	f001 b930 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8009a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009aaa:	d106      	bne.n	8009aba <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8009aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d103      	bne.n	8009aba <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8009ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8009b9c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009ab4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ab6:	f001 b922 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8009aba:	4b35      	ldr	r3, [pc, #212]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009abc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ac0:	f003 0302 	and.w	r3, r3, #2
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d107      	bne.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8009ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aca:	2b03      	cmp	r3, #3
 8009acc:	d104      	bne.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8009ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ad4:	f001 b913 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8009adc:	f001 b90f 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8009ae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ae4:	1e91      	subs	r1, r2, #2
 8009ae6:	430b      	orrs	r3, r1
 8009ae8:	d136      	bne.n	8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8009aea:	4b29      	ldr	r3, [pc, #164]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009af0:	f003 030c 	and.w	r3, r3, #12
 8009af4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8009af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d104      	bne.n	8009b06 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009afc:	f7fe f97c 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 8009b00:	6378      	str	r0, [r7, #52]	@ 0x34
 8009b02:	f001 b8fc 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8009b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b08:	2b04      	cmp	r3, #4
 8009b0a:	d104      	bne.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009b0c:	f7fe f858 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009b10:	6378      	str	r0, [r7, #52]	@ 0x34
 8009b12:	f001 b8f4 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8009b16:	4b1e      	ldr	r3, [pc, #120]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b22:	d106      	bne.n	8009b32 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8009b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b26:	2b08      	cmp	r3, #8
 8009b28:	d103      	bne.n	8009b32 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8009b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8009b9c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009b2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b2e:	f001 b8e6 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8009b32:	4b17      	ldr	r3, [pc, #92]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009b34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b38:	f003 0302 	and.w	r3, r3, #2
 8009b3c:	2b02      	cmp	r3, #2
 8009b3e:	d107      	bne.n	8009b50 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8009b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b42:	2b0c      	cmp	r3, #12
 8009b44:	d104      	bne.n	8009b50 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8009b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b4c:	f001 b8d7 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8009b50:	2300      	movs	r3, #0
 8009b52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b54:	f001 b8d3 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8009b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b5c:	1f11      	subs	r1, r2, #4
 8009b5e:	430b      	orrs	r3, r1
 8009b60:	d13f      	bne.n	8009be2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009b62:	4b0b      	ldr	r3, [pc, #44]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b6c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d104      	bne.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009b74:	f7fe f940 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 8009b78:	6378      	str	r0, [r7, #52]	@ 0x34
 8009b7a:	f001 b8c0 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b80:	2b10      	cmp	r3, #16
 8009b82:	d10d      	bne.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009b84:	f7fe f81c 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009b88:	6378      	str	r0, [r7, #52]	@ 0x34
 8009b8a:	f001 b8b8 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 8009b8e:	bf00      	nop
 8009b90:	46020c00 	.word	0x46020c00
 8009b94:	02dc6c00 	.word	0x02dc6c00
 8009b98:	08011c20 	.word	0x08011c20
 8009b9c:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8009ba0:	4ba8      	ldr	r3, [pc, #672]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bac:	d106      	bne.n	8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8009bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb0:	2b20      	cmp	r3, #32
 8009bb2:	d103      	bne.n	8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8009bb4:	4ba4      	ldr	r3, [pc, #656]	@ (8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb8:	f001 b8a1 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8009bbc:	4ba1      	ldr	r3, [pc, #644]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009bbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009bc2:	f003 0302 	and.w	r3, r3, #2
 8009bc6:	2b02      	cmp	r3, #2
 8009bc8:	d107      	bne.n	8009bda <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	2b30      	cmp	r3, #48	@ 0x30
 8009bce:	d104      	bne.n	8009bda <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8009bd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bd6:	f001 b892 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bde:	f001 b88e 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8009be2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009be6:	f1a2 0108 	sub.w	r1, r2, #8
 8009bea:	430b      	orrs	r3, r1
 8009bec:	d136      	bne.n	8009c5c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8009bee:	4b95      	ldr	r3, [pc, #596]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009bf4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009bf8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d104      	bne.n	8009c0a <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009c00:	f7fe f8fa 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 8009c04:	6378      	str	r0, [r7, #52]	@ 0x34
 8009c06:	f001 b87a 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0c:	2b40      	cmp	r3, #64	@ 0x40
 8009c0e:	d104      	bne.n	8009c1a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009c10:	f7fd ffd6 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009c14:	6378      	str	r0, [r7, #52]	@ 0x34
 8009c16:	f001 b872 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8009c1a:	4b8a      	ldr	r3, [pc, #552]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c26:	d106      	bne.n	8009c36 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8009c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2a:	2b80      	cmp	r3, #128	@ 0x80
 8009c2c:	d103      	bne.n	8009c36 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8009c2e:	4b86      	ldr	r3, [pc, #536]	@ (8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c32:	f001 b864 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8009c36:	4b83      	ldr	r3, [pc, #524]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009c38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c3c:	f003 0302 	and.w	r3, r3, #2
 8009c40:	2b02      	cmp	r3, #2
 8009c42:	d107      	bne.n	8009c54 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8009c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c46:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c48:	d104      	bne.n	8009c54 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8009c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c50:	f001 b855 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8009c54:	2300      	movs	r3, #0
 8009c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c58:	f001 b851 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8009c5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c60:	f1a2 0110 	sub.w	r1, r2, #16
 8009c64:	430b      	orrs	r3, r1
 8009c66:	d139      	bne.n	8009cdc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8009c68:	4b76      	ldr	r3, [pc, #472]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009c6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009c6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c72:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8009c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d104      	bne.n	8009c84 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009c7a:	f7fe f8bd 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 8009c7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8009c80:	f001 b83d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8009c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c8a:	d104      	bne.n	8009c96 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009c8c:	f7fd ff98 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009c90:	6378      	str	r0, [r7, #52]	@ 0x34
 8009c92:	f001 b834 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8009c96:	4b6b      	ldr	r3, [pc, #428]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ca2:	d107      	bne.n	8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009caa:	d103      	bne.n	8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8009cac:	4b66      	ldr	r3, [pc, #408]	@ (8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cb0:	f001 b825 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8009cb4:	4b63      	ldr	r3, [pc, #396]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009cb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009cba:	f003 0302 	and.w	r3, r3, #2
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	d108      	bne.n	8009cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8009cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cc8:	d104      	bne.n	8009cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8009cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009cce:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cd0:	f001 b815 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cd8:	f001 b811 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined(USART6)
  else if (PeriphClk == RCC_PERIPHCLK_USART6)
 8009cdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ce0:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8009ce4:	430b      	orrs	r3, r1
 8009ce6:	d139      	bne.n	8009d5c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
  {
    /* Get the current USART6 source */
    srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8009ce8:	4b56      	ldr	r3, [pc, #344]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009cea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009cee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009cf2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8009cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d104      	bne.n	8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009cfa:	f7fe f87d 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 8009cfe:	6378      	str	r0, [r7, #52]	@ 0x34
 8009d00:	f000 bffd 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USART6CLKSOURCE_SYSCLK)
 8009d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d0a:	d104      	bne.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009d0c:	f7fd ff58 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009d10:	6378      	str	r0, [r7, #52]	@ 0x34
 8009d12:	f000 bff4 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8009d16:	4b4b      	ldr	r3, [pc, #300]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d22:	d107      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 8009d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d2a:	d103      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
    {
      frequency = HSI_VALUE;
 8009d2c:	4b46      	ldr	r3, [pc, #280]	@ (8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009d2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d30:	f000 bfe5 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8009d34:	4b43      	ldr	r3, [pc, #268]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009d36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009d3a:	f003 0302 	and.w	r3, r3, #2
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d108      	bne.n	8009d54 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 8009d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d44:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009d48:	d104      	bne.n	8009d54 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
    {
      frequency = LSE_VALUE;
 8009d4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d50:	f000 bfd5 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8009d54:	2300      	movs	r3, #0
 8009d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d58:	f000 bfd1 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8009d5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d60:	f1a2 0120 	sub.w	r1, r2, #32
 8009d64:	430b      	orrs	r3, r1
 8009d66:	d158      	bne.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009d68:	4b36      	ldr	r3, [pc, #216]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009d6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d6e:	f003 0307 	and.w	r3, r3, #7
 8009d72:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8009d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d104      	bne.n	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8009d7a:	f7fe f865 	bl	8007e48 <HAL_RCC_GetPCLK3Freq>
 8009d7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8009d80:	f000 bfbd 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8009d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d104      	bne.n	8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009d8a:	f7fd ff19 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009d8e:	6378      	str	r0, [r7, #52]	@ 0x34
 8009d90:	f000 bfb5 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8009d94:	4b2b      	ldr	r3, [pc, #172]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009da0:	d106      	bne.n	8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8009da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	d103      	bne.n	8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      frequency = HSI_VALUE;
 8009da8:	4b27      	ldr	r3, [pc, #156]	@ (8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009daa:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dac:	f000 bfa7 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8009db0:	4b24      	ldr	r3, [pc, #144]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009db2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009db6:	f003 0302 	and.w	r3, r3, #2
 8009dba:	2b02      	cmp	r3, #2
 8009dbc:	d107      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8009dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc0:	2b03      	cmp	r3, #3
 8009dc2:	d104      	bne.n	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
    {
      frequency = LSE_VALUE;
 8009dc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dca:	f000 bf98 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8009dce:	4b1d      	ldr	r3, [pc, #116]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f003 0320 	and.w	r3, r3, #32
 8009dd6:	2b20      	cmp	r3, #32
 8009dd8:	d11b      	bne.n	8009e12 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8009dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ddc:	2b04      	cmp	r3, #4
 8009dde:	d118      	bne.n	8009e12 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009de0:	4b18      	ldr	r3, [pc, #96]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d005      	beq.n	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
 8009dec:	4b15      	ldr	r3, [pc, #84]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	0e1b      	lsrs	r3, r3, #24
 8009df2:	f003 030f 	and.w	r3, r3, #15
 8009df6:	e006      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8009df8:	4b12      	ldr	r3, [pc, #72]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009dfa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009dfe:	041b      	lsls	r3, r3, #16
 8009e00:	0e1b      	lsrs	r3, r3, #24
 8009e02:	f003 030f 	and.w	r3, r3, #15
 8009e06:	4a11      	ldr	r2, [pc, #68]	@ (8009e4c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8009e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e0e:	f000 bf76 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8009e12:	2300      	movs	r3, #0
 8009e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e16:	f000 bf72 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8009e1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e1e:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009e22:	430b      	orrs	r3, r1
 8009e24:	d172      	bne.n	8009f0c <HAL_RCCEx_GetPeriphCLKFreq+0x904>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8009e26:	4b07      	ldr	r3, [pc, #28]	@ (8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8009e28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e2c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009e30:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8009e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e38:	d10a      	bne.n	8009e50 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009e3a:	f7fd fec1 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 8009e3e:	6378      	str	r0, [r7, #52]	@ 0x34
 8009e40:	f000 bf5d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 8009e44:	46020c00 	.word	0x46020c00
 8009e48:	00f42400 	.word	0x00f42400
 8009e4c:	08011c20 	.word	0x08011c20
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8009e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e56:	d108      	bne.n	8009e6a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e58:	f107 0318 	add.w	r3, r7, #24
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7ff f91f 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8009e62:	6a3b      	ldr	r3, [r7, #32]
 8009e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e66:	f000 bf4a 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8009e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d104      	bne.n	8009e7a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8009e70:	f7fd ffa8 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8009e74:	6378      	str	r0, [r7, #52]	@ 0x34
 8009e76:	f000 bf42 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8009e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009e80:	d122      	bne.n	8009ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009e82:	4bb0      	ldr	r3, [pc, #704]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0320 	and.w	r3, r3, #32
 8009e8a:	2b20      	cmp	r3, #32
 8009e8c:	d118      	bne.n	8009ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009e8e:	4bad      	ldr	r3, [pc, #692]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d005      	beq.n	8009ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 8009e9a:	4baa      	ldr	r3, [pc, #680]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	0e1b      	lsrs	r3, r3, #24
 8009ea0:	f003 030f 	and.w	r3, r3, #15
 8009ea4:	e006      	b.n	8009eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8009ea6:	4ba7      	ldr	r3, [pc, #668]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009ea8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009eac:	041b      	lsls	r3, r3, #16
 8009eae:	0e1b      	lsrs	r3, r3, #24
 8009eb0:	f003 030f 	and.w	r3, r3, #15
 8009eb4:	4aa4      	ldr	r2, [pc, #656]	@ (800a148 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8009eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ebc:	f000 bf1f 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = 0U;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ec4:	f000 bf1b 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009ec8:	4b9e      	ldr	r3, [pc, #632]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ed0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ed4:	d107      	bne.n	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009edc:	d103      	bne.n	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    {
      frequency = HSE_VALUE;
 8009ede:	4b9b      	ldr	r3, [pc, #620]	@ (800a14c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8009ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ee2:	f000 bf0c 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8009ee6:	4b97      	ldr	r3, [pc, #604]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009eee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ef2:	d107      	bne.n	8009f04 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8009ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009efa:	d103      	bne.n	8009f04 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
    {
      frequency = HSI_VALUE;
 8009efc:	4b93      	ldr	r3, [pc, #588]	@ (800a14c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8009efe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f00:	f000 befd 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8009f04:	2300      	movs	r3, #0
 8009f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f08:	f000 bef9 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8009f0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f10:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009f14:	430b      	orrs	r3, r1
 8009f16:	d158      	bne.n	8009fca <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8009f18:	4b8a      	ldr	r3, [pc, #552]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009f1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009f1e:	f003 0307 	and.w	r3, r3, #7
 8009f22:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f26:	2b04      	cmp	r3, #4
 8009f28:	d84b      	bhi.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 8009f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
 8009f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f30:	08009f69 	.word	0x08009f69
 8009f34:	08009f45 	.word	0x08009f45
 8009f38:	08009f57 	.word	0x08009f57
 8009f3c:	08009f73 	.word	0x08009f73
 8009f40:	08009f7d 	.word	0x08009f7d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7fe ff4f 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8009f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f52:	f000 bed4 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f56:	f107 030c 	add.w	r3, r7, #12
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7ff f9fa 	bl	8009354 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f64:	f000 becb 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8009f68:	f7fd ff2c 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8009f6c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009f6e:	f000 bec6 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8009f72:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009f76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f78:	f000 bec1 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009f7c:	4b71      	ldr	r3, [pc, #452]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f003 0320 	and.w	r3, r3, #32
 8009f84:	2b20      	cmp	r3, #32
 8009f86:	d118      	bne.n	8009fba <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009f88:	4b6e      	ldr	r3, [pc, #440]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d005      	beq.n	8009fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8009f94:	4b6b      	ldr	r3, [pc, #428]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009f96:	689b      	ldr	r3, [r3, #8]
 8009f98:	0e1b      	lsrs	r3, r3, #24
 8009f9a:	f003 030f 	and.w	r3, r3, #15
 8009f9e:	e006      	b.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 8009fa0:	4b68      	ldr	r3, [pc, #416]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009fa2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fa6:	041b      	lsls	r3, r3, #16
 8009fa8:	0e1b      	lsrs	r3, r3, #24
 8009faa:	f003 030f 	and.w	r3, r3, #15
 8009fae:	4a66      	ldr	r2, [pc, #408]	@ (800a148 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8009fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009fb4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009fb6:	f000 bea2 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fbe:	f000 be9e 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fc6:	f000 be9a 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8009fca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009fce:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8009fd2:	430b      	orrs	r3, r1
 8009fd4:	d167      	bne.n	800a0a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8009fd6:	4b5b      	ldr	r3, [pc, #364]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8009fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009fdc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009fe0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009fe8:	d036      	beq.n	800a058 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8009fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ff0:	d855      	bhi.n	800a09e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8009ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009ff8:	d029      	beq.n	800a04e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a000:	d84d      	bhi.n	800a09e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800a002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a004:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a008:	d013      	beq.n	800a032 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 800a00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a00c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a010:	d845      	bhi.n	800a09e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800a012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a014:	2b00      	cmp	r3, #0
 800a016:	d015      	beq.n	800a044 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800a018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a01e:	d13e      	bne.n	800a09e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a024:	4618      	mov	r0, r3
 800a026:	f7fe fee1 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800a02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a02e:	f000 be66 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a032:	f107 030c 	add.w	r3, r7, #12
 800a036:	4618      	mov	r0, r3
 800a038:	f7ff f98c 	bl	8009354 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a040:	f000 be5d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800a044:	f7fd febe 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 800a048:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a04a:	f000 be58 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800a04e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a052:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a054:	f000 be53 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a058:	4b3a      	ldr	r3, [pc, #232]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 0320 	and.w	r3, r3, #32
 800a060:	2b20      	cmp	r3, #32
 800a062:	d118      	bne.n	800a096 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a064:	4b37      	ldr	r3, [pc, #220]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d005      	beq.n	800a07c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800a070:	4b34      	ldr	r3, [pc, #208]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	0e1b      	lsrs	r3, r3, #24
 800a076:	f003 030f 	and.w	r3, r3, #15
 800a07a:	e006      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800a07c:	4b31      	ldr	r3, [pc, #196]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a07e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a082:	041b      	lsls	r3, r3, #16
 800a084:	0e1b      	lsrs	r3, r3, #24
 800a086:	f003 030f 	and.w	r3, r3, #15
 800a08a:	4a2f      	ldr	r2, [pc, #188]	@ (800a148 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800a08c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a090:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a092:	f000 be34 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a096:	2300      	movs	r3, #0
 800a098:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a09a:	f000 be30 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0a2:	f000 be2c 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800a0a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0aa:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800a0ae:	430b      	orrs	r3, r1
 800a0b0:	d152      	bne.n	800a158 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a0b2:	4b24      	ldr	r3, [pc, #144]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a0b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a0b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a0bc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d104      	bne.n	800a0ce <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800a0c4:	f7fd fe98 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a0c8:	6378      	str	r0, [r7, #52]	@ 0x34
 800a0ca:	f000 be18 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0d4:	d104      	bne.n	800a0e0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800a0d6:	f7fd fd73 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a0da:	6378      	str	r0, [r7, #52]	@ 0x34
 800a0dc:	f000 be0f 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800a0e0:	4b18      	ldr	r3, [pc, #96]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a0e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0ec:	d107      	bne.n	800a0fe <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0f4:	d103      	bne.n	800a0fe <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      frequency = HSI_VALUE;
 800a0f6:	4b15      	ldr	r3, [pc, #84]	@ (800a14c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 800a0f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0fa:	f000 be00 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800a0fe:	4b11      	ldr	r3, [pc, #68]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f003 0320 	and.w	r3, r3, #32
 800a106:	2b20      	cmp	r3, #32
 800a108:	d122      	bne.n	800a150 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
 800a10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a10c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a110:	d11e      	bne.n	800a150 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a112:	4b0c      	ldr	r3, [pc, #48]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d005      	beq.n	800a12a <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
 800a11e:	4b09      	ldr	r3, [pc, #36]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	0e1b      	lsrs	r3, r3, #24
 800a124:	f003 030f 	and.w	r3, r3, #15
 800a128:	e006      	b.n	800a138 <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 800a12a:	4b06      	ldr	r3, [pc, #24]	@ (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800a12c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a130:	041b      	lsls	r3, r3, #16
 800a132:	0e1b      	lsrs	r3, r3, #24
 800a134:	f003 030f 	and.w	r3, r3, #15
 800a138:	4a03      	ldr	r2, [pc, #12]	@ (800a148 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800a13a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a13e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a140:	f000 bddd 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800a144:	46020c00 	.word	0x46020c00
 800a148:	08011c20 	.word	0x08011c20
 800a14c:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800a150:	2300      	movs	r3, #0
 800a152:	637b      	str	r3, [r7, #52]	@ 0x34
 800a154:	f000 bdd3 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800a158:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a15c:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 800a160:	430b      	orrs	r3, r1
 800a162:	d14c      	bne.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a164:	4ba8      	ldr	r3, [pc, #672]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a166:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a16a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a16e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800a170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a172:	2b00      	cmp	r3, #0
 800a174:	d104      	bne.n	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800a176:	f7fd fe3f 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a17a:	6378      	str	r0, [r7, #52]	@ 0x34
 800a17c:	f000 bdbf 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800a180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a186:	d104      	bne.n	800a192 <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800a188:	f7fd fd1a 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a18c:	6378      	str	r0, [r7, #52]	@ 0x34
 800a18e:	f000 bdb6 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800a192:	4b9d      	ldr	r3, [pc, #628]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a19a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a19e:	d107      	bne.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1a6:	d103      	bne.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
    {
      frequency = HSI_VALUE;
 800a1a8:	4b98      	ldr	r3, [pc, #608]	@ (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800a1aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1ac:	f000 bda7 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800a1b0:	4b95      	ldr	r3, [pc, #596]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f003 0320 	and.w	r3, r3, #32
 800a1b8:	2b20      	cmp	r3, #32
 800a1ba:	d11c      	bne.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
 800a1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a1c2:	d118      	bne.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a1c4:	4b90      	ldr	r3, [pc, #576]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d005      	beq.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800a1d0:	4b8d      	ldr	r3, [pc, #564]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	0e1b      	lsrs	r3, r3, #24
 800a1d6:	f003 030f 	and.w	r3, r3, #15
 800a1da:	e006      	b.n	800a1ea <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 800a1dc:	4b8a      	ldr	r3, [pc, #552]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a1de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a1e2:	041b      	lsls	r3, r3, #16
 800a1e4:	0e1b      	lsrs	r3, r3, #24
 800a1e6:	f003 030f 	and.w	r3, r3, #15
 800a1ea:	4a89      	ldr	r2, [pc, #548]	@ (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800a1ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1f2:	f000 bd84 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1fa:	f000 bd80 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800a1fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a202:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a206:	430b      	orrs	r3, r1
 800a208:	d158      	bne.n	800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a20a:	4b7f      	ldr	r3, [pc, #508]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a20c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a210:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a214:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800a216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a218:	2bc0      	cmp	r3, #192	@ 0xc0
 800a21a:	d028      	beq.n	800a26e <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 800a21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a220:	d848      	bhi.n	800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800a222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a224:	2b80      	cmp	r3, #128	@ 0x80
 800a226:	d00e      	beq.n	800a246 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800a228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22a:	2b80      	cmp	r3, #128	@ 0x80
 800a22c:	d842      	bhi.n	800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800a22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a230:	2b00      	cmp	r3, #0
 800a232:	d003      	beq.n	800a23c <HAL_RCCEx_GetPeriphCLKFreq+0xc34>
 800a234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a236:	2b40      	cmp	r3, #64	@ 0x40
 800a238:	d014      	beq.n	800a264 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800a23a:	e03b      	b.n	800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800a23c:	f7fd fe04 	bl	8007e48 <HAL_RCC_GetPCLK3Freq>
 800a240:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a242:	f000 bd5c 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a246:	4b70      	ldr	r3, [pc, #448]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a24e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a252:	d103      	bne.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
        {
          frequency = HSI_VALUE;
 800a254:	4b6d      	ldr	r3, [pc, #436]	@ (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800a256:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a258:	f000 bd51 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a25c:	2300      	movs	r3, #0
 800a25e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a260:	f000 bd4d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800a264:	f7fd fcac 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a268:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a26a:	f000 bd48 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a26e:	4b66      	ldr	r3, [pc, #408]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f003 0320 	and.w	r3, r3, #32
 800a276:	2b20      	cmp	r3, #32
 800a278:	d118      	bne.n	800a2ac <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a27a:	4b63      	ldr	r3, [pc, #396]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a282:	2b00      	cmp	r3, #0
 800a284:	d005      	beq.n	800a292 <HAL_RCCEx_GetPeriphCLKFreq+0xc8a>
 800a286:	4b60      	ldr	r3, [pc, #384]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a288:	689b      	ldr	r3, [r3, #8]
 800a28a:	0e1b      	lsrs	r3, r3, #24
 800a28c:	f003 030f 	and.w	r3, r3, #15
 800a290:	e006      	b.n	800a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc98>
 800a292:	4b5d      	ldr	r3, [pc, #372]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a294:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a298:	041b      	lsls	r3, r3, #16
 800a29a:	0e1b      	lsrs	r3, r3, #24
 800a29c:	f003 030f 	and.w	r3, r3, #15
 800a2a0:	4a5b      	ldr	r2, [pc, #364]	@ (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800a2a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2a6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a2a8:	f000 bd29 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a2b0:	f000 bd25 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      default:
      {
        frequency = 0U;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a2b8:	f000 bd21 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800a2bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2c0:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800a2c4:	430b      	orrs	r3, r1
 800a2c6:	d14c      	bne.n	800a362 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a2c8:	4b4f      	ldr	r3, [pc, #316]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a2ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a2ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a2d2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800a2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d104      	bne.n	800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800a2da:	f7fd fd8d 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a2de:	6378      	str	r0, [r7, #52]	@ 0x34
 800a2e0:	f000 bd0d 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800a2e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2ea:	d104      	bne.n	800a2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800a2ec:	f7fd fc68 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a2f0:	6378      	str	r0, [r7, #52]	@ 0x34
 800a2f2:	f000 bd04 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800a2f6:	4b44      	ldr	r3, [pc, #272]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a302:	d107      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
 800a304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a306:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a30a:	d103      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
    {
      frequency = HSI_VALUE;
 800a30c:	4b3f      	ldr	r3, [pc, #252]	@ (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800a30e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a310:	f000 bcf5 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800a314:	4b3c      	ldr	r3, [pc, #240]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0320 	and.w	r3, r3, #32
 800a31c:	2b20      	cmp	r3, #32
 800a31e:	d11c      	bne.n	800a35a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 800a320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a322:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a326:	d118      	bne.n	800a35a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a328:	4b37      	ldr	r3, [pc, #220]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a330:	2b00      	cmp	r3, #0
 800a332:	d005      	beq.n	800a340 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 800a334:	4b34      	ldr	r3, [pc, #208]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a336:	689b      	ldr	r3, [r3, #8]
 800a338:	0e1b      	lsrs	r3, r3, #24
 800a33a:	f003 030f 	and.w	r3, r3, #15
 800a33e:	e006      	b.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800a340:	4b31      	ldr	r3, [pc, #196]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a342:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a346:	041b      	lsls	r3, r3, #16
 800a348:	0e1b      	lsrs	r3, r3, #24
 800a34a:	f003 030f 	and.w	r3, r3, #15
 800a34e:	4a30      	ldr	r2, [pc, #192]	@ (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800a350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a354:	637b      	str	r3, [r7, #52]	@ 0x34
 800a356:	f000 bcd2 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800a35a:	2300      	movs	r3, #0
 800a35c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a35e:	f000 bcce 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined (I2C5)
  else if (PeriphClk == RCC_PERIPHCLK_I2C5)
 800a362:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a366:	f102 4140 	add.w	r1, r2, #3221225472	@ 0xc0000000
 800a36a:	430b      	orrs	r3, r1
 800a36c:	d152      	bne.n	800a414 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>
  {
    /* Get the current I2C5 source */
    srcclk = __HAL_RCC_GET_I2C5_SOURCE();
 800a36e:	4b26      	ldr	r3, [pc, #152]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a370:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a374:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800a378:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C5CLKSOURCE_PCLK1)
 800a37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d104      	bne.n	800a38a <HAL_RCCEx_GetPeriphCLKFreq+0xd82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800a380:	f7fd fd3a 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a384:	6378      	str	r0, [r7, #52]	@ 0x34
 800a386:	f000 bcba 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C5CLKSOURCE_SYSCLK)
 800a38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a390:	d104      	bne.n	800a39c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800a392:	f7fd fc15 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a396:	6378      	str	r0, [r7, #52]	@ 0x34
 800a398:	f000 bcb1 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C5CLKSOURCE_HSI))
 800a39c:	4b1a      	ldr	r3, [pc, #104]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3a8:	d107      	bne.n	800a3ba <HAL_RCCEx_GetPeriphCLKFreq+0xdb2>
 800a3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a3b0:	d103      	bne.n	800a3ba <HAL_RCCEx_GetPeriphCLKFreq+0xdb2>
    {
      frequency = HSI_VALUE;
 800a3b2:	4b16      	ldr	r3, [pc, #88]	@ (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800a3b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3b6:	f000 bca2 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C5CLKSOURCE_MSIK))
 800a3ba:	4b13      	ldr	r3, [pc, #76]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f003 0320 	and.w	r3, r3, #32
 800a3c2:	2b20      	cmp	r3, #32
 800a3c4:	d11c      	bne.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800a3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a3cc:	d118      	bne.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a3ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d005      	beq.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xdde>
 800a3da:	4b0b      	ldr	r3, [pc, #44]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a3dc:	689b      	ldr	r3, [r3, #8]
 800a3de:	0e1b      	lsrs	r3, r3, #24
 800a3e0:	f003 030f 	and.w	r3, r3, #15
 800a3e4:	e006      	b.n	800a3f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdec>
 800a3e6:	4b08      	ldr	r3, [pc, #32]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800a3e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a3ec:	041b      	lsls	r3, r3, #16
 800a3ee:	0e1b      	lsrs	r3, r3, #24
 800a3f0:	f003 030f 	and.w	r3, r3, #15
 800a3f4:	4a06      	ldr	r2, [pc, #24]	@ (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800a3f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3fc:	f000 bc7f 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C5 */
    else
    {
      frequency = 0U;
 800a400:	2300      	movs	r3, #0
 800a402:	637b      	str	r3, [r7, #52]	@ 0x34
 800a404:	f000 bc7b 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800a408:	46020c00 	.word	0x46020c00
 800a40c:	00f42400 	.word	0x00f42400
 800a410:	08011c20 	.word	0x08011c20
    }
  }
#endif /* I2C5 */
#if defined (I2C6)
  else if (PeriphClk == RCC_PERIPHCLK_I2C6)
 800a414:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a418:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 800a41c:	430b      	orrs	r3, r1
 800a41e:	d14c      	bne.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
  {
    /* Get the current I2C6 source */
    srcclk = __HAL_RCC_GET_I2C6_SOURCE();
 800a420:	4ba6      	ldr	r3, [pc, #664]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a422:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a426:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800a42a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C6CLKSOURCE_PCLK1)
 800a42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d104      	bne.n	800a43c <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800a432:	f7fd fce1 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a436:	6378      	str	r0, [r7, #52]	@ 0x34
 800a438:	f000 bc61 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_I2C6CLKSOURCE_SYSCLK)
 800a43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a442:	d104      	bne.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800a444:	f7fd fbbc 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a448:	6378      	str	r0, [r7, #52]	@ 0x34
 800a44a:	f000 bc58 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C6CLKSOURCE_HSI))
 800a44e:	4b9b      	ldr	r3, [pc, #620]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a45a:	d107      	bne.n	800a46c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800a45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a45e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a462:	d103      	bne.n	800a46c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
    {
      frequency = HSI_VALUE;
 800a464:	4b96      	ldr	r3, [pc, #600]	@ (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800a466:	637b      	str	r3, [r7, #52]	@ 0x34
 800a468:	f000 bc49 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C6CLKSOURCE_MSIK))
 800a46c:	4b93      	ldr	r3, [pc, #588]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f003 0320 	and.w	r3, r3, #32
 800a474:	2b20      	cmp	r3, #32
 800a476:	d11c      	bne.n	800a4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
 800a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a47e:	d118      	bne.n	800a4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a480:	4b8e      	ldr	r3, [pc, #568]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d005      	beq.n	800a498 <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 800a48c:	4b8b      	ldr	r3, [pc, #556]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	0e1b      	lsrs	r3, r3, #24
 800a492:	f003 030f 	and.w	r3, r3, #15
 800a496:	e006      	b.n	800a4a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe9e>
 800a498:	4b88      	ldr	r3, [pc, #544]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a49a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a49e:	041b      	lsls	r3, r3, #16
 800a4a0:	0e1b      	lsrs	r3, r3, #24
 800a4a2:	f003 030f 	and.w	r3, r3, #15
 800a4a6:	4a87      	ldr	r2, [pc, #540]	@ (800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800a4a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4ae:	f000 bc26 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for I2C6 */
    else
    {
      frequency = 0U;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4b6:	f000 bc22 	b.w	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800a4ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4be:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a4c2:	430b      	orrs	r3, r1
 800a4c4:	d164      	bne.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800a4c6:	4b7d      	ldr	r3, [pc, #500]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a4c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a4cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a4d0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800a4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d120      	bne.n	800a51a <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a4d8:	4b78      	ldr	r3, [pc, #480]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f003 0320 	and.w	r3, r3, #32
 800a4e0:	2b20      	cmp	r3, #32
 800a4e2:	d117      	bne.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0xf0c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a4e4:	4b75      	ldr	r3, [pc, #468]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d005      	beq.n	800a4fc <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800a4f0:	4b72      	ldr	r3, [pc, #456]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	0e1b      	lsrs	r3, r3, #24
 800a4f6:	f003 030f 	and.w	r3, r3, #15
 800a4fa:	e006      	b.n	800a50a <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 800a4fc:	4b6f      	ldr	r3, [pc, #444]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a4fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a502:	041b      	lsls	r3, r3, #16
 800a504:	0e1b      	lsrs	r3, r3, #24
 800a506:	f003 030f 	and.w	r3, r3, #15
 800a50a:	4a6e      	ldr	r2, [pc, #440]	@ (800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800a50c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a510:	637b      	str	r3, [r7, #52]	@ 0x34
 800a512:	e3f4      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = 0U;
 800a514:	2300      	movs	r3, #0
 800a516:	637b      	str	r3, [r7, #52]	@ 0x34
 800a518:	e3f1      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800a51a:	4b68      	ldr	r3, [pc, #416]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a51c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a520:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a524:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a528:	d112      	bne.n	800a550 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
 800a52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a530:	d10e      	bne.n	800a550 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a532:	4b62      	ldr	r3, [pc, #392]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a534:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a53c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a540:	d102      	bne.n	800a548 <HAL_RCCEx_GetPeriphCLKFreq+0xf40>
      {
        frequency = LSI_VALUE / 128U;
 800a542:	23fa      	movs	r3, #250	@ 0xfa
 800a544:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a546:	e3da      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800a548:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a54c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a54e:	e3d6      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800a550:	4b5a      	ldr	r3, [pc, #360]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a558:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a55c:	d106      	bne.n	800a56c <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
 800a55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a564:	d102      	bne.n	800a56c <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
    {
      frequency = HSI_VALUE;
 800a566:	4b56      	ldr	r3, [pc, #344]	@ (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800a568:	637b      	str	r3, [r7, #52]	@ 0x34
 800a56a:	e3c8      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800a56c:	4b53      	ldr	r3, [pc, #332]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a56e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a572:	f003 0302 	and.w	r3, r3, #2
 800a576:	2b02      	cmp	r3, #2
 800a578:	d107      	bne.n	800a58a <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
 800a57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a580:	d103      	bne.n	800a58a <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
    {
      frequency = LSE_VALUE;
 800a582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a586:	637b      	str	r3, [r7, #52]	@ 0x34
 800a588:	e3b9      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800a58a:	2300      	movs	r3, #0
 800a58c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a58e:	e3b6      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800a590:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a594:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a598:	430b      	orrs	r3, r1
 800a59a:	d164      	bne.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x105e>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a59c:	4b47      	ldr	r3, [pc, #284]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a59e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a5a2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a5a6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800a5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d120      	bne.n	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a5ae:	4b43      	ldr	r3, [pc, #268]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 0320 	and.w	r3, r3, #32
 800a5b6:	2b20      	cmp	r3, #32
 800a5b8:	d117      	bne.n	800a5ea <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a5ba:	4b40      	ldr	r3, [pc, #256]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a5bc:	689b      	ldr	r3, [r3, #8]
 800a5be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d005      	beq.n	800a5d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
 800a5c6:	4b3d      	ldr	r3, [pc, #244]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	0e1b      	lsrs	r3, r3, #24
 800a5cc:	f003 030f 	and.w	r3, r3, #15
 800a5d0:	e006      	b.n	800a5e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 800a5d2:	4b3a      	ldr	r3, [pc, #232]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a5d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a5d8:	041b      	lsls	r3, r3, #16
 800a5da:	0e1b      	lsrs	r3, r3, #24
 800a5dc:	f003 030f 	and.w	r3, r3, #15
 800a5e0:	4a38      	ldr	r2, [pc, #224]	@ (800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 800a5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5e8:	e389      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = 0U;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5ee:	e386      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800a5f0:	4b32      	ldr	r3, [pc, #200]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a5f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a5f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5fe:	d112      	bne.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800a600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a606:	d10e      	bne.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a608:	4b2c      	ldr	r3, [pc, #176]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a60a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a60e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a612:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a616:	d102      	bne.n	800a61e <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
      {
        frequency = LSI_VALUE / 128U;
 800a618:	23fa      	movs	r3, #250	@ 0xfa
 800a61a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a61c:	e36f      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800a61e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a622:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a624:	e36b      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800a626:	4b25      	ldr	r3, [pc, #148]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a62e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a632:	d106      	bne.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
 800a634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a636:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a63a:	d102      	bne.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
    {
      frequency = HSI_VALUE;
 800a63c:	4b20      	ldr	r3, [pc, #128]	@ (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 800a63e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a640:	e35d      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800a642:	4b1e      	ldr	r3, [pc, #120]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a644:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a648:	f003 0302 	and.w	r3, r3, #2
 800a64c:	2b02      	cmp	r3, #2
 800a64e:	d107      	bne.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
 800a650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a652:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a656:	d103      	bne.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
    {
      frequency = LSE_VALUE;
 800a658:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a65c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a65e:	e34e      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800a660:	2300      	movs	r3, #0
 800a662:	637b      	str	r3, [r7, #52]	@ 0x34
 800a664:	e34b      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800a666:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a66a:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a66e:	430b      	orrs	r3, r1
 800a670:	d14e      	bne.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x1108>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a672:	4b12      	ldr	r3, [pc, #72]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a674:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a678:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800a67c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800a67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a680:	2b00      	cmp	r3, #0
 800a682:	d103      	bne.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800a684:	f7fd fbb8 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a688:	6378      	str	r0, [r7, #52]	@ 0x34
 800a68a:	e338      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800a68c:	4b0b      	ldr	r3, [pc, #44]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a68e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a692:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a696:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a69a:	d119      	bne.n	800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
 800a69c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a69e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a6a2:	d115      	bne.n	800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a6a4:	4b05      	ldr	r3, [pc, #20]	@ (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800a6a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a6ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6b2:	d109      	bne.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c0>
      {
        frequency = LSI_VALUE / 128U;
 800a6b4:	23fa      	movs	r3, #250	@ 0xfa
 800a6b6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a6b8:	e321      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800a6ba:	bf00      	nop
 800a6bc:	46020c00 	.word	0x46020c00
 800a6c0:	00f42400 	.word	0x00f42400
 800a6c4:	08011c20 	.word	0x08011c20
      }
      else
      {
        frequency = LSI_VALUE;
 800a6c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a6cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800a6ce:	e316      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800a6d0:	4ba8      	ldr	r3, [pc, #672]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6dc:	d106      	bne.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
 800a6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a6e4:	d102      	bne.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
    {
      frequency = HSI_VALUE;
 800a6e6:	4ba4      	ldr	r3, [pc, #656]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800a6e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6ea:	e308      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800a6ec:	4ba1      	ldr	r3, [pc, #644]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a6ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6f2:	f003 0302 	and.w	r3, r3, #2
 800a6f6:	2b02      	cmp	r3, #2
 800a6f8:	d107      	bne.n	800a70a <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800a6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a700:	d103      	bne.n	800a70a <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
    {
      frequency = LSE_VALUE;
 800a702:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a706:	637b      	str	r3, [r7, #52]	@ 0x34
 800a708:	e2f9      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800a70a:	2300      	movs	r3, #0
 800a70c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a70e:	e2f6      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800a710:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a714:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800a718:	430b      	orrs	r3, r1
 800a71a:	d12d      	bne.n	800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x1170>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800a71c:	4b95      	ldr	r3, [pc, #596]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a71e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a722:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800a726:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800a728:	4b92      	ldr	r3, [pc, #584]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a730:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a734:	d105      	bne.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 800a736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d102      	bne.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
    {
      frequency = HSE_VALUE;
 800a73c:	4b8e      	ldr	r3, [pc, #568]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800a73e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a740:	e2dd      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a748:	d107      	bne.n	800a75a <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a74a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a74e:	4618      	mov	r0, r3
 800a750:	f7fe fb4c 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800a754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a756:	637b      	str	r3, [r7, #52]	@ 0x34
 800a758:	e2d1      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800a75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a760:	d107      	bne.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x116a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a762:	f107 0318 	add.w	r3, r7, #24
 800a766:	4618      	mov	r0, r3
 800a768:	f7fe fc9a 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a770:	e2c5      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800a772:	2300      	movs	r3, #0
 800a774:	637b      	str	r3, [r7, #52]	@ 0x34
 800a776:	e2c2      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800a778:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a77c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 800a780:	430b      	orrs	r3, r1
 800a782:	d156      	bne.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x122a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800a784:	4b7b      	ldr	r3, [pc, #492]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a78a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800a78e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800a790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a792:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a796:	d028      	beq.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a79e:	d845      	bhi.n	800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 800a7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a7a6:	d013      	beq.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c8>
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a7ae:	d83d      	bhi.n	800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 800a7b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d004      	beq.n	800a7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x11b8>
 800a7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7bc:	d004      	beq.n	800a7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800a7be:	e035      	b.n	800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800a7c0:	f7fd fb2e 	bl	8007e20 <HAL_RCC_GetPCLK2Freq>
 800a7c4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a7c6:	e29a      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800a7c8:	f7fd f9fa 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a7cc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a7ce:	e296      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a7d0:	4b68      	ldr	r3, [pc, #416]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7dc:	d102      	bne.n	800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
        {
          frequency = HSI_VALUE;
 800a7de:	4b66      	ldr	r3, [pc, #408]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800a7e0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a7e2:	e28c      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a7e8:	e289      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a7ea:	4b62      	ldr	r3, [pc, #392]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f003 0320 	and.w	r3, r3, #32
 800a7f2:	2b20      	cmp	r3, #32
 800a7f4:	d117      	bne.n	800a826 <HAL_RCCEx_GetPeriphCLKFreq+0x121e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a7f6:	4b5f      	ldr	r3, [pc, #380]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d005      	beq.n	800a80e <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
 800a802:	4b5c      	ldr	r3, [pc, #368]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	0e1b      	lsrs	r3, r3, #24
 800a808:	f003 030f 	and.w	r3, r3, #15
 800a80c:	e006      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x1214>
 800a80e:	4b59      	ldr	r3, [pc, #356]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a810:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a814:	041b      	lsls	r3, r3, #16
 800a816:	0e1b      	lsrs	r3, r3, #24
 800a818:	f003 030f 	and.w	r3, r3, #15
 800a81c:	4a57      	ldr	r2, [pc, #348]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x1374>)
 800a81e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a822:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a824:	e26b      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a826:	2300      	movs	r3, #0
 800a828:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a82a:	e268      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800a82c:	2300      	movs	r3, #0
 800a82e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a830:	e265      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800a832:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a836:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800a83a:	430b      	orrs	r3, r1
 800a83c:	d156      	bne.n	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x12e4>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800a83e:	4b4d      	ldr	r3, [pc, #308]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a844:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a848:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800a84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a84c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a850:	d028      	beq.n	800a8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 800a852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a854:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a858:	d845      	bhi.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 800a85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a85c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a860:	d013      	beq.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x1282>
 800a862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a864:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a868:	d83d      	bhi.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 800a86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d004      	beq.n	800a87a <HAL_RCCEx_GetPeriphCLKFreq+0x1272>
 800a870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a876:	d004      	beq.n	800a882 <HAL_RCCEx_GetPeriphCLKFreq+0x127a>
 800a878:	e035      	b.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800a87a:	f7fd fabd 	bl	8007df8 <HAL_RCC_GetPCLK1Freq>
 800a87e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a880:	e23d      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800a882:	f7fd f99d 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a886:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a888:	e239      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a88a:	4b3a      	ldr	r3, [pc, #232]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a896:	d102      	bne.n	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0x1296>
        {
          frequency = HSI_VALUE;
 800a898:	4b37      	ldr	r3, [pc, #220]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 800a89a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a89c:	e22f      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a8a2:	e22c      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a8a4:	4b33      	ldr	r3, [pc, #204]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f003 0320 	and.w	r3, r3, #32
 800a8ac:	2b20      	cmp	r3, #32
 800a8ae:	d117      	bne.n	800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a8b0:	4b30      	ldr	r3, [pc, #192]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d005      	beq.n	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 800a8bc:	4b2d      	ldr	r3, [pc, #180]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	0e1b      	lsrs	r3, r3, #24
 800a8c2:	f003 030f 	and.w	r3, r3, #15
 800a8c6:	e006      	b.n	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800a8c8:	4b2a      	ldr	r3, [pc, #168]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a8ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a8ce:	041b      	lsls	r3, r3, #16
 800a8d0:	0e1b      	lsrs	r3, r3, #24
 800a8d2:	f003 030f 	and.w	r3, r3, #15
 800a8d6:	4a29      	ldr	r2, [pc, #164]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x1374>)
 800a8d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a8de:	e20e      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a8e4:	e20b      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a8ea:	e208      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800a8ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8f0:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800a8f4:	430b      	orrs	r3, r1
 800a8f6:	d17c      	bne.n	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ea>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800a8f8:	4b1e      	ldr	r3, [pc, #120]	@ (800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 800a8fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a8fe:	f003 0318 	and.w	r3, r3, #24
 800a902:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800a904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a906:	2b18      	cmp	r3, #24
 800a908:	d870      	bhi.n	800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
 800a90a:	a201      	add	r2, pc, #4	@ (adr r2, 800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>)
 800a90c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a910:	0800a981 	.word	0x0800a981
 800a914:	0800a9ed 	.word	0x0800a9ed
 800a918:	0800a9ed 	.word	0x0800a9ed
 800a91c:	0800a9ed 	.word	0x0800a9ed
 800a920:	0800a9ed 	.word	0x0800a9ed
 800a924:	0800a9ed 	.word	0x0800a9ed
 800a928:	0800a9ed 	.word	0x0800a9ed
 800a92c:	0800a9ed 	.word	0x0800a9ed
 800a930:	0800a989 	.word	0x0800a989
 800a934:	0800a9ed 	.word	0x0800a9ed
 800a938:	0800a9ed 	.word	0x0800a9ed
 800a93c:	0800a9ed 	.word	0x0800a9ed
 800a940:	0800a9ed 	.word	0x0800a9ed
 800a944:	0800a9ed 	.word	0x0800a9ed
 800a948:	0800a9ed 	.word	0x0800a9ed
 800a94c:	0800a9ed 	.word	0x0800a9ed
 800a950:	0800a991 	.word	0x0800a991
 800a954:	0800a9ed 	.word	0x0800a9ed
 800a958:	0800a9ed 	.word	0x0800a9ed
 800a95c:	0800a9ed 	.word	0x0800a9ed
 800a960:	0800a9ed 	.word	0x0800a9ed
 800a964:	0800a9ed 	.word	0x0800a9ed
 800a968:	0800a9ed 	.word	0x0800a9ed
 800a96c:	0800a9ed 	.word	0x0800a9ed
 800a970:	0800a9ab 	.word	0x0800a9ab
 800a974:	46020c00 	.word	0x46020c00
 800a978:	00f42400 	.word	0x00f42400
 800a97c:	08011c20 	.word	0x08011c20
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 800a980:	f7fd fa62 	bl	8007e48 <HAL_RCC_GetPCLK3Freq>
 800a984:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a986:	e1ba      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800a988:	f7fd f91a 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800a98c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a98e:	e1b6      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a990:	4b9f      	ldr	r3, [pc, #636]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a998:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a99c:	d102      	bne.n	800a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x139c>
        {
          frequency = HSI_VALUE;
 800a99e:	4b9d      	ldr	r3, [pc, #628]	@ (800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 800a9a0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a9a2:	e1ac      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a9a8:	e1a9      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800a9aa:	4b99      	ldr	r3, [pc, #612]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f003 0320 	and.w	r3, r3, #32
 800a9b2:	2b20      	cmp	r3, #32
 800a9b4:	d117      	bne.n	800a9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x13de>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800a9b6:	4b96      	ldr	r3, [pc, #600]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800a9b8:	689b      	ldr	r3, [r3, #8]
 800a9ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d005      	beq.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
 800a9c2:	4b93      	ldr	r3, [pc, #588]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	0e1b      	lsrs	r3, r3, #24
 800a9c8:	f003 030f 	and.w	r3, r3, #15
 800a9cc:	e006      	b.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x13d4>
 800a9ce:	4b90      	ldr	r3, [pc, #576]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800a9d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a9d4:	041b      	lsls	r3, r3, #16
 800a9d6:	0e1b      	lsrs	r3, r3, #24
 800a9d8:	f003 030f 	and.w	r3, r3, #15
 800a9dc:	4a8e      	ldr	r2, [pc, #568]	@ (800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 800a9de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9e2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a9e4:	e18b      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a9ea:	e188      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a9f0:	e185      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800a9f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9f6:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800a9fa:	430b      	orrs	r3, r1
 800a9fc:	d155      	bne.n	800aaaa <HAL_RCCEx_GetPeriphCLKFreq+0x14a2>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800a9fe:	4b84      	ldr	r3, [pc, #528]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800aa00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aa04:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800aa08:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800aa0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aa10:	d013      	beq.n	800aa3a <HAL_RCCEx_GetPeriphCLKFreq+0x1432>
 800aa12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aa18:	d844      	bhi.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>
 800aa1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aa20:	d013      	beq.n	800aa4a <HAL_RCCEx_GetPeriphCLKFreq+0x1442>
 800aa22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aa28:	d83c      	bhi.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>
 800aa2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d014      	beq.n	800aa5a <HAL_RCCEx_GetPeriphCLKFreq+0x1452>
 800aa30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa36:	d014      	beq.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0x145a>
 800aa38:	e034      	b.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa3a:	f107 0318 	add.w	r3, r7, #24
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f7fe fb2e 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa44:	69fb      	ldr	r3, [r7, #28]
 800aa46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa48:	e159      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7fe f9cc 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa58:	e151      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800aa5a:	f7fd f8b1 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800aa5e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800aa60:	e14d      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800aa62:	4b6b      	ldr	r3, [pc, #428]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f003 0320 	and.w	r3, r3, #32
 800aa6a:	2b20      	cmp	r3, #32
 800aa6c:	d117      	bne.n	800aa9e <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800aa6e:	4b68      	ldr	r3, [pc, #416]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d005      	beq.n	800aa86 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
 800aa7a:	4b65      	ldr	r3, [pc, #404]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800aa7c:	689b      	ldr	r3, [r3, #8]
 800aa7e:	0e1b      	lsrs	r3, r3, #24
 800aa80:	f003 030f 	and.w	r3, r3, #15
 800aa84:	e006      	b.n	800aa94 <HAL_RCCEx_GetPeriphCLKFreq+0x148c>
 800aa86:	4b62      	ldr	r3, [pc, #392]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800aa88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800aa8c:	041b      	lsls	r3, r3, #16
 800aa8e:	0e1b      	lsrs	r3, r3, #24
 800aa90:	f003 030f 	and.w	r3, r3, #15
 800aa94:	4a60      	ldr	r2, [pc, #384]	@ (800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 800aa96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa9a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800aa9c:	e12f      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
          frequency = 0U;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aaa2:	e12c      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aaa8:	e129      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#if defined(HSPI1)

  else if (PeriphClk == RCC_PERIPHCLK_HSPI)
 800aaaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aaae:	1e59      	subs	r1, r3, #1
 800aab0:	ea52 0301 	orrs.w	r3, r2, r1
 800aab4:	d13c      	bne.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x1528>
  {
    /* Get the current HSPI kernel source */
    srcclk = __HAL_RCC_GET_HSPI_SOURCE();
 800aab6:	4b56      	ldr	r3, [pc, #344]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800aab8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aabc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800aac0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800aac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aac8:	d027      	beq.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1512>
 800aaca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aacc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aad0:	d82b      	bhi.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0x1522>
 800aad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aad8:	d017      	beq.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x1502>
 800aada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aadc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aae0:	d823      	bhi.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0x1522>
 800aae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d004      	beq.n	800aaf2 <HAL_RCCEx_GetPeriphCLKFreq+0x14ea>
 800aae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aaee:	d004      	beq.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 800aaf0:	e01b      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0x1522>
    {
      case RCC_HSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800aaf2:	f7fd f865 	bl	8007bc0 <HAL_RCC_GetSysClockFreq>
 800aaf6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800aaf8:	e101      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_HSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aafa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aafe:	4618      	mov	r0, r3
 800ab00:	f7fe f974 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab08:	e0f9      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_HSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab0a:	f107 0318 	add.w	r3, r7, #24
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7fe fac6 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab18:	e0f1      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      case RCC_HSPICLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab1a:	f107 030c 	add.w	r3, r7, #12
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7fe fc18 	bl	8009354 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab28:	e0e9      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab2e:	e0e6      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800ab30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab34:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800ab38:	430b      	orrs	r3, r1
 800ab3a:	d131      	bne.n	800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1598>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800ab3c:	4b34      	ldr	r3, [pc, #208]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800ab3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ab42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ab46:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800ab48:	4b31      	ldr	r3, [pc, #196]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800ab4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab4e:	f003 0302 	and.w	r3, r3, #2
 800ab52:	2b02      	cmp	r3, #2
 800ab54:	d106      	bne.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x155c>
 800ab56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d103      	bne.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x155c>
    {
      frequency = LSE_VALUE;
 800ab5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab60:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab62:	e0cc      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800ab64:	4b2a      	ldr	r3, [pc, #168]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800ab66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab72:	d112      	bne.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x1592>
 800ab74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab7a:	d10e      	bne.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x1592>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ab7c:	4b24      	ldr	r3, [pc, #144]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800ab7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab8a:	d102      	bne.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
      {
        frequency = LSI_VALUE / 128U;
 800ab8c:	23fa      	movs	r3, #250	@ 0xfa
 800ab8e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ab90:	e0b5      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
      else
      {
        frequency = LSI_VALUE;
 800ab92:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ab96:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ab98:	e0b1      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab9e:	e0ae      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800aba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aba4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800aba8:	430b      	orrs	r3, r1
 800abaa:	d13b      	bne.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x161c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800abac:	4b18      	ldr	r3, [pc, #96]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800abae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800abb2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800abb6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800abb8:	4b15      	ldr	r3, [pc, #84]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800abc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abc4:	d105      	bne.n	800abd2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ca>
 800abc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d102      	bne.n	800abd2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ca>
    {
      frequency = HSI48_VALUE;
 800abcc:	4b13      	ldr	r3, [pc, #76]	@ (800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 800abce:	637b      	str	r3, [r7, #52]	@ 0x34
 800abd0:	e095      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800abd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800abda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abde:	d106      	bne.n	800abee <HAL_RCCEx_GetPeriphCLKFreq+0x15e6>
 800abe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abe6:	d102      	bne.n	800abee <HAL_RCCEx_GetPeriphCLKFreq+0x15e6>
    {
      frequency = HSI48_VALUE >> 1U ;
 800abe8:	4b0d      	ldr	r3, [pc, #52]	@ (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>)
 800abea:	637b      	str	r3, [r7, #52]	@ 0x34
 800abec:	e087      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800abee:	4b08      	ldr	r3, [pc, #32]	@ (800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800abf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abfa:	d106      	bne.n	800ac0a <HAL_RCCEx_GetPeriphCLKFreq+0x1602>
 800abfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac02:	d102      	bne.n	800ac0a <HAL_RCCEx_GetPeriphCLKFreq+0x1602>
    {
      frequency = HSI_VALUE;
 800ac04:	4b03      	ldr	r3, [pc, #12]	@ (800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 800ac06:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac08:	e079      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac0e:	e076      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
 800ac10:	46020c00 	.word	0x46020c00
 800ac14:	00f42400 	.word	0x00f42400
 800ac18:	08011c20 	.word	0x08011c20
 800ac1c:	02dc6c00 	.word	0x02dc6c00
 800ac20:	016e3600 	.word	0x016e3600
    }
  }
#if defined(LTDC)
  else if (PeriphClk == RCC_PERIPHCLK_LTDC)
 800ac24:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac28:	1e99      	subs	r1, r3, #2
 800ac2a:	ea52 0301 	orrs.w	r3, r2, r1
 800ac2e:	d120      	bne.n	800ac72 <HAL_RCCEx_GetPeriphCLKFreq+0x166a>
  {
    /* Get the current LTDC kernel source */
    srcclk = __HAL_RCC_GET_LTDC_SOURCE();
 800ac30:	4b35      	ldr	r3, [pc, #212]	@ (800ad08 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800ac32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ac36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ac3a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800ac3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d004      	beq.n	800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0x1644>
 800ac42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac48:	d008      	beq.n	800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
 800ac4a:	e00f      	b.n	800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
    {
      case RCC_LTDCCLKSOURCE_PLL3:  /* PLL3R is the clock source for LTDC */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac4c:	f107 030c 	add.w	r3, r7, #12
 800ac50:	4618      	mov	r0, r3
 800ac52:	f7fe fb7f 	bl	8009354 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac5a:	e050      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      case RCC_LTDCCLKSOURCE_PLL2:  /* PLL2R is the clock source for LTDC */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac5c:	f107 0318 	add.w	r3, r7, #24
 800ac60:	4618      	mov	r0, r3
 800ac62:	f7fe fa1d 	bl	80090a0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_R_Frequency;
 800ac66:	6a3b      	ldr	r3, [r7, #32]
 800ac68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac6a:	e048      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>

      default:

        frequency = 0U;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac70:	e045      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
  }
#endif /* defined(LTDC) */

#if defined(USB_OTG_HS)

  else if (PeriphClk == RCC_PERIPHCLK_USBPHY)
 800ac72:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac76:	f1a3 0108 	sub.w	r1, r3, #8
 800ac7a:	ea52 0301 	orrs.w	r3, r2, r1
 800ac7e:	d13c      	bne.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0x16f2>
  {
    /* Get the current USB_OTG_HS kernel source */
    srcclk = __HAL_RCC_GET_USBPHY_SOURCE();
 800ac80:	4b21      	ldr	r3, [pc, #132]	@ (800ad08 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800ac82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ac86:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ac8a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE))
 800ac8c:	4b1e      	ldr	r3, [pc, #120]	@ (800ad08 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac98:	d105      	bne.n	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0x169e>
 800ac9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d102      	bne.n	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0x169e>
    {
      frequency = HSE_VALUE;
 800aca0:	4b1a      	ldr	r3, [pc, #104]	@ (800ad0c <HAL_RCCEx_GetPeriphCLKFreq+0x1704>)
 800aca2:	637b      	str	r3, [r7, #52]	@ 0x34
 800aca4:	e02b      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE_DIV2))
 800aca6:	4b18      	ldr	r3, [pc, #96]	@ (800ad08 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acb2:	d106      	bne.n	800acc2 <HAL_RCCEx_GetPeriphCLKFreq+0x16ba>
 800acb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800acba:	d102      	bne.n	800acc2 <HAL_RCCEx_GetPeriphCLKFreq+0x16ba>
    {
      frequency = HSE_VALUE >> 1U ;
 800acbc:	4b14      	ldr	r3, [pc, #80]	@ (800ad10 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>)
 800acbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800acc0:	e01d      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1) /* PLL1P */
 800acc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acc8:	d107      	bne.n	800acda <HAL_RCCEx_GetPeriphCLKFreq+0x16d2>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acce:	4618      	mov	r0, r3
 800acd0:	f7fe f88c 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800acd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd6:	637b      	str	r3, [r7, #52]	@ 0x34
 800acd8:	e011      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1_DIV2) /* PLL1P_DIV2 */
 800acda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acdc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800ace0:	d108      	bne.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x16ec>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ace2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fe f880 	bl	8008dec <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = (pll1_clocks.PLL1_P_Frequency) / 2U;
 800acec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acee:	085b      	lsrs	r3, r3, #1
 800acf0:	637b      	str	r3, [r7, #52]	@ 0x34
 800acf2:	e004      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
    }
    /* Clock not enabled for USB_OTG_HS */
    else
    {
      frequency = 0U;
 800acf4:	2300      	movs	r3, #0
 800acf6:	637b      	str	r3, [r7, #52]	@ 0x34
 800acf8:	e001      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800acfa:	2300      	movs	r3, #0
 800acfc:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800acfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3738      	adds	r7, #56	@ 0x38
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}
 800ad08:	46020c00 	.word	0x46020c00
 800ad0c:	00f42400 	.word	0x00f42400
 800ad10:	007a1200 	.word	0x007a1200

0800ad14 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800ad1c:	4b47      	ldr	r3, [pc, #284]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a46      	ldr	r2, [pc, #280]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ad22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ad26:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ad28:	f7f8 fa06 	bl	8003138 <HAL_GetTick>
 800ad2c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ad2e:	e008      	b.n	800ad42 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ad30:	f7f8 fa02 	bl	8003138 <HAL_GetTick>
 800ad34:	4602      	mov	r2, r0
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	1ad3      	subs	r3, r2, r3
 800ad3a:	2b02      	cmp	r3, #2
 800ad3c:	d901      	bls.n	800ad42 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800ad3e:	2303      	movs	r3, #3
 800ad40:	e077      	b.n	800ae32 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ad42:	4b3e      	ldr	r3, [pc, #248]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d1f0      	bne.n	800ad30 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800ad4e:	4b3b      	ldr	r3, [pc, #236]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ad50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad52:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ad56:	f023 0303 	bic.w	r3, r3, #3
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	6811      	ldr	r1, [r2, #0]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	6852      	ldr	r2, [r2, #4]
 800ad62:	3a01      	subs	r2, #1
 800ad64:	0212      	lsls	r2, r2, #8
 800ad66:	430a      	orrs	r2, r1
 800ad68:	4934      	ldr	r1, [pc, #208]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800ad6e:	4b33      	ldr	r3, [pc, #204]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ad70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad72:	4b33      	ldr	r3, [pc, #204]	@ (800ae40 <RCCEx_PLL2_Config+0x12c>)
 800ad74:	4013      	ands	r3, r2
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	6892      	ldr	r2, [r2, #8]
 800ad7a:	3a01      	subs	r2, #1
 800ad7c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	68d2      	ldr	r2, [r2, #12]
 800ad84:	3a01      	subs	r2, #1
 800ad86:	0252      	lsls	r2, r2, #9
 800ad88:	b292      	uxth	r2, r2
 800ad8a:	4311      	orrs	r1, r2
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	6912      	ldr	r2, [r2, #16]
 800ad90:	3a01      	subs	r2, #1
 800ad92:	0412      	lsls	r2, r2, #16
 800ad94:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800ad98:	4311      	orrs	r1, r2
 800ad9a:	687a      	ldr	r2, [r7, #4]
 800ad9c:	6952      	ldr	r2, [r2, #20]
 800ad9e:	3a01      	subs	r2, #1
 800ada0:	0612      	lsls	r2, r2, #24
 800ada2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800ada6:	430a      	orrs	r2, r1
 800ada8:	4924      	ldr	r1, [pc, #144]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adaa:	4313      	orrs	r3, r2
 800adac:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800adae:	4b23      	ldr	r3, [pc, #140]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb2:	f023 020c 	bic.w	r2, r3, #12
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	699b      	ldr	r3, [r3, #24]
 800adba:	4920      	ldr	r1, [pc, #128]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adbc:	4313      	orrs	r3, r2
 800adbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800adc0:	4b1e      	ldr	r3, [pc, #120]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6a1b      	ldr	r3, [r3, #32]
 800adc8:	491c      	ldr	r1, [pc, #112]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adca:	4313      	orrs	r3, r2
 800adcc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800adce:	4b1b      	ldr	r3, [pc, #108]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800add0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add2:	4a1a      	ldr	r2, [pc, #104]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800add4:	f023 0310 	bic.w	r3, r3, #16
 800add8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800adda:	4b18      	ldr	r3, [pc, #96]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800addc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ade2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800ade6:	687a      	ldr	r2, [r7, #4]
 800ade8:	69d2      	ldr	r2, [r2, #28]
 800adea:	00d2      	lsls	r2, r2, #3
 800adec:	4913      	ldr	r1, [pc, #76]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adee:	4313      	orrs	r3, r2
 800adf0:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800adf2:	4b12      	ldr	r3, [pc, #72]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf6:	4a11      	ldr	r2, [pc, #68]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800adf8:	f043 0310 	orr.w	r3, r3, #16
 800adfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800adfe:	4b0f      	ldr	r3, [pc, #60]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a0e      	ldr	r2, [pc, #56]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ae04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ae08:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ae0a:	f7f8 f995 	bl	8003138 <HAL_GetTick>
 800ae0e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ae10:	e008      	b.n	800ae24 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ae12:	f7f8 f991 	bl	8003138 <HAL_GetTick>
 800ae16:	4602      	mov	r2, r0
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	1ad3      	subs	r3, r2, r3
 800ae1c:	2b02      	cmp	r3, #2
 800ae1e:	d901      	bls.n	800ae24 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800ae20:	2303      	movs	r3, #3
 800ae22:	e006      	b.n	800ae32 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ae24:	4b05      	ldr	r3, [pc, #20]	@ (800ae3c <RCCEx_PLL2_Config+0x128>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d0f0      	beq.n	800ae12 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800ae30:	2300      	movs	r3, #0

}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3710      	adds	r7, #16
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop
 800ae3c:	46020c00 	.word	0x46020c00
 800ae40:	80800000 	.word	0x80800000

0800ae44 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800ae4c:	4b47      	ldr	r3, [pc, #284]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a46      	ldr	r2, [pc, #280]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800ae52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae56:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ae58:	f7f8 f96e 	bl	8003138 <HAL_GetTick>
 800ae5c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae5e:	e008      	b.n	800ae72 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ae60:	f7f8 f96a 	bl	8003138 <HAL_GetTick>
 800ae64:	4602      	mov	r2, r0
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	1ad3      	subs	r3, r2, r3
 800ae6a:	2b02      	cmp	r3, #2
 800ae6c:	d901      	bls.n	800ae72 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800ae6e:	2303      	movs	r3, #3
 800ae70:	e077      	b.n	800af62 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae72:	4b3e      	ldr	r3, [pc, #248]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1f0      	bne.n	800ae60 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800ae7e:	4b3b      	ldr	r3, [pc, #236]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800ae80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae82:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ae86:	f023 0303 	bic.w	r3, r3, #3
 800ae8a:	687a      	ldr	r2, [r7, #4]
 800ae8c:	6811      	ldr	r1, [r2, #0]
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	6852      	ldr	r2, [r2, #4]
 800ae92:	3a01      	subs	r2, #1
 800ae94:	0212      	lsls	r2, r2, #8
 800ae96:	430a      	orrs	r2, r1
 800ae98:	4934      	ldr	r1, [pc, #208]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	630b      	str	r3, [r1, #48]	@ 0x30
 800ae9e:	4b33      	ldr	r3, [pc, #204]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800aea0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aea2:	4b33      	ldr	r3, [pc, #204]	@ (800af70 <RCCEx_PLL3_Config+0x12c>)
 800aea4:	4013      	ands	r3, r2
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	6892      	ldr	r2, [r2, #8]
 800aeaa:	3a01      	subs	r2, #1
 800aeac:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	68d2      	ldr	r2, [r2, #12]
 800aeb4:	3a01      	subs	r2, #1
 800aeb6:	0252      	lsls	r2, r2, #9
 800aeb8:	b292      	uxth	r2, r2
 800aeba:	4311      	orrs	r1, r2
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	6912      	ldr	r2, [r2, #16]
 800aec0:	3a01      	subs	r2, #1
 800aec2:	0412      	lsls	r2, r2, #16
 800aec4:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800aec8:	4311      	orrs	r1, r2
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	6952      	ldr	r2, [r2, #20]
 800aece:	3a01      	subs	r2, #1
 800aed0:	0612      	lsls	r2, r2, #24
 800aed2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800aed6:	430a      	orrs	r2, r1
 800aed8:	4924      	ldr	r1, [pc, #144]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800aeda:	4313      	orrs	r3, r2
 800aedc:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800aede:	4b23      	ldr	r3, [pc, #140]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800aee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee2:	f023 020c 	bic.w	r2, r3, #12
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	699b      	ldr	r3, [r3, #24]
 800aeea:	4920      	ldr	r1, [pc, #128]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800aeec:	4313      	orrs	r3, r2
 800aeee:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800aef0:	4b1e      	ldr	r3, [pc, #120]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800aef2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6a1b      	ldr	r3, [r3, #32]
 800aef8:	491c      	ldr	r1, [pc, #112]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800aefa:	4313      	orrs	r3, r2
 800aefc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800aefe:	4b1b      	ldr	r3, [pc, #108]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af02:	4a1a      	ldr	r2, [pc, #104]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af04:	f023 0310 	bic.w	r3, r3, #16
 800af08:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800af0a:	4b18      	ldr	r3, [pc, #96]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800af12:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	69d2      	ldr	r2, [r2, #28]
 800af1a:	00d2      	lsls	r2, r2, #3
 800af1c:	4913      	ldr	r1, [pc, #76]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af1e:	4313      	orrs	r3, r2
 800af20:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800af22:	4b12      	ldr	r3, [pc, #72]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af26:	4a11      	ldr	r2, [pc, #68]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af28:	f043 0310 	orr.w	r3, r3, #16
 800af2c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800af2e:	4b0f      	ldr	r3, [pc, #60]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a0e      	ldr	r2, [pc, #56]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af38:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800af3a:	f7f8 f8fd 	bl	8003138 <HAL_GetTick>
 800af3e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af40:	e008      	b.n	800af54 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800af42:	f7f8 f8f9 	bl	8003138 <HAL_GetTick>
 800af46:	4602      	mov	r2, r0
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	1ad3      	subs	r3, r2, r3
 800af4c:	2b02      	cmp	r3, #2
 800af4e:	d901      	bls.n	800af54 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800af50:	2303      	movs	r3, #3
 800af52:	e006      	b.n	800af62 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af54:	4b05      	ldr	r3, [pc, #20]	@ (800af6c <RCCEx_PLL3_Config+0x128>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d0f0      	beq.n	800af42 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800af60:	2300      	movs	r3, #0
}
 800af62:	4618      	mov	r0, r3
 800af64:	3710      	adds	r7, #16
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop
 800af6c:	46020c00 	.word	0x46020c00
 800af70:	80800000 	.word	0x80800000

0800af74 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800af7c:	2301      	movs	r3, #1
 800af7e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d07b      	beq.n	800b07e <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d106      	bne.n	800afa0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f7f7 f964 	bl	8002268 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2202      	movs	r2, #2
 800afa4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800afa8:	4b37      	ldr	r3, [pc, #220]	@ (800b088 <HAL_RTC_Init+0x114>)
 800afaa:	68db      	ldr	r3, [r3, #12]
 800afac:	f003 0310 	and.w	r3, r3, #16
 800afb0:	2b10      	cmp	r3, #16
 800afb2:	d05b      	beq.n	800b06c <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 800afb4:	4b34      	ldr	r3, [pc, #208]	@ (800b088 <HAL_RTC_Init+0x114>)
 800afb6:	68db      	ldr	r3, [r3, #12]
 800afb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800afbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afc0:	d051      	beq.n	800b066 <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800afc2:	4b31      	ldr	r3, [pc, #196]	@ (800b088 <HAL_RTC_Init+0x114>)
 800afc4:	22ca      	movs	r2, #202	@ 0xca
 800afc6:	625a      	str	r2, [r3, #36]	@ 0x24
 800afc8:	4b2f      	ldr	r3, [pc, #188]	@ (800b088 <HAL_RTC_Init+0x114>)
 800afca:	2253      	movs	r2, #83	@ 0x53
 800afcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 f88e 	bl	800b0f0 <RTC_EnterInitMode>
 800afd4:	4603      	mov	r3, r0
 800afd6:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 800afd8:	7bfb      	ldrb	r3, [r7, #15]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d13f      	bne.n	800b05e <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800afde:	4b2a      	ldr	r3, [pc, #168]	@ (800b088 <HAL_RTC_Init+0x114>)
 800afe0:	699b      	ldr	r3, [r3, #24]
 800afe2:	4a29      	ldr	r2, [pc, #164]	@ (800b088 <HAL_RTC_Init+0x114>)
 800afe4:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800afe8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afec:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800afee:	4b26      	ldr	r3, [pc, #152]	@ (800b088 <HAL_RTC_Init+0x114>)
 800aff0:	699a      	ldr	r2, [r3, #24]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6859      	ldr	r1, [r3, #4]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	691b      	ldr	r3, [r3, #16]
 800affa:	4319      	orrs	r1, r3
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	699b      	ldr	r3, [r3, #24]
 800b000:	430b      	orrs	r3, r1
 800b002:	4921      	ldr	r1, [pc, #132]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b004:	4313      	orrs	r3, r2
 800b006:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	68da      	ldr	r2, [r3, #12]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	041b      	lsls	r3, r3, #16
 800b012:	491d      	ldr	r1, [pc, #116]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b014:	4313      	orrs	r3, r2
 800b016:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800b018:	4b1b      	ldr	r3, [pc, #108]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b01a:	68db      	ldr	r3, [r3, #12]
 800b01c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b028:	430b      	orrs	r3, r1
 800b02a:	4917      	ldr	r1, [pc, #92]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b02c:	4313      	orrs	r3, r2
 800b02e:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 f899 	bl	800b168 <RTC_ExitInitMode>
 800b036:	4603      	mov	r3, r0
 800b038:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 800b03a:	7bfb      	ldrb	r3, [r7, #15]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d10e      	bne.n	800b05e <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 800b040:	4b11      	ldr	r3, [pc, #68]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b042:	699b      	ldr	r3, [r3, #24]
 800b044:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6a19      	ldr	r1, [r3, #32]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	69db      	ldr	r3, [r3, #28]
 800b050:	4319      	orrs	r1, r3
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	695b      	ldr	r3, [r3, #20]
 800b056:	430b      	orrs	r3, r1
 800b058:	490b      	ldr	r1, [pc, #44]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b05a:	4313      	orrs	r3, r2
 800b05c:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b05e:	4b0a      	ldr	r3, [pc, #40]	@ (800b088 <HAL_RTC_Init+0x114>)
 800b060:	22ff      	movs	r2, #255	@ 0xff
 800b062:	625a      	str	r2, [r3, #36]	@ 0x24
 800b064:	e004      	b.n	800b070 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 800b066:	2300      	movs	r3, #0
 800b068:	73fb      	strb	r3, [r7, #15]
 800b06a:	e001      	b.n	800b070 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800b06c:	2300      	movs	r3, #0
 800b06e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d103      	bne.n	800b07e <HAL_RTC_Init+0x10a>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2201      	movs	r2, #1
 800b07a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 800b07e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b080:	4618      	mov	r0, r3
 800b082:	3710      	adds	r7, #16
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}
 800b088:	46007800 	.word	0x46007800

0800b08c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800b094:	4b15      	ldr	r3, [pc, #84]	@ (800b0ec <HAL_RTC_WaitForSynchro+0x60>)
 800b096:	68db      	ldr	r3, [r3, #12]
 800b098:	4a14      	ldr	r2, [pc, #80]	@ (800b0ec <HAL_RTC_WaitForSynchro+0x60>)
 800b09a:	f023 0320 	bic.w	r3, r3, #32
 800b09e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800b0a0:	f7f8 f84a 	bl	8003138 <HAL_GetTick>
 800b0a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800b0a6:	e013      	b.n	800b0d0 <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b0a8:	f7f8 f846 	bl	8003138 <HAL_GetTick>
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	1ad3      	subs	r3, r2, r3
 800b0b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b0b6:	d90b      	bls.n	800b0d0 <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800b0b8:	4b0c      	ldr	r3, [pc, #48]	@ (800b0ec <HAL_RTC_WaitForSynchro+0x60>)
 800b0ba:	68db      	ldr	r3, [r3, #12]
 800b0bc:	f003 0320 	and.w	r3, r3, #32
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d10c      	bne.n	800b0de <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2203      	movs	r2, #3
 800b0c8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 800b0cc:	2303      	movs	r3, #3
 800b0ce:	e008      	b.n	800b0e2 <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800b0d0:	4b06      	ldr	r3, [pc, #24]	@ (800b0ec <HAL_RTC_WaitForSynchro+0x60>)
 800b0d2:	68db      	ldr	r3, [r3, #12]
 800b0d4:	f003 0320 	and.w	r3, r3, #32
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d0e5      	beq.n	800b0a8 <HAL_RTC_WaitForSynchro+0x1c>
 800b0dc:	e000      	b.n	800b0e0 <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800b0de:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3710      	adds	r7, #16
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	46007800 	.word	0x46007800

0800b0f0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800b0fc:	4b19      	ldr	r3, [pc, #100]	@ (800b164 <RTC_EnterInitMode+0x74>)
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b104:	2b00      	cmp	r3, #0
 800b106:	d128      	bne.n	800b15a <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b108:	4b16      	ldr	r3, [pc, #88]	@ (800b164 <RTC_EnterInitMode+0x74>)
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	4a15      	ldr	r2, [pc, #84]	@ (800b164 <RTC_EnterInitMode+0x74>)
 800b10e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b112:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800b114:	f7f8 f810 	bl	8003138 <HAL_GetTick>
 800b118:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b11a:	e013      	b.n	800b144 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b11c:	f7f8 f80c 	bl	8003138 <HAL_GetTick>
 800b120:	4602      	mov	r2, r0
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	1ad3      	subs	r3, r2, r3
 800b126:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b12a:	d90b      	bls.n	800b144 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800b12c:	4b0d      	ldr	r3, [pc, #52]	@ (800b164 <RTC_EnterInitMode+0x74>)
 800b12e:	68db      	ldr	r3, [r3, #12]
 800b130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b134:	2b00      	cmp	r3, #0
 800b136:	d10f      	bne.n	800b158 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 800b138:	2303      	movs	r3, #3
 800b13a:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2203      	movs	r2, #3
 800b140:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b144:	4b07      	ldr	r3, [pc, #28]	@ (800b164 <RTC_EnterInitMode+0x74>)
 800b146:	68db      	ldr	r3, [r3, #12]
 800b148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d104      	bne.n	800b15a <RTC_EnterInitMode+0x6a>
 800b150:	7bfb      	ldrb	r3, [r7, #15]
 800b152:	2b03      	cmp	r3, #3
 800b154:	d1e2      	bne.n	800b11c <RTC_EnterInitMode+0x2c>
 800b156:	e000      	b.n	800b15a <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 800b158:	bf00      	nop
        }
      }
    }
  }

  return status;
 800b15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3710      	adds	r7, #16
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}
 800b164:	46007800 	.word	0x46007800

0800b168 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b170:	2300      	movs	r3, #0
 800b172:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b174:	4b1a      	ldr	r3, [pc, #104]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	4a19      	ldr	r2, [pc, #100]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b17a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b17e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b180:	4b17      	ldr	r3, [pc, #92]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b182:	699b      	ldr	r3, [r3, #24]
 800b184:	f003 0320 	and.w	r3, r3, #32
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10c      	bne.n	800b1a6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f7ff ff7d 	bl	800b08c <HAL_RTC_WaitForSynchro>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d01e      	beq.n	800b1d6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2203      	movs	r2, #3
 800b19c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800b1a0:	2303      	movs	r3, #3
 800b1a2:	73fb      	strb	r3, [r7, #15]
 800b1a4:	e017      	b.n	800b1d6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b1a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b1a8:	699b      	ldr	r3, [r3, #24]
 800b1aa:	4a0d      	ldr	r2, [pc, #52]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b1ac:	f023 0320 	bic.w	r3, r3, #32
 800b1b0:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f7ff ff6a 	bl	800b08c <HAL_RTC_WaitForSynchro>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d005      	beq.n	800b1ca <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2203      	movs	r2, #3
 800b1c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800b1c6:	2303      	movs	r3, #3
 800b1c8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b1ca:	4b05      	ldr	r3, [pc, #20]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b1cc:	699b      	ldr	r3, [r3, #24]
 800b1ce:	4a04      	ldr	r2, [pc, #16]	@ (800b1e0 <RTC_ExitInitMode+0x78>)
 800b1d0:	f043 0320 	orr.w	r3, r3, #32
 800b1d4:	6193      	str	r3, [r2, #24]
  }
  return status;
 800b1d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1d8:	4618      	mov	r0, r3
 800b1da:	3710      	adds	r7, #16
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}
 800b1e0:	46007800 	.word	0x46007800

0800b1e4 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	4910      	ldr	r1, [pc, #64]	@ (800b238 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	689a      	ldr	r2, [r3, #8]
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	68db      	ldr	r3, [r3, #12]
 800b204:	431a      	orrs	r2, r3
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	699b      	ldr	r3, [r3, #24]
 800b20a:	490c      	ldr	r1, [pc, #48]	@ (800b23c <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800b20c:	4313      	orrs	r3, r2
 800b20e:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 800b210:	4b0a      	ldr	r3, [pc, #40]	@ (800b23c <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800b212:	6a1b      	ldr	r3, [r3, #32]
 800b214:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	6919      	ldr	r1, [r3, #16]
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	695b      	ldr	r3, [r3, #20]
 800b220:	041b      	lsls	r3, r3, #16
 800b222:	430b      	orrs	r3, r1
 800b224:	4905      	ldr	r1, [pc, #20]	@ (800b23c <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800b226:	4313      	orrs	r3, r2
 800b228:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 800b22a:	2300      	movs	r3, #0
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr
 800b238:	46007800 	.word	0x46007800
 800b23c:	46007c00 	.word	0x46007c00

0800b240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b082      	sub	sp, #8
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d101      	bne.n	800b252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b24e:	2301      	movs	r3, #1
 800b250:	e049      	b.n	800b2e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b258:	b2db      	uxtb	r3, r3
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d106      	bne.n	800b26c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2200      	movs	r2, #0
 800b262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f7f7 f84a 	bl	8002300 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2202      	movs	r2, #2
 800b270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681a      	ldr	r2, [r3, #0]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	3304      	adds	r3, #4
 800b27c:	4619      	mov	r1, r3
 800b27e:	4610      	mov	r0, r2
 800b280:	f000 ff8a 	bl	800c198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2201      	movs	r2, #1
 800b288:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2201      	movs	r2, #1
 800b290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2201      	movs	r2, #1
 800b298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2201      	movs	r2, #1
 800b2a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2201      	movs	r2, #1
 800b2a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2201      	movs	r2, #1
 800b2b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2201      	movs	r2, #1
 800b2e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b2e4:	2300      	movs	r3, #0
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3708      	adds	r7, #8
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}
	...

0800b2f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b085      	sub	sp, #20
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	2b01      	cmp	r3, #1
 800b302:	d001      	beq.n	800b308 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b304:	2301      	movs	r3, #1
 800b306:	e06a      	b.n	800b3de <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2202      	movs	r2, #2
 800b30c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	4a35      	ldr	r2, [pc, #212]	@ (800b3ec <HAL_TIM_Base_Start+0xfc>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d040      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4a34      	ldr	r2, [pc, #208]	@ (800b3f0 <HAL_TIM_Base_Start+0x100>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d03b      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b32c:	d036      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b336:	d031      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a2d      	ldr	r2, [pc, #180]	@ (800b3f4 <HAL_TIM_Base_Start+0x104>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d02c      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4a2c      	ldr	r2, [pc, #176]	@ (800b3f8 <HAL_TIM_Base_Start+0x108>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d027      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a2a      	ldr	r2, [pc, #168]	@ (800b3fc <HAL_TIM_Base_Start+0x10c>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d022      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a29      	ldr	r2, [pc, #164]	@ (800b400 <HAL_TIM_Base_Start+0x110>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d01d      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a27      	ldr	r2, [pc, #156]	@ (800b404 <HAL_TIM_Base_Start+0x114>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d018      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a26      	ldr	r2, [pc, #152]	@ (800b408 <HAL_TIM_Base_Start+0x118>)
 800b370:	4293      	cmp	r3, r2
 800b372:	d013      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	4a24      	ldr	r2, [pc, #144]	@ (800b40c <HAL_TIM_Base_Start+0x11c>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d00e      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	4a23      	ldr	r2, [pc, #140]	@ (800b410 <HAL_TIM_Base_Start+0x120>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d009      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	4a21      	ldr	r2, [pc, #132]	@ (800b414 <HAL_TIM_Base_Start+0x124>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d004      	beq.n	800b39c <HAL_TIM_Base_Start+0xac>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	4a20      	ldr	r2, [pc, #128]	@ (800b418 <HAL_TIM_Base_Start+0x128>)
 800b398:	4293      	cmp	r3, r2
 800b39a:	d115      	bne.n	800b3c8 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	689a      	ldr	r2, [r3, #8]
 800b3a2:	4b1e      	ldr	r3, [pc, #120]	@ (800b41c <HAL_TIM_Base_Start+0x12c>)
 800b3a4:	4013      	ands	r3, r2
 800b3a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	2b06      	cmp	r3, #6
 800b3ac:	d015      	beq.n	800b3da <HAL_TIM_Base_Start+0xea>
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3b4:	d011      	beq.n	800b3da <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f042 0201 	orr.w	r2, r2, #1
 800b3c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3c6:	e008      	b.n	800b3da <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	681a      	ldr	r2, [r3, #0]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f042 0201 	orr.w	r2, r2, #1
 800b3d6:	601a      	str	r2, [r3, #0]
 800b3d8:	e000      	b.n	800b3dc <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b3dc:	2300      	movs	r3, #0
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3714      	adds	r7, #20
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop
 800b3ec:	40012c00 	.word	0x40012c00
 800b3f0:	50012c00 	.word	0x50012c00
 800b3f4:	40000400 	.word	0x40000400
 800b3f8:	50000400 	.word	0x50000400
 800b3fc:	40000800 	.word	0x40000800
 800b400:	50000800 	.word	0x50000800
 800b404:	40000c00 	.word	0x40000c00
 800b408:	50000c00 	.word	0x50000c00
 800b40c:	40013400 	.word	0x40013400
 800b410:	50013400 	.word	0x50013400
 800b414:	40014000 	.word	0x40014000
 800b418:	50014000 	.word	0x50014000
 800b41c:	00010007 	.word	0x00010007

0800b420 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	6a1b      	ldr	r3, [r3, #32]
 800b42e:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800b432:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800b436:	2b00      	cmp	r3, #0
 800b438:	d10f      	bne.n	800b45a <HAL_TIM_Base_Stop+0x3a>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	6a1a      	ldr	r2, [r3, #32]
 800b440:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b444:	4013      	ands	r3, r2
 800b446:	2b00      	cmp	r3, #0
 800b448:	d107      	bne.n	800b45a <HAL_TIM_Base_Stop+0x3a>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f022 0201 	bic.w	r2, r2, #1
 800b458:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2201      	movs	r2, #1
 800b45e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b462:	2300      	movs	r3, #0
}
 800b464:	4618      	mov	r0, r3
 800b466:	370c      	adds	r7, #12
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d101      	bne.n	800b482 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b47e:	2301      	movs	r3, #1
 800b480:	e049      	b.n	800b516 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d106      	bne.n	800b49c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2200      	movs	r2, #0
 800b492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f7f6 ff52 	bl	8002340 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2202      	movs	r2, #2
 800b4a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681a      	ldr	r2, [r3, #0]
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	3304      	adds	r3, #4
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	4610      	mov	r0, r2
 800b4b0:	f000 fe72 	bl	800c198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2201      	movs	r2, #1
 800b4b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2201      	movs	r2, #1
 800b500:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2201      	movs	r2, #1
 800b508:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3708      	adds	r7, #8
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}

0800b51e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b51e:	b580      	push	{r7, lr}
 800b520:	b082      	sub	sp, #8
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d101      	bne.n	800b530 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b52c:	2301      	movs	r3, #1
 800b52e:	e049      	b.n	800b5c4 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b536:	b2db      	uxtb	r3, r3
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d106      	bne.n	800b54a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2200      	movs	r2, #0
 800b540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f7f6 ff1d 	bl	8002384 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2202      	movs	r2, #2
 800b54e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681a      	ldr	r2, [r3, #0]
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	3304      	adds	r3, #4
 800b55a:	4619      	mov	r1, r3
 800b55c:	4610      	mov	r0, r2
 800b55e:	f000 fe1b 	bl	800c198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2201      	movs	r2, #1
 800b566:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2201      	movs	r2, #1
 800b56e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2201      	movs	r2, #1
 800b576:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2201      	movs	r2, #1
 800b57e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2201      	movs	r2, #1
 800b586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2201      	movs	r2, #1
 800b58e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2201      	movs	r2, #1
 800b596:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2201      	movs	r2, #1
 800b59e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2201      	movs	r2, #1
 800b5be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b5c2:	2300      	movs	r3, #0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3708      	adds	r7, #8
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d104      	bne.n	800b5ea <HAL_TIM_IC_Start_IT+0x1e>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b5e6:	b2db      	uxtb	r3, r3
 800b5e8:	e023      	b.n	800b632 <HAL_TIM_IC_Start_IT+0x66>
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	2b04      	cmp	r3, #4
 800b5ee:	d104      	bne.n	800b5fa <HAL_TIM_IC_Start_IT+0x2e>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b5f6:	b2db      	uxtb	r3, r3
 800b5f8:	e01b      	b.n	800b632 <HAL_TIM_IC_Start_IT+0x66>
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	2b08      	cmp	r3, #8
 800b5fe:	d104      	bne.n	800b60a <HAL_TIM_IC_Start_IT+0x3e>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b606:	b2db      	uxtb	r3, r3
 800b608:	e013      	b.n	800b632 <HAL_TIM_IC_Start_IT+0x66>
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	2b0c      	cmp	r3, #12
 800b60e:	d104      	bne.n	800b61a <HAL_TIM_IC_Start_IT+0x4e>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b616:	b2db      	uxtb	r3, r3
 800b618:	e00b      	b.n	800b632 <HAL_TIM_IC_Start_IT+0x66>
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	2b10      	cmp	r3, #16
 800b61e:	d104      	bne.n	800b62a <HAL_TIM_IC_Start_IT+0x5e>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b626:	b2db      	uxtb	r3, r3
 800b628:	e003      	b.n	800b632 <HAL_TIM_IC_Start_IT+0x66>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b630:	b2db      	uxtb	r3, r3
 800b632:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d104      	bne.n	800b644 <HAL_TIM_IC_Start_IT+0x78>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b640:	b2db      	uxtb	r3, r3
 800b642:	e013      	b.n	800b66c <HAL_TIM_IC_Start_IT+0xa0>
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	2b04      	cmp	r3, #4
 800b648:	d104      	bne.n	800b654 <HAL_TIM_IC_Start_IT+0x88>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b650:	b2db      	uxtb	r3, r3
 800b652:	e00b      	b.n	800b66c <HAL_TIM_IC_Start_IT+0xa0>
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	2b08      	cmp	r3, #8
 800b658:	d104      	bne.n	800b664 <HAL_TIM_IC_Start_IT+0x98>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800b660:	b2db      	uxtb	r3, r3
 800b662:	e003      	b.n	800b66c <HAL_TIM_IC_Start_IT+0xa0>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800b66a:	b2db      	uxtb	r3, r3
 800b66c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b66e:	7bbb      	ldrb	r3, [r7, #14]
 800b670:	2b01      	cmp	r3, #1
 800b672:	d102      	bne.n	800b67a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b674:	7b7b      	ldrb	r3, [r7, #13]
 800b676:	2b01      	cmp	r3, #1
 800b678:	d001      	beq.n	800b67e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800b67a:	2301      	movs	r3, #1
 800b67c:	e100      	b.n	800b880 <HAL_TIM_IC_Start_IT+0x2b4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d104      	bne.n	800b68e <HAL_TIM_IC_Start_IT+0xc2>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2202      	movs	r2, #2
 800b688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b68c:	e023      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x10a>
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	2b04      	cmp	r3, #4
 800b692:	d104      	bne.n	800b69e <HAL_TIM_IC_Start_IT+0xd2>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2202      	movs	r2, #2
 800b698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b69c:	e01b      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x10a>
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	2b08      	cmp	r3, #8
 800b6a2:	d104      	bne.n	800b6ae <HAL_TIM_IC_Start_IT+0xe2>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2202      	movs	r2, #2
 800b6a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6ac:	e013      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x10a>
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	2b0c      	cmp	r3, #12
 800b6b2:	d104      	bne.n	800b6be <HAL_TIM_IC_Start_IT+0xf2>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2202      	movs	r2, #2
 800b6b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b6bc:	e00b      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x10a>
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	2b10      	cmp	r3, #16
 800b6c2:	d104      	bne.n	800b6ce <HAL_TIM_IC_Start_IT+0x102>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2202      	movs	r2, #2
 800b6c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6cc:	e003      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x10a>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2202      	movs	r2, #2
 800b6d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d104      	bne.n	800b6e6 <HAL_TIM_IC_Start_IT+0x11a>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2202      	movs	r2, #2
 800b6e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6e4:	e013      	b.n	800b70e <HAL_TIM_IC_Start_IT+0x142>
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	2b04      	cmp	r3, #4
 800b6ea:	d104      	bne.n	800b6f6 <HAL_TIM_IC_Start_IT+0x12a>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2202      	movs	r2, #2
 800b6f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6f4:	e00b      	b.n	800b70e <HAL_TIM_IC_Start_IT+0x142>
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	2b08      	cmp	r3, #8
 800b6fa:	d104      	bne.n	800b706 <HAL_TIM_IC_Start_IT+0x13a>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2202      	movs	r2, #2
 800b700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b704:	e003      	b.n	800b70e <HAL_TIM_IC_Start_IT+0x142>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2202      	movs	r2, #2
 800b70a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	2b0c      	cmp	r3, #12
 800b712:	d841      	bhi.n	800b798 <HAL_TIM_IC_Start_IT+0x1cc>
 800b714:	a201      	add	r2, pc, #4	@ (adr r2, 800b71c <HAL_TIM_IC_Start_IT+0x150>)
 800b716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b71a:	bf00      	nop
 800b71c:	0800b751 	.word	0x0800b751
 800b720:	0800b799 	.word	0x0800b799
 800b724:	0800b799 	.word	0x0800b799
 800b728:	0800b799 	.word	0x0800b799
 800b72c:	0800b763 	.word	0x0800b763
 800b730:	0800b799 	.word	0x0800b799
 800b734:	0800b799 	.word	0x0800b799
 800b738:	0800b799 	.word	0x0800b799
 800b73c:	0800b775 	.word	0x0800b775
 800b740:	0800b799 	.word	0x0800b799
 800b744:	0800b799 	.word	0x0800b799
 800b748:	0800b799 	.word	0x0800b799
 800b74c:	0800b787 	.word	0x0800b787
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	68da      	ldr	r2, [r3, #12]
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	f042 0202 	orr.w	r2, r2, #2
 800b75e:	60da      	str	r2, [r3, #12]
      break;
 800b760:	e01d      	b.n	800b79e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	68da      	ldr	r2, [r3, #12]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f042 0204 	orr.w	r2, r2, #4
 800b770:	60da      	str	r2, [r3, #12]
      break;
 800b772:	e014      	b.n	800b79e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	68da      	ldr	r2, [r3, #12]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f042 0208 	orr.w	r2, r2, #8
 800b782:	60da      	str	r2, [r3, #12]
      break;
 800b784:	e00b      	b.n	800b79e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	68da      	ldr	r2, [r3, #12]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f042 0210 	orr.w	r2, r2, #16
 800b794:	60da      	str	r2, [r3, #12]
      break;
 800b796:	e002      	b.n	800b79e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800b798:	2301      	movs	r3, #1
 800b79a:	73fb      	strb	r3, [r7, #15]
      break;
 800b79c:	bf00      	nop
  }

  if (status == HAL_OK)
 800b79e:	7bfb      	ldrb	r3, [r7, #15]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d16c      	bne.n	800b87e <HAL_TIM_IC_Start_IT+0x2b2>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	6839      	ldr	r1, [r7, #0]
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f001 fcac 	bl	800d10a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4a34      	ldr	r2, [pc, #208]	@ (800b888 <HAL_TIM_IC_Start_IT+0x2bc>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d040      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a32      	ldr	r2, [pc, #200]	@ (800b88c <HAL_TIM_IC_Start_IT+0x2c0>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d03b      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7ce:	d036      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7d8:	d031      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4a2c      	ldr	r2, [pc, #176]	@ (800b890 <HAL_TIM_IC_Start_IT+0x2c4>)
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d02c      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4a2a      	ldr	r2, [pc, #168]	@ (800b894 <HAL_TIM_IC_Start_IT+0x2c8>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d027      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	4a29      	ldr	r2, [pc, #164]	@ (800b898 <HAL_TIM_IC_Start_IT+0x2cc>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d022      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4a27      	ldr	r2, [pc, #156]	@ (800b89c <HAL_TIM_IC_Start_IT+0x2d0>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d01d      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	4a26      	ldr	r2, [pc, #152]	@ (800b8a0 <HAL_TIM_IC_Start_IT+0x2d4>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d018      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a24      	ldr	r2, [pc, #144]	@ (800b8a4 <HAL_TIM_IC_Start_IT+0x2d8>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d013      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	4a23      	ldr	r2, [pc, #140]	@ (800b8a8 <HAL_TIM_IC_Start_IT+0x2dc>)
 800b81c:	4293      	cmp	r3, r2
 800b81e:	d00e      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	4a21      	ldr	r2, [pc, #132]	@ (800b8ac <HAL_TIM_IC_Start_IT+0x2e0>)
 800b826:	4293      	cmp	r3, r2
 800b828:	d009      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4a20      	ldr	r2, [pc, #128]	@ (800b8b0 <HAL_TIM_IC_Start_IT+0x2e4>)
 800b830:	4293      	cmp	r3, r2
 800b832:	d004      	beq.n	800b83e <HAL_TIM_IC_Start_IT+0x272>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	4a1e      	ldr	r2, [pc, #120]	@ (800b8b4 <HAL_TIM_IC_Start_IT+0x2e8>)
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d115      	bne.n	800b86a <HAL_TIM_IC_Start_IT+0x29e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	689a      	ldr	r2, [r3, #8]
 800b844:	4b1c      	ldr	r3, [pc, #112]	@ (800b8b8 <HAL_TIM_IC_Start_IT+0x2ec>)
 800b846:	4013      	ands	r3, r2
 800b848:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	2b06      	cmp	r3, #6
 800b84e:	d015      	beq.n	800b87c <HAL_TIM_IC_Start_IT+0x2b0>
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b856:	d011      	beq.n	800b87c <HAL_TIM_IC_Start_IT+0x2b0>
      {
        __HAL_TIM_ENABLE(htim);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	681a      	ldr	r2, [r3, #0]
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f042 0201 	orr.w	r2, r2, #1
 800b866:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b868:	e008      	b.n	800b87c <HAL_TIM_IC_Start_IT+0x2b0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	681a      	ldr	r2, [r3, #0]
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f042 0201 	orr.w	r2, r2, #1
 800b878:	601a      	str	r2, [r3, #0]
 800b87a:	e000      	b.n	800b87e <HAL_TIM_IC_Start_IT+0x2b2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b87c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800b87e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b880:	4618      	mov	r0, r3
 800b882:	3710      	adds	r7, #16
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}
 800b888:	40012c00 	.word	0x40012c00
 800b88c:	50012c00 	.word	0x50012c00
 800b890:	40000400 	.word	0x40000400
 800b894:	50000400 	.word	0x50000400
 800b898:	40000800 	.word	0x40000800
 800b89c:	50000800 	.word	0x50000800
 800b8a0:	40000c00 	.word	0x40000c00
 800b8a4:	50000c00 	.word	0x50000c00
 800b8a8:	40013400 	.word	0x40013400
 800b8ac:	50013400 	.word	0x50013400
 800b8b0:	40014000 	.word	0x40014000
 800b8b4:	50014000 	.word	0x50014000
 800b8b8:	00010007 	.word	0x00010007

0800b8bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b084      	sub	sp, #16
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	68db      	ldr	r3, [r3, #12]
 800b8ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	f003 0302 	and.w	r3, r3, #2
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d020      	beq.n	800b920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f003 0302 	and.w	r3, r3, #2
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d01b      	beq.n	800b920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f06f 0202 	mvn.w	r2, #2
 800b8f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	699b      	ldr	r3, [r3, #24]
 800b8fe:	f003 0303 	and.w	r3, r3, #3
 800b902:	2b00      	cmp	r3, #0
 800b904:	d003      	beq.n	800b90e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f7f5 fc08 	bl	800111c <HAL_TIM_IC_CaptureCallback>
 800b90c:	e005      	b.n	800b91a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f000 fc24 	bl	800c15c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f000 fc2b 	bl	800c170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2200      	movs	r2, #0
 800b91e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	f003 0304 	and.w	r3, r3, #4
 800b926:	2b00      	cmp	r3, #0
 800b928:	d020      	beq.n	800b96c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	f003 0304 	and.w	r3, r3, #4
 800b930:	2b00      	cmp	r3, #0
 800b932:	d01b      	beq.n	800b96c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f06f 0204 	mvn.w	r2, #4
 800b93c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2202      	movs	r2, #2
 800b942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	699b      	ldr	r3, [r3, #24]
 800b94a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d003      	beq.n	800b95a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f7f5 fbe2 	bl	800111c <HAL_TIM_IC_CaptureCallback>
 800b958:	e005      	b.n	800b966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f000 fbfe 	bl	800c15c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 fc05 	bl	800c170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2200      	movs	r2, #0
 800b96a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	f003 0308 	and.w	r3, r3, #8
 800b972:	2b00      	cmp	r3, #0
 800b974:	d020      	beq.n	800b9b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f003 0308 	and.w	r3, r3, #8
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d01b      	beq.n	800b9b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f06f 0208 	mvn.w	r2, #8
 800b988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2204      	movs	r2, #4
 800b98e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	69db      	ldr	r3, [r3, #28]
 800b996:	f003 0303 	and.w	r3, r3, #3
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d003      	beq.n	800b9a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f7f5 fbbc 	bl	800111c <HAL_TIM_IC_CaptureCallback>
 800b9a4:	e005      	b.n	800b9b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f000 fbd8 	bl	800c15c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 fbdf 	bl	800c170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	f003 0310 	and.w	r3, r3, #16
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d020      	beq.n	800ba04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	f003 0310 	and.w	r3, r3, #16
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d01b      	beq.n	800ba04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f06f 0210 	mvn.w	r2, #16
 800b9d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2208      	movs	r2, #8
 800b9da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	69db      	ldr	r3, [r3, #28]
 800b9e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d003      	beq.n	800b9f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f7f5 fb96 	bl	800111c <HAL_TIM_IC_CaptureCallback>
 800b9f0:	e005      	b.n	800b9fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fbb2 	bl	800c15c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f000 fbb9 	bl	800c170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2200      	movs	r2, #0
 800ba02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	f003 0301 	and.w	r3, r3, #1
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d00c      	beq.n	800ba28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	f003 0301 	and.w	r3, r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d007      	beq.n	800ba28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f06f 0201 	mvn.w	r2, #1
 800ba20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f000 fb90 	bl	800c148 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d104      	bne.n	800ba3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d00c      	beq.n	800ba56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d007      	beq.n	800ba56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ba4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f001 fc4b 	bl	800d2ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00c      	beq.n	800ba7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d007      	beq.n	800ba7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ba72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f001 fc43 	bl	800d300 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d00c      	beq.n	800ba9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d007      	beq.n	800ba9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ba96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f000 fb73 	bl	800c184 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	f003 0320 	and.w	r3, r3, #32
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d00c      	beq.n	800bac2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f003 0320 	and.w	r3, r3, #32
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d007      	beq.n	800bac2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f06f 0220 	mvn.w	r2, #32
 800baba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f001 fc0b 	bl	800d2d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d00c      	beq.n	800bae6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d007      	beq.n	800bae6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800bade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f001 fc17 	bl	800d314 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800baec:	2b00      	cmp	r3, #0
 800baee:	d00c      	beq.n	800bb0a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d007      	beq.n	800bb0a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800bb02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f001 fc0f 	bl	800d328 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d00c      	beq.n	800bb2e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d007      	beq.n	800bb2e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800bb26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f001 fc07 	bl	800d33c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d00c      	beq.n	800bb52 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d007      	beq.n	800bb52 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800bb4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f001 fbff 	bl	800d350 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb52:	bf00      	nop
 800bb54:	3710      	adds	r7, #16
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}

0800bb5a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bb5a:	b580      	push	{r7, lr}
 800bb5c:	b086      	sub	sp, #24
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	60f8      	str	r0, [r7, #12]
 800bb62:	60b9      	str	r1, [r7, #8]
 800bb64:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb66:	2300      	movs	r3, #0
 800bb68:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d101      	bne.n	800bb78 <HAL_TIM_IC_ConfigChannel+0x1e>
 800bb74:	2302      	movs	r3, #2
 800bb76:	e088      	b.n	800bc8a <HAL_TIM_IC_ConfigChannel+0x130>
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d11b      	bne.n	800bbbe <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800bb96:	f000 ffdd 	bl	800cb54 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	699a      	ldr	r2, [r3, #24]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f022 020c 	bic.w	r2, r2, #12
 800bba8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	6999      	ldr	r1, [r3, #24]
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	689a      	ldr	r2, [r3, #8]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	430a      	orrs	r2, r1
 800bbba:	619a      	str	r2, [r3, #24]
 800bbbc:	e060      	b.n	800bc80 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2b04      	cmp	r3, #4
 800bbc2:	d11c      	bne.n	800bbfe <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800bbd4:	f001 f8fc 	bl	800cdd0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	699a      	ldr	r2, [r3, #24]
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bbe6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6999      	ldr	r1, [r3, #24]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	689b      	ldr	r3, [r3, #8]
 800bbf2:	021a      	lsls	r2, r3, #8
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	430a      	orrs	r2, r1
 800bbfa:	619a      	str	r2, [r3, #24]
 800bbfc:	e040      	b.n	800bc80 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2b08      	cmp	r3, #8
 800bc02:	d11b      	bne.n	800bc3c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800bc14:	f001 f986 	bl	800cf24 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	69da      	ldr	r2, [r3, #28]
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f022 020c 	bic.w	r2, r2, #12
 800bc26:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	69d9      	ldr	r1, [r3, #28]
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	689a      	ldr	r2, [r3, #8]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	430a      	orrs	r2, r1
 800bc38:	61da      	str	r2, [r3, #28]
 800bc3a:	e021      	b.n	800bc80 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2b0c      	cmp	r3, #12
 800bc40:	d11c      	bne.n	800bc7c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800bc52:	f001 f9c1 	bl	800cfd8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	69da      	ldr	r2, [r3, #28]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bc64:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	69d9      	ldr	r1, [r3, #28]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	021a      	lsls	r2, r3, #8
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	430a      	orrs	r2, r1
 800bc78:	61da      	str	r2, [r3, #28]
 800bc7a:	e001      	b.n	800bc80 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2200      	movs	r2, #0
 800bc84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bc88:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3718      	adds	r7, #24
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
	...

0800bc94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b086      	sub	sp, #24
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	60f8      	str	r0, [r7, #12]
 800bc9c:	60b9      	str	r1, [r7, #8]
 800bc9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bca0:	2300      	movs	r3, #0
 800bca2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bcaa:	2b01      	cmp	r3, #1
 800bcac:	d101      	bne.n	800bcb2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bcae:	2302      	movs	r3, #2
 800bcb0:	e0ff      	b.n	800beb2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2201      	movs	r2, #1
 800bcb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2b14      	cmp	r3, #20
 800bcbe:	f200 80f0 	bhi.w	800bea2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bcc2:	a201      	add	r2, pc, #4	@ (adr r2, 800bcc8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bcc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcc8:	0800bd1d 	.word	0x0800bd1d
 800bccc:	0800bea3 	.word	0x0800bea3
 800bcd0:	0800bea3 	.word	0x0800bea3
 800bcd4:	0800bea3 	.word	0x0800bea3
 800bcd8:	0800bd5d 	.word	0x0800bd5d
 800bcdc:	0800bea3 	.word	0x0800bea3
 800bce0:	0800bea3 	.word	0x0800bea3
 800bce4:	0800bea3 	.word	0x0800bea3
 800bce8:	0800bd9f 	.word	0x0800bd9f
 800bcec:	0800bea3 	.word	0x0800bea3
 800bcf0:	0800bea3 	.word	0x0800bea3
 800bcf4:	0800bea3 	.word	0x0800bea3
 800bcf8:	0800bddf 	.word	0x0800bddf
 800bcfc:	0800bea3 	.word	0x0800bea3
 800bd00:	0800bea3 	.word	0x0800bea3
 800bd04:	0800bea3 	.word	0x0800bea3
 800bd08:	0800be21 	.word	0x0800be21
 800bd0c:	0800bea3 	.word	0x0800bea3
 800bd10:	0800bea3 	.word	0x0800bea3
 800bd14:	0800bea3 	.word	0x0800bea3
 800bd18:	0800be61 	.word	0x0800be61
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	68b9      	ldr	r1, [r7, #8]
 800bd22:	4618      	mov	r0, r3
 800bd24:	f000 fb38 	bl	800c398 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	699a      	ldr	r2, [r3, #24]
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f042 0208 	orr.w	r2, r2, #8
 800bd36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	699a      	ldr	r2, [r3, #24]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f022 0204 	bic.w	r2, r2, #4
 800bd46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	6999      	ldr	r1, [r3, #24]
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	691a      	ldr	r2, [r3, #16]
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	430a      	orrs	r2, r1
 800bd58:	619a      	str	r2, [r3, #24]
      break;
 800bd5a:	e0a5      	b.n	800bea8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	68b9      	ldr	r1, [r7, #8]
 800bd62:	4618      	mov	r0, r3
 800bd64:	f000 fbdc 	bl	800c520 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	699a      	ldr	r2, [r3, #24]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	699a      	ldr	r2, [r3, #24]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	6999      	ldr	r1, [r3, #24]
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	691b      	ldr	r3, [r3, #16]
 800bd92:	021a      	lsls	r2, r3, #8
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	430a      	orrs	r2, r1
 800bd9a:	619a      	str	r2, [r3, #24]
      break;
 800bd9c:	e084      	b.n	800bea8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	68b9      	ldr	r1, [r7, #8]
 800bda4:	4618      	mov	r0, r3
 800bda6:	f000 fc6d 	bl	800c684 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	69da      	ldr	r2, [r3, #28]
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f042 0208 	orr.w	r2, r2, #8
 800bdb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	69da      	ldr	r2, [r3, #28]
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f022 0204 	bic.w	r2, r2, #4
 800bdc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	69d9      	ldr	r1, [r3, #28]
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	691a      	ldr	r2, [r3, #16]
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	430a      	orrs	r2, r1
 800bdda:	61da      	str	r2, [r3, #28]
      break;
 800bddc:	e064      	b.n	800bea8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	68b9      	ldr	r1, [r7, #8]
 800bde4:	4618      	mov	r0, r3
 800bde6:	f000 fcfd 	bl	800c7e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	69da      	ldr	r2, [r3, #28]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bdf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	69da      	ldr	r2, [r3, #28]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	69d9      	ldr	r1, [r3, #28]
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	691b      	ldr	r3, [r3, #16]
 800be14:	021a      	lsls	r2, r3, #8
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	430a      	orrs	r2, r1
 800be1c:	61da      	str	r2, [r3, #28]
      break;
 800be1e:	e043      	b.n	800bea8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	68b9      	ldr	r1, [r7, #8]
 800be26:	4618      	mov	r0, r3
 800be28:	f000 fd8e 	bl	800c948 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f042 0208 	orr.w	r2, r2, #8
 800be3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f022 0204 	bic.w	r2, r2, #4
 800be4a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	691a      	ldr	r2, [r3, #16]
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	430a      	orrs	r2, r1
 800be5c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800be5e:	e023      	b.n	800bea8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	68b9      	ldr	r1, [r7, #8]
 800be66:	4618      	mov	r0, r3
 800be68:	f000 fdf0 	bl	800ca4c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be7a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be8a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	691b      	ldr	r3, [r3, #16]
 800be96:	021a      	lsls	r2, r3, #8
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	430a      	orrs	r2, r1
 800be9e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bea0:	e002      	b.n	800bea8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	75fb      	strb	r3, [r7, #23]
      break;
 800bea6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2200      	movs	r2, #0
 800beac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800beb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3718      	adds	r7, #24
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop

0800bebc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bec6:	2300      	movs	r3, #0
 800bec8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	d101      	bne.n	800bed8 <HAL_TIM_ConfigClockSource+0x1c>
 800bed4:	2302      	movs	r3, #2
 800bed6:	e0e6      	b.n	800c0a6 <HAL_TIM_ConfigClockSource+0x1ea>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2201      	movs	r2, #1
 800bedc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2202      	movs	r2, #2
 800bee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	689b      	ldr	r3, [r3, #8]
 800beee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800bef6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800befa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bf02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	68ba      	ldr	r2, [r7, #8]
 800bf0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a67      	ldr	r2, [pc, #412]	@ (800c0b0 <HAL_TIM_ConfigClockSource+0x1f4>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	f000 80b1 	beq.w	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bf18:	4a65      	ldr	r2, [pc, #404]	@ (800c0b0 <HAL_TIM_ConfigClockSource+0x1f4>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	f200 80b6 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf20:	4a64      	ldr	r2, [pc, #400]	@ (800c0b4 <HAL_TIM_ConfigClockSource+0x1f8>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	f000 80a9 	beq.w	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bf28:	4a62      	ldr	r2, [pc, #392]	@ (800c0b4 <HAL_TIM_ConfigClockSource+0x1f8>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	f200 80ae 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf30:	4a61      	ldr	r2, [pc, #388]	@ (800c0b8 <HAL_TIM_ConfigClockSource+0x1fc>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	f000 80a1 	beq.w	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bf38:	4a5f      	ldr	r2, [pc, #380]	@ (800c0b8 <HAL_TIM_ConfigClockSource+0x1fc>)
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	f200 80a6 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf40:	4a5e      	ldr	r2, [pc, #376]	@ (800c0bc <HAL_TIM_ConfigClockSource+0x200>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	f000 8099 	beq.w	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bf48:	4a5c      	ldr	r2, [pc, #368]	@ (800c0bc <HAL_TIM_ConfigClockSource+0x200>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	f200 809e 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf50:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bf54:	f000 8091 	beq.w	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bf58:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bf5c:	f200 8096 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf64:	f000 8089 	beq.w	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bf68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf6c:	f200 808e 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf74:	d03e      	beq.n	800bff4 <HAL_TIM_ConfigClockSource+0x138>
 800bf76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf7a:	f200 8087 	bhi.w	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf82:	f000 8086 	beq.w	800c092 <HAL_TIM_ConfigClockSource+0x1d6>
 800bf86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf8a:	d87f      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf8c:	2b70      	cmp	r3, #112	@ 0x70
 800bf8e:	d01a      	beq.n	800bfc6 <HAL_TIM_ConfigClockSource+0x10a>
 800bf90:	2b70      	cmp	r3, #112	@ 0x70
 800bf92:	d87b      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf94:	2b60      	cmp	r3, #96	@ 0x60
 800bf96:	d050      	beq.n	800c03a <HAL_TIM_ConfigClockSource+0x17e>
 800bf98:	2b60      	cmp	r3, #96	@ 0x60
 800bf9a:	d877      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bf9c:	2b50      	cmp	r3, #80	@ 0x50
 800bf9e:	d03c      	beq.n	800c01a <HAL_TIM_ConfigClockSource+0x15e>
 800bfa0:	2b50      	cmp	r3, #80	@ 0x50
 800bfa2:	d873      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bfa4:	2b40      	cmp	r3, #64	@ 0x40
 800bfa6:	d058      	beq.n	800c05a <HAL_TIM_ConfigClockSource+0x19e>
 800bfa8:	2b40      	cmp	r3, #64	@ 0x40
 800bfaa:	d86f      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bfac:	2b30      	cmp	r3, #48	@ 0x30
 800bfae:	d064      	beq.n	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bfb0:	2b30      	cmp	r3, #48	@ 0x30
 800bfb2:	d86b      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bfb4:	2b20      	cmp	r3, #32
 800bfb6:	d060      	beq.n	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bfb8:	2b20      	cmp	r3, #32
 800bfba:	d867      	bhi.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d05c      	beq.n	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bfc0:	2b10      	cmp	r3, #16
 800bfc2:	d05a      	beq.n	800c07a <HAL_TIM_ConfigClockSource+0x1be>
 800bfc4:	e062      	b.n	800c08c <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bfd6:	f001 f878 	bl	800d0ca <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	689b      	ldr	r3, [r3, #8]
 800bfe0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bfe8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	609a      	str	r2, [r3, #8]
      break;
 800bff2:	e04f      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c004:	f001 f861 	bl	800d0ca <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	689a      	ldr	r2, [r3, #8]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c016:	609a      	str	r2, [r3, #8]
      break;
 800c018:	e03c      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c026:	461a      	mov	r2, r3
 800c028:	f000 fe60 	bl	800ccec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2150      	movs	r1, #80	@ 0x50
 800c032:	4618      	mov	r0, r3
 800c034:	f001 f82c 	bl	800d090 <TIM_ITRx_SetConfig>
      break;
 800c038:	e02c      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c046:	461a      	mov	r2, r3
 800c048:	f000 ff1e 	bl	800ce88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2160      	movs	r1, #96	@ 0x60
 800c052:	4618      	mov	r0, r3
 800c054:	f001 f81c 	bl	800d090 <TIM_ITRx_SetConfig>
      break;
 800c058:	e01c      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c05e:	683b      	ldr	r3, [r7, #0]
 800c060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c066:	461a      	mov	r2, r3
 800c068:	f000 fe40 	bl	800ccec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2140      	movs	r1, #64	@ 0x40
 800c072:	4618      	mov	r0, r3
 800c074:	f001 f80c 	bl	800d090 <TIM_ITRx_SetConfig>
      break;
 800c078:	e00c      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681a      	ldr	r2, [r3, #0]
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	4619      	mov	r1, r3
 800c084:	4610      	mov	r0, r2
 800c086:	f001 f803 	bl	800d090 <TIM_ITRx_SetConfig>
      break;
 800c08a:	e003      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800c08c:	2301      	movs	r3, #1
 800c08e:	73fb      	strb	r3, [r7, #15]
      break;
 800c090:	e000      	b.n	800c094 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800c092:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2201      	movs	r2, #1
 800c098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c0a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	00100070 	.word	0x00100070
 800c0b4:	00100040 	.word	0x00100040
 800c0b8:	00100030 	.word	0x00100030
 800c0bc:	00100020 	.word	0x00100020

0800c0c0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	2b0c      	cmp	r3, #12
 800c0d2:	d831      	bhi.n	800c138 <HAL_TIM_ReadCapturedValue+0x78>
 800c0d4:	a201      	add	r2, pc, #4	@ (adr r2, 800c0dc <HAL_TIM_ReadCapturedValue+0x1c>)
 800c0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0da:	bf00      	nop
 800c0dc:	0800c111 	.word	0x0800c111
 800c0e0:	0800c139 	.word	0x0800c139
 800c0e4:	0800c139 	.word	0x0800c139
 800c0e8:	0800c139 	.word	0x0800c139
 800c0ec:	0800c11b 	.word	0x0800c11b
 800c0f0:	0800c139 	.word	0x0800c139
 800c0f4:	0800c139 	.word	0x0800c139
 800c0f8:	0800c139 	.word	0x0800c139
 800c0fc:	0800c125 	.word	0x0800c125
 800c100:	0800c139 	.word	0x0800c139
 800c104:	0800c139 	.word	0x0800c139
 800c108:	0800c139 	.word	0x0800c139
 800c10c:	0800c12f 	.word	0x0800c12f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c116:	60fb      	str	r3, [r7, #12]

      break;
 800c118:	e00f      	b.n	800c13a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c120:	60fb      	str	r3, [r7, #12]

      break;
 800c122:	e00a      	b.n	800c13a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c12a:	60fb      	str	r3, [r7, #12]

      break;
 800c12c:	e005      	b.n	800c13a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c134:	60fb      	str	r3, [r7, #12]

      break;
 800c136:	e000      	b.n	800c13a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800c138:	bf00      	nop
  }

  return tmpreg;
 800c13a:	68fb      	ldr	r3, [r7, #12]
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3714      	adds	r7, #20
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c148:	b480      	push	{r7}
 800c14a:	b083      	sub	sp, #12
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c150:	bf00      	nop
 800c152:	370c      	adds	r7, #12
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b083      	sub	sp, #12
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c164:	bf00      	nop
 800c166:	370c      	adds	r7, #12
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c170:	b480      	push	{r7}
 800c172:	b083      	sub	sp, #12
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c178:	bf00      	nop
 800c17a:	370c      	adds	r7, #12
 800c17c:	46bd      	mov	sp, r7
 800c17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c182:	4770      	bx	lr

0800c184 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c18c:	bf00      	nop
 800c18e:	370c      	adds	r7, #12
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr

0800c198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	4a6b      	ldr	r2, [pc, #428]	@ (800c358 <TIM_Base_SetConfig+0x1c0>)
 800c1ac:	4293      	cmp	r3, r2
 800c1ae:	d02b      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	4a6a      	ldr	r2, [pc, #424]	@ (800c35c <TIM_Base_SetConfig+0x1c4>)
 800c1b4:	4293      	cmp	r3, r2
 800c1b6:	d027      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1be:	d023      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c1c6:	d01f      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	4a65      	ldr	r2, [pc, #404]	@ (800c360 <TIM_Base_SetConfig+0x1c8>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d01b      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	4a64      	ldr	r2, [pc, #400]	@ (800c364 <TIM_Base_SetConfig+0x1cc>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d017      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	4a63      	ldr	r2, [pc, #396]	@ (800c368 <TIM_Base_SetConfig+0x1d0>)
 800c1dc:	4293      	cmp	r3, r2
 800c1de:	d013      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	4a62      	ldr	r2, [pc, #392]	@ (800c36c <TIM_Base_SetConfig+0x1d4>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	d00f      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	4a61      	ldr	r2, [pc, #388]	@ (800c370 <TIM_Base_SetConfig+0x1d8>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d00b      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	4a60      	ldr	r2, [pc, #384]	@ (800c374 <TIM_Base_SetConfig+0x1dc>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d007      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	4a5f      	ldr	r2, [pc, #380]	@ (800c378 <TIM_Base_SetConfig+0x1e0>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d003      	beq.n	800c208 <TIM_Base_SetConfig+0x70>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	4a5e      	ldr	r2, [pc, #376]	@ (800c37c <TIM_Base_SetConfig+0x1e4>)
 800c204:	4293      	cmp	r3, r2
 800c206:	d108      	bne.n	800c21a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c20e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	685b      	ldr	r3, [r3, #4]
 800c214:	68fa      	ldr	r2, [r7, #12]
 800c216:	4313      	orrs	r3, r2
 800c218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	4a4e      	ldr	r2, [pc, #312]	@ (800c358 <TIM_Base_SetConfig+0x1c0>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	d043      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	4a4d      	ldr	r2, [pc, #308]	@ (800c35c <TIM_Base_SetConfig+0x1c4>)
 800c226:	4293      	cmp	r3, r2
 800c228:	d03f      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c230:	d03b      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c238:	d037      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	4a48      	ldr	r2, [pc, #288]	@ (800c360 <TIM_Base_SetConfig+0x1c8>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d033      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	4a47      	ldr	r2, [pc, #284]	@ (800c364 <TIM_Base_SetConfig+0x1cc>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d02f      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	4a46      	ldr	r2, [pc, #280]	@ (800c368 <TIM_Base_SetConfig+0x1d0>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d02b      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	4a45      	ldr	r2, [pc, #276]	@ (800c36c <TIM_Base_SetConfig+0x1d4>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d027      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	4a44      	ldr	r2, [pc, #272]	@ (800c370 <TIM_Base_SetConfig+0x1d8>)
 800c25e:	4293      	cmp	r3, r2
 800c260:	d023      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	4a43      	ldr	r2, [pc, #268]	@ (800c374 <TIM_Base_SetConfig+0x1dc>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d01f      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	4a42      	ldr	r2, [pc, #264]	@ (800c378 <TIM_Base_SetConfig+0x1e0>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d01b      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	4a41      	ldr	r2, [pc, #260]	@ (800c37c <TIM_Base_SetConfig+0x1e4>)
 800c276:	4293      	cmp	r3, r2
 800c278:	d017      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	4a40      	ldr	r2, [pc, #256]	@ (800c380 <TIM_Base_SetConfig+0x1e8>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d013      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	4a3f      	ldr	r2, [pc, #252]	@ (800c384 <TIM_Base_SetConfig+0x1ec>)
 800c286:	4293      	cmp	r3, r2
 800c288:	d00f      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	4a3e      	ldr	r2, [pc, #248]	@ (800c388 <TIM_Base_SetConfig+0x1f0>)
 800c28e:	4293      	cmp	r3, r2
 800c290:	d00b      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	4a3d      	ldr	r2, [pc, #244]	@ (800c38c <TIM_Base_SetConfig+0x1f4>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d007      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	4a3c      	ldr	r2, [pc, #240]	@ (800c390 <TIM_Base_SetConfig+0x1f8>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d003      	beq.n	800c2aa <TIM_Base_SetConfig+0x112>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	4a3b      	ldr	r2, [pc, #236]	@ (800c394 <TIM_Base_SetConfig+0x1fc>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d108      	bne.n	800c2bc <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	68db      	ldr	r3, [r3, #12]
 800c2b6:	68fa      	ldr	r2, [r7, #12]
 800c2b8:	4313      	orrs	r3, r2
 800c2ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	695b      	ldr	r3, [r3, #20]
 800c2c6:	4313      	orrs	r3, r2
 800c2c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	689a      	ldr	r2, [r3, #8]
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	681a      	ldr	r2, [r3, #0]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	4a1e      	ldr	r2, [pc, #120]	@ (800c358 <TIM_Base_SetConfig+0x1c0>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d023      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	4a1d      	ldr	r2, [pc, #116]	@ (800c35c <TIM_Base_SetConfig+0x1c4>)
 800c2e6:	4293      	cmp	r3, r2
 800c2e8:	d01f      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	4a22      	ldr	r2, [pc, #136]	@ (800c378 <TIM_Base_SetConfig+0x1e0>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d01b      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	4a21      	ldr	r2, [pc, #132]	@ (800c37c <TIM_Base_SetConfig+0x1e4>)
 800c2f6:	4293      	cmp	r3, r2
 800c2f8:	d017      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	4a20      	ldr	r2, [pc, #128]	@ (800c380 <TIM_Base_SetConfig+0x1e8>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d013      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	4a1f      	ldr	r2, [pc, #124]	@ (800c384 <TIM_Base_SetConfig+0x1ec>)
 800c306:	4293      	cmp	r3, r2
 800c308:	d00f      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	4a1e      	ldr	r2, [pc, #120]	@ (800c388 <TIM_Base_SetConfig+0x1f0>)
 800c30e:	4293      	cmp	r3, r2
 800c310:	d00b      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	4a1d      	ldr	r2, [pc, #116]	@ (800c38c <TIM_Base_SetConfig+0x1f4>)
 800c316:	4293      	cmp	r3, r2
 800c318:	d007      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	4a1c      	ldr	r2, [pc, #112]	@ (800c390 <TIM_Base_SetConfig+0x1f8>)
 800c31e:	4293      	cmp	r3, r2
 800c320:	d003      	beq.n	800c32a <TIM_Base_SetConfig+0x192>
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	4a1b      	ldr	r2, [pc, #108]	@ (800c394 <TIM_Base_SetConfig+0x1fc>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d103      	bne.n	800c332 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	691a      	ldr	r2, [r3, #16]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f043 0204 	orr.w	r2, r3, #4
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2201      	movs	r2, #1
 800c342:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	68fa      	ldr	r2, [r7, #12]
 800c348:	601a      	str	r2, [r3, #0]
}
 800c34a:	bf00      	nop
 800c34c:	3714      	adds	r7, #20
 800c34e:	46bd      	mov	sp, r7
 800c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c354:	4770      	bx	lr
 800c356:	bf00      	nop
 800c358:	40012c00 	.word	0x40012c00
 800c35c:	50012c00 	.word	0x50012c00
 800c360:	40000400 	.word	0x40000400
 800c364:	50000400 	.word	0x50000400
 800c368:	40000800 	.word	0x40000800
 800c36c:	50000800 	.word	0x50000800
 800c370:	40000c00 	.word	0x40000c00
 800c374:	50000c00 	.word	0x50000c00
 800c378:	40013400 	.word	0x40013400
 800c37c:	50013400 	.word	0x50013400
 800c380:	40014000 	.word	0x40014000
 800c384:	50014000 	.word	0x50014000
 800c388:	40014400 	.word	0x40014400
 800c38c:	50014400 	.word	0x50014400
 800c390:	40014800 	.word	0x40014800
 800c394:	50014800 	.word	0x50014800

0800c398 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c398:	b480      	push	{r7}
 800c39a:	b087      	sub	sp, #28
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6a1b      	ldr	r3, [r3, #32]
 800c3a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6a1b      	ldr	r3, [r3, #32]
 800c3ac:	f023 0201 	bic.w	r2, r3, #1
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	685b      	ldr	r3, [r3, #4]
 800c3b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	699b      	ldr	r3, [r3, #24]
 800c3be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c3c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	f023 0303 	bic.w	r3, r3, #3
 800c3d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	68fa      	ldr	r2, [r7, #12]
 800c3da:	4313      	orrs	r3, r2
 800c3dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	f023 0302 	bic.w	r3, r3, #2
 800c3e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	689b      	ldr	r3, [r3, #8]
 800c3ea:	697a      	ldr	r2, [r7, #20]
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	4a41      	ldr	r2, [pc, #260]	@ (800c4f8 <TIM_OC1_SetConfig+0x160>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d023      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	4a40      	ldr	r2, [pc, #256]	@ (800c4fc <TIM_OC1_SetConfig+0x164>)
 800c3fc:	4293      	cmp	r3, r2
 800c3fe:	d01f      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	4a3f      	ldr	r2, [pc, #252]	@ (800c500 <TIM_OC1_SetConfig+0x168>)
 800c404:	4293      	cmp	r3, r2
 800c406:	d01b      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	4a3e      	ldr	r2, [pc, #248]	@ (800c504 <TIM_OC1_SetConfig+0x16c>)
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d017      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	4a3d      	ldr	r2, [pc, #244]	@ (800c508 <TIM_OC1_SetConfig+0x170>)
 800c414:	4293      	cmp	r3, r2
 800c416:	d013      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	4a3c      	ldr	r2, [pc, #240]	@ (800c50c <TIM_OC1_SetConfig+0x174>)
 800c41c:	4293      	cmp	r3, r2
 800c41e:	d00f      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	4a3b      	ldr	r2, [pc, #236]	@ (800c510 <TIM_OC1_SetConfig+0x178>)
 800c424:	4293      	cmp	r3, r2
 800c426:	d00b      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	4a3a      	ldr	r2, [pc, #232]	@ (800c514 <TIM_OC1_SetConfig+0x17c>)
 800c42c:	4293      	cmp	r3, r2
 800c42e:	d007      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	4a39      	ldr	r2, [pc, #228]	@ (800c518 <TIM_OC1_SetConfig+0x180>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d003      	beq.n	800c440 <TIM_OC1_SetConfig+0xa8>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	4a38      	ldr	r2, [pc, #224]	@ (800c51c <TIM_OC1_SetConfig+0x184>)
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d10e      	bne.n	800c45e <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6a1b      	ldr	r3, [r3, #32]
 800c444:	f023 0204 	bic.w	r2, r3, #4
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	f023 0308 	bic.w	r3, r3, #8
 800c452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	68db      	ldr	r3, [r3, #12]
 800c458:	697a      	ldr	r2, [r7, #20]
 800c45a:	4313      	orrs	r3, r2
 800c45c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	4a25      	ldr	r2, [pc, #148]	@ (800c4f8 <TIM_OC1_SetConfig+0x160>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d023      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	4a24      	ldr	r2, [pc, #144]	@ (800c4fc <TIM_OC1_SetConfig+0x164>)
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d01f      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	4a23      	ldr	r2, [pc, #140]	@ (800c500 <TIM_OC1_SetConfig+0x168>)
 800c472:	4293      	cmp	r3, r2
 800c474:	d01b      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	4a22      	ldr	r2, [pc, #136]	@ (800c504 <TIM_OC1_SetConfig+0x16c>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d017      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	4a21      	ldr	r2, [pc, #132]	@ (800c508 <TIM_OC1_SetConfig+0x170>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d013      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	4a20      	ldr	r2, [pc, #128]	@ (800c50c <TIM_OC1_SetConfig+0x174>)
 800c48a:	4293      	cmp	r3, r2
 800c48c:	d00f      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	4a1f      	ldr	r2, [pc, #124]	@ (800c510 <TIM_OC1_SetConfig+0x178>)
 800c492:	4293      	cmp	r3, r2
 800c494:	d00b      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	4a1e      	ldr	r2, [pc, #120]	@ (800c514 <TIM_OC1_SetConfig+0x17c>)
 800c49a:	4293      	cmp	r3, r2
 800c49c:	d007      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	4a1d      	ldr	r2, [pc, #116]	@ (800c518 <TIM_OC1_SetConfig+0x180>)
 800c4a2:	4293      	cmp	r3, r2
 800c4a4:	d003      	beq.n	800c4ae <TIM_OC1_SetConfig+0x116>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	4a1c      	ldr	r2, [pc, #112]	@ (800c51c <TIM_OC1_SetConfig+0x184>)
 800c4aa:	4293      	cmp	r3, r2
 800c4ac:	d111      	bne.n	800c4d2 <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c4bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	695b      	ldr	r3, [r3, #20]
 800c4c2:	693a      	ldr	r2, [r7, #16]
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	699b      	ldr	r3, [r3, #24]
 800c4cc:	693a      	ldr	r2, [r7, #16]
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	685a      	ldr	r2, [r3, #4]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	697a      	ldr	r2, [r7, #20]
 800c4ea:	621a      	str	r2, [r3, #32]
}
 800c4ec:	bf00      	nop
 800c4ee:	371c      	adds	r7, #28
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr
 800c4f8:	40012c00 	.word	0x40012c00
 800c4fc:	50012c00 	.word	0x50012c00
 800c500:	40013400 	.word	0x40013400
 800c504:	50013400 	.word	0x50013400
 800c508:	40014000 	.word	0x40014000
 800c50c:	50014000 	.word	0x50014000
 800c510:	40014400 	.word	0x40014400
 800c514:	50014400 	.word	0x50014400
 800c518:	40014800 	.word	0x40014800
 800c51c:	50014800 	.word	0x50014800

0800c520 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c520:	b480      	push	{r7}
 800c522:	b087      	sub	sp, #28
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
 800c528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6a1b      	ldr	r3, [r3, #32]
 800c52e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6a1b      	ldr	r3, [r3, #32]
 800c534:	f023 0210 	bic.w	r2, r3, #16
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	685b      	ldr	r3, [r3, #4]
 800c540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	699b      	ldr	r3, [r3, #24]
 800c546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c54e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c55a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	021b      	lsls	r3, r3, #8
 800c562:	68fa      	ldr	r2, [r7, #12]
 800c564:	4313      	orrs	r3, r2
 800c566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c568:	697b      	ldr	r3, [r7, #20]
 800c56a:	f023 0320 	bic.w	r3, r3, #32
 800c56e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c570:	683b      	ldr	r3, [r7, #0]
 800c572:	689b      	ldr	r3, [r3, #8]
 800c574:	011b      	lsls	r3, r3, #4
 800c576:	697a      	ldr	r2, [r7, #20]
 800c578:	4313      	orrs	r3, r2
 800c57a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	4a37      	ldr	r2, [pc, #220]	@ (800c65c <TIM_OC2_SetConfig+0x13c>)
 800c580:	4293      	cmp	r3, r2
 800c582:	d00b      	beq.n	800c59c <TIM_OC2_SetConfig+0x7c>
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	4a36      	ldr	r2, [pc, #216]	@ (800c660 <TIM_OC2_SetConfig+0x140>)
 800c588:	4293      	cmp	r3, r2
 800c58a:	d007      	beq.n	800c59c <TIM_OC2_SetConfig+0x7c>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	4a35      	ldr	r2, [pc, #212]	@ (800c664 <TIM_OC2_SetConfig+0x144>)
 800c590:	4293      	cmp	r3, r2
 800c592:	d003      	beq.n	800c59c <TIM_OC2_SetConfig+0x7c>
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	4a34      	ldr	r2, [pc, #208]	@ (800c668 <TIM_OC2_SetConfig+0x148>)
 800c598:	4293      	cmp	r3, r2
 800c59a:	d10f      	bne.n	800c5bc <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6a1b      	ldr	r3, [r3, #32]
 800c5a0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c5a8:	697b      	ldr	r3, [r7, #20]
 800c5aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	68db      	ldr	r3, [r3, #12]
 800c5b4:	011b      	lsls	r3, r3, #4
 800c5b6:	697a      	ldr	r2, [r7, #20]
 800c5b8:	4313      	orrs	r3, r2
 800c5ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	4a27      	ldr	r2, [pc, #156]	@ (800c65c <TIM_OC2_SetConfig+0x13c>)
 800c5c0:	4293      	cmp	r3, r2
 800c5c2:	d023      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	4a26      	ldr	r2, [pc, #152]	@ (800c660 <TIM_OC2_SetConfig+0x140>)
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	d01f      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	4a25      	ldr	r2, [pc, #148]	@ (800c664 <TIM_OC2_SetConfig+0x144>)
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d01b      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a24      	ldr	r2, [pc, #144]	@ (800c668 <TIM_OC2_SetConfig+0x148>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d017      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a23      	ldr	r2, [pc, #140]	@ (800c66c <TIM_OC2_SetConfig+0x14c>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d013      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a22      	ldr	r2, [pc, #136]	@ (800c670 <TIM_OC2_SetConfig+0x150>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d00f      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	4a21      	ldr	r2, [pc, #132]	@ (800c674 <TIM_OC2_SetConfig+0x154>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d00b      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	4a20      	ldr	r2, [pc, #128]	@ (800c678 <TIM_OC2_SetConfig+0x158>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d007      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	4a1f      	ldr	r2, [pc, #124]	@ (800c67c <TIM_OC2_SetConfig+0x15c>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d003      	beq.n	800c60c <TIM_OC2_SetConfig+0xec>
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	4a1e      	ldr	r2, [pc, #120]	@ (800c680 <TIM_OC2_SetConfig+0x160>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	d113      	bne.n	800c634 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c612:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c61a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	695b      	ldr	r3, [r3, #20]
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	693a      	ldr	r2, [r7, #16]
 800c624:	4313      	orrs	r3, r2
 800c626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	009b      	lsls	r3, r3, #2
 800c62e:	693a      	ldr	r2, [r7, #16]
 800c630:	4313      	orrs	r3, r2
 800c632:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	693a      	ldr	r2, [r7, #16]
 800c638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	68fa      	ldr	r2, [r7, #12]
 800c63e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	685a      	ldr	r2, [r3, #4]
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	697a      	ldr	r2, [r7, #20]
 800c64c:	621a      	str	r2, [r3, #32]
}
 800c64e:	bf00      	nop
 800c650:	371c      	adds	r7, #28
 800c652:	46bd      	mov	sp, r7
 800c654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c658:	4770      	bx	lr
 800c65a:	bf00      	nop
 800c65c:	40012c00 	.word	0x40012c00
 800c660:	50012c00 	.word	0x50012c00
 800c664:	40013400 	.word	0x40013400
 800c668:	50013400 	.word	0x50013400
 800c66c:	40014000 	.word	0x40014000
 800c670:	50014000 	.word	0x50014000
 800c674:	40014400 	.word	0x40014400
 800c678:	50014400 	.word	0x50014400
 800c67c:	40014800 	.word	0x40014800
 800c680:	50014800 	.word	0x50014800

0800c684 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c684:	b480      	push	{r7}
 800c686:	b087      	sub	sp, #28
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6a1b      	ldr	r3, [r3, #32]
 800c692:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6a1b      	ldr	r3, [r3, #32]
 800c698:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	685b      	ldr	r3, [r3, #4]
 800c6a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	69db      	ldr	r3, [r3, #28]
 800c6aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	f023 0303 	bic.w	r3, r3, #3
 800c6be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	68fa      	ldr	r2, [r7, #12]
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c6d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	021b      	lsls	r3, r3, #8
 800c6d8:	697a      	ldr	r2, [r7, #20]
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a36      	ldr	r2, [pc, #216]	@ (800c7bc <TIM_OC3_SetConfig+0x138>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d00b      	beq.n	800c6fe <TIM_OC3_SetConfig+0x7a>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a35      	ldr	r2, [pc, #212]	@ (800c7c0 <TIM_OC3_SetConfig+0x13c>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d007      	beq.n	800c6fe <TIM_OC3_SetConfig+0x7a>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	4a34      	ldr	r2, [pc, #208]	@ (800c7c4 <TIM_OC3_SetConfig+0x140>)
 800c6f2:	4293      	cmp	r3, r2
 800c6f4:	d003      	beq.n	800c6fe <TIM_OC3_SetConfig+0x7a>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	4a33      	ldr	r2, [pc, #204]	@ (800c7c8 <TIM_OC3_SetConfig+0x144>)
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	d10f      	bne.n	800c71e <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6a1b      	ldr	r3, [r3, #32]
 800c702:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c710:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	68db      	ldr	r3, [r3, #12]
 800c716:	021b      	lsls	r3, r3, #8
 800c718:	697a      	ldr	r2, [r7, #20]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4a26      	ldr	r2, [pc, #152]	@ (800c7bc <TIM_OC3_SetConfig+0x138>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d023      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	4a25      	ldr	r2, [pc, #148]	@ (800c7c0 <TIM_OC3_SetConfig+0x13c>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d01f      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	4a24      	ldr	r2, [pc, #144]	@ (800c7c4 <TIM_OC3_SetConfig+0x140>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d01b      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	4a23      	ldr	r2, [pc, #140]	@ (800c7c8 <TIM_OC3_SetConfig+0x144>)
 800c73a:	4293      	cmp	r3, r2
 800c73c:	d017      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	4a22      	ldr	r2, [pc, #136]	@ (800c7cc <TIM_OC3_SetConfig+0x148>)
 800c742:	4293      	cmp	r3, r2
 800c744:	d013      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	4a21      	ldr	r2, [pc, #132]	@ (800c7d0 <TIM_OC3_SetConfig+0x14c>)
 800c74a:	4293      	cmp	r3, r2
 800c74c:	d00f      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	4a20      	ldr	r2, [pc, #128]	@ (800c7d4 <TIM_OC3_SetConfig+0x150>)
 800c752:	4293      	cmp	r3, r2
 800c754:	d00b      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	4a1f      	ldr	r2, [pc, #124]	@ (800c7d8 <TIM_OC3_SetConfig+0x154>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d007      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	4a1e      	ldr	r2, [pc, #120]	@ (800c7dc <TIM_OC3_SetConfig+0x158>)
 800c762:	4293      	cmp	r3, r2
 800c764:	d003      	beq.n	800c76e <TIM_OC3_SetConfig+0xea>
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	4a1d      	ldr	r2, [pc, #116]	@ (800c7e0 <TIM_OC3_SetConfig+0x15c>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d113      	bne.n	800c796 <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c76e:	693b      	ldr	r3, [r7, #16]
 800c770:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c77c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	695b      	ldr	r3, [r3, #20]
 800c782:	011b      	lsls	r3, r3, #4
 800c784:	693a      	ldr	r2, [r7, #16]
 800c786:	4313      	orrs	r3, r2
 800c788:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	699b      	ldr	r3, [r3, #24]
 800c78e:	011b      	lsls	r3, r3, #4
 800c790:	693a      	ldr	r2, [r7, #16]
 800c792:	4313      	orrs	r3, r2
 800c794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	693a      	ldr	r2, [r7, #16]
 800c79a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	68fa      	ldr	r2, [r7, #12]
 800c7a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	685a      	ldr	r2, [r3, #4]
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	697a      	ldr	r2, [r7, #20]
 800c7ae:	621a      	str	r2, [r3, #32]
}
 800c7b0:	bf00      	nop
 800c7b2:	371c      	adds	r7, #28
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ba:	4770      	bx	lr
 800c7bc:	40012c00 	.word	0x40012c00
 800c7c0:	50012c00 	.word	0x50012c00
 800c7c4:	40013400 	.word	0x40013400
 800c7c8:	50013400 	.word	0x50013400
 800c7cc:	40014000 	.word	0x40014000
 800c7d0:	50014000 	.word	0x50014000
 800c7d4:	40014400 	.word	0x40014400
 800c7d8:	50014400 	.word	0x50014400
 800c7dc:	40014800 	.word	0x40014800
 800c7e0:	50014800 	.word	0x50014800

0800c7e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b087      	sub	sp, #28
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6a1b      	ldr	r3, [r3, #32]
 800c7f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	6a1b      	ldr	r3, [r3, #32]
 800c7f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	685b      	ldr	r3, [r3, #4]
 800c804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	69db      	ldr	r3, [r3, #28]
 800c80a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c81e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	021b      	lsls	r3, r3, #8
 800c826:	68fa      	ldr	r2, [r7, #12]
 800c828:	4313      	orrs	r3, r2
 800c82a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c832:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	689b      	ldr	r3, [r3, #8]
 800c838:	031b      	lsls	r3, r3, #12
 800c83a:	697a      	ldr	r2, [r7, #20]
 800c83c:	4313      	orrs	r3, r2
 800c83e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	4a37      	ldr	r2, [pc, #220]	@ (800c920 <TIM_OC4_SetConfig+0x13c>)
 800c844:	4293      	cmp	r3, r2
 800c846:	d00b      	beq.n	800c860 <TIM_OC4_SetConfig+0x7c>
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	4a36      	ldr	r2, [pc, #216]	@ (800c924 <TIM_OC4_SetConfig+0x140>)
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d007      	beq.n	800c860 <TIM_OC4_SetConfig+0x7c>
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	4a35      	ldr	r2, [pc, #212]	@ (800c928 <TIM_OC4_SetConfig+0x144>)
 800c854:	4293      	cmp	r3, r2
 800c856:	d003      	beq.n	800c860 <TIM_OC4_SetConfig+0x7c>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	4a34      	ldr	r2, [pc, #208]	@ (800c92c <TIM_OC4_SetConfig+0x148>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d10f      	bne.n	800c880 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6a1b      	ldr	r3, [r3, #32]
 800c864:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	68db      	ldr	r3, [r3, #12]
 800c878:	031b      	lsls	r3, r3, #12
 800c87a:	697a      	ldr	r2, [r7, #20]
 800c87c:	4313      	orrs	r3, r2
 800c87e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	4a27      	ldr	r2, [pc, #156]	@ (800c920 <TIM_OC4_SetConfig+0x13c>)
 800c884:	4293      	cmp	r3, r2
 800c886:	d023      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	4a26      	ldr	r2, [pc, #152]	@ (800c924 <TIM_OC4_SetConfig+0x140>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d01f      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	4a25      	ldr	r2, [pc, #148]	@ (800c928 <TIM_OC4_SetConfig+0x144>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d01b      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	4a24      	ldr	r2, [pc, #144]	@ (800c92c <TIM_OC4_SetConfig+0x148>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	d017      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	4a23      	ldr	r2, [pc, #140]	@ (800c930 <TIM_OC4_SetConfig+0x14c>)
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d013      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	4a22      	ldr	r2, [pc, #136]	@ (800c934 <TIM_OC4_SetConfig+0x150>)
 800c8ac:	4293      	cmp	r3, r2
 800c8ae:	d00f      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	4a21      	ldr	r2, [pc, #132]	@ (800c938 <TIM_OC4_SetConfig+0x154>)
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	d00b      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	4a20      	ldr	r2, [pc, #128]	@ (800c93c <TIM_OC4_SetConfig+0x158>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d007      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	4a1f      	ldr	r2, [pc, #124]	@ (800c940 <TIM_OC4_SetConfig+0x15c>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d003      	beq.n	800c8d0 <TIM_OC4_SetConfig+0xec>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	4a1e      	ldr	r2, [pc, #120]	@ (800c944 <TIM_OC4_SetConfig+0x160>)
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d113      	bne.n	800c8f8 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c8d8:	693b      	ldr	r3, [r7, #16]
 800c8da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c8de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	695b      	ldr	r3, [r3, #20]
 800c8e4:	019b      	lsls	r3, r3, #6
 800c8e6:	693a      	ldr	r2, [r7, #16]
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	699b      	ldr	r3, [r3, #24]
 800c8f0:	019b      	lsls	r3, r3, #6
 800c8f2:	693a      	ldr	r2, [r7, #16]
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	693a      	ldr	r2, [r7, #16]
 800c8fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	68fa      	ldr	r2, [r7, #12]
 800c902:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	685a      	ldr	r2, [r3, #4]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	697a      	ldr	r2, [r7, #20]
 800c910:	621a      	str	r2, [r3, #32]
}
 800c912:	bf00      	nop
 800c914:	371c      	adds	r7, #28
 800c916:	46bd      	mov	sp, r7
 800c918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91c:	4770      	bx	lr
 800c91e:	bf00      	nop
 800c920:	40012c00 	.word	0x40012c00
 800c924:	50012c00 	.word	0x50012c00
 800c928:	40013400 	.word	0x40013400
 800c92c:	50013400 	.word	0x50013400
 800c930:	40014000 	.word	0x40014000
 800c934:	50014000 	.word	0x50014000
 800c938:	40014400 	.word	0x40014400
 800c93c:	50014400 	.word	0x50014400
 800c940:	40014800 	.word	0x40014800
 800c944:	50014800 	.word	0x50014800

0800c948 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c948:	b480      	push	{r7}
 800c94a:	b087      	sub	sp, #28
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	6a1b      	ldr	r3, [r3, #32]
 800c956:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	6a1b      	ldr	r3, [r3, #32]
 800c95c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	685b      	ldr	r3, [r3, #4]
 800c968:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c96e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c97a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	68fa      	ldr	r2, [r7, #12]
 800c982:	4313      	orrs	r3, r2
 800c984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c986:	693b      	ldr	r3, [r7, #16]
 800c988:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c98c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	689b      	ldr	r3, [r3, #8]
 800c992:	041b      	lsls	r3, r3, #16
 800c994:	693a      	ldr	r2, [r7, #16]
 800c996:	4313      	orrs	r3, r2
 800c998:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	4a21      	ldr	r2, [pc, #132]	@ (800ca24 <TIM_OC5_SetConfig+0xdc>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d023      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	4a20      	ldr	r2, [pc, #128]	@ (800ca28 <TIM_OC5_SetConfig+0xe0>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d01f      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	4a1f      	ldr	r2, [pc, #124]	@ (800ca2c <TIM_OC5_SetConfig+0xe4>)
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d01b      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	4a1e      	ldr	r2, [pc, #120]	@ (800ca30 <TIM_OC5_SetConfig+0xe8>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d017      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	4a1d      	ldr	r2, [pc, #116]	@ (800ca34 <TIM_OC5_SetConfig+0xec>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d013      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	4a1c      	ldr	r2, [pc, #112]	@ (800ca38 <TIM_OC5_SetConfig+0xf0>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d00f      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a1b      	ldr	r2, [pc, #108]	@ (800ca3c <TIM_OC5_SetConfig+0xf4>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d00b      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	4a1a      	ldr	r2, [pc, #104]	@ (800ca40 <TIM_OC5_SetConfig+0xf8>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d007      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a19      	ldr	r2, [pc, #100]	@ (800ca44 <TIM_OC5_SetConfig+0xfc>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d003      	beq.n	800c9ea <TIM_OC5_SetConfig+0xa2>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a18      	ldr	r2, [pc, #96]	@ (800ca48 <TIM_OC5_SetConfig+0x100>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d109      	bne.n	800c9fe <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c9f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	695b      	ldr	r3, [r3, #20]
 800c9f6:	021b      	lsls	r3, r3, #8
 800c9f8:	697a      	ldr	r2, [r7, #20]
 800c9fa:	4313      	orrs	r3, r2
 800c9fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	697a      	ldr	r2, [r7, #20]
 800ca02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	68fa      	ldr	r2, [r7, #12]
 800ca08:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	685a      	ldr	r2, [r3, #4]
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	693a      	ldr	r2, [r7, #16]
 800ca16:	621a      	str	r2, [r3, #32]
}
 800ca18:	bf00      	nop
 800ca1a:	371c      	adds	r7, #28
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr
 800ca24:	40012c00 	.word	0x40012c00
 800ca28:	50012c00 	.word	0x50012c00
 800ca2c:	40013400 	.word	0x40013400
 800ca30:	50013400 	.word	0x50013400
 800ca34:	40014000 	.word	0x40014000
 800ca38:	50014000 	.word	0x50014000
 800ca3c:	40014400 	.word	0x40014400
 800ca40:	50014400 	.word	0x50014400
 800ca44:	40014800 	.word	0x40014800
 800ca48:	50014800 	.word	0x50014800

0800ca4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b087      	sub	sp, #28
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
 800ca54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6a1b      	ldr	r3, [r3, #32]
 800ca5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	6a1b      	ldr	r3, [r3, #32]
 800ca60:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	685b      	ldr	r3, [r3, #4]
 800ca6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ca7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	021b      	lsls	r3, r3, #8
 800ca86:	68fa      	ldr	r2, [r7, #12]
 800ca88:	4313      	orrs	r3, r2
 800ca8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ca8c:	693b      	ldr	r3, [r7, #16]
 800ca8e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	689b      	ldr	r3, [r3, #8]
 800ca98:	051b      	lsls	r3, r3, #20
 800ca9a:	693a      	ldr	r2, [r7, #16]
 800ca9c:	4313      	orrs	r3, r2
 800ca9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	4a22      	ldr	r2, [pc, #136]	@ (800cb2c <TIM_OC6_SetConfig+0xe0>)
 800caa4:	4293      	cmp	r3, r2
 800caa6:	d023      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	4a21      	ldr	r2, [pc, #132]	@ (800cb30 <TIM_OC6_SetConfig+0xe4>)
 800caac:	4293      	cmp	r3, r2
 800caae:	d01f      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	4a20      	ldr	r2, [pc, #128]	@ (800cb34 <TIM_OC6_SetConfig+0xe8>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d01b      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	4a1f      	ldr	r2, [pc, #124]	@ (800cb38 <TIM_OC6_SetConfig+0xec>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d017      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	4a1e      	ldr	r2, [pc, #120]	@ (800cb3c <TIM_OC6_SetConfig+0xf0>)
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d013      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	4a1d      	ldr	r2, [pc, #116]	@ (800cb40 <TIM_OC6_SetConfig+0xf4>)
 800cacc:	4293      	cmp	r3, r2
 800cace:	d00f      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	4a1c      	ldr	r2, [pc, #112]	@ (800cb44 <TIM_OC6_SetConfig+0xf8>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d00b      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	4a1b      	ldr	r2, [pc, #108]	@ (800cb48 <TIM_OC6_SetConfig+0xfc>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d007      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	4a1a      	ldr	r2, [pc, #104]	@ (800cb4c <TIM_OC6_SetConfig+0x100>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d003      	beq.n	800caf0 <TIM_OC6_SetConfig+0xa4>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	4a19      	ldr	r2, [pc, #100]	@ (800cb50 <TIM_OC6_SetConfig+0x104>)
 800caec:	4293      	cmp	r3, r2
 800caee:	d109      	bne.n	800cb04 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800caf6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	695b      	ldr	r3, [r3, #20]
 800cafc:	029b      	lsls	r3, r3, #10
 800cafe:	697a      	ldr	r2, [r7, #20]
 800cb00:	4313      	orrs	r3, r2
 800cb02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	697a      	ldr	r2, [r7, #20]
 800cb08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	68fa      	ldr	r2, [r7, #12]
 800cb0e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	685a      	ldr	r2, [r3, #4]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	693a      	ldr	r2, [r7, #16]
 800cb1c:	621a      	str	r2, [r3, #32]
}
 800cb1e:	bf00      	nop
 800cb20:	371c      	adds	r7, #28
 800cb22:	46bd      	mov	sp, r7
 800cb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb28:	4770      	bx	lr
 800cb2a:	bf00      	nop
 800cb2c:	40012c00 	.word	0x40012c00
 800cb30:	50012c00 	.word	0x50012c00
 800cb34:	40013400 	.word	0x40013400
 800cb38:	50013400 	.word	0x50013400
 800cb3c:	40014000 	.word	0x40014000
 800cb40:	50014000 	.word	0x50014000
 800cb44:	40014400 	.word	0x40014400
 800cb48:	50014400 	.word	0x50014400
 800cb4c:	40014800 	.word	0x40014800
 800cb50:	50014800 	.word	0x50014800

0800cb54 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800cb54:	b480      	push	{r7}
 800cb56:	b087      	sub	sp, #28
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	60f8      	str	r0, [r7, #12]
 800cb5c:	60b9      	str	r1, [r7, #8]
 800cb5e:	607a      	str	r2, [r7, #4]
 800cb60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	6a1b      	ldr	r3, [r3, #32]
 800cb66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	6a1b      	ldr	r3, [r3, #32]
 800cb6c:	f023 0201 	bic.w	r2, r3, #1
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	4a4d      	ldr	r2, [pc, #308]	@ (800ccac <TIM_TI1_SetConfig+0x158>)
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d023      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	4a4c      	ldr	r2, [pc, #304]	@ (800ccb0 <TIM_TI1_SetConfig+0x15c>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d01f      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	4a4b      	ldr	r2, [pc, #300]	@ (800ccb4 <TIM_TI1_SetConfig+0x160>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d01b      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	4a4a      	ldr	r2, [pc, #296]	@ (800ccb8 <TIM_TI1_SetConfig+0x164>)
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d017      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	4a49      	ldr	r2, [pc, #292]	@ (800ccbc <TIM_TI1_SetConfig+0x168>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d013      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	4a48      	ldr	r2, [pc, #288]	@ (800ccc0 <TIM_TI1_SetConfig+0x16c>)
 800cba0:	4293      	cmp	r3, r2
 800cba2:	d00f      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	4a47      	ldr	r2, [pc, #284]	@ (800ccc4 <TIM_TI1_SetConfig+0x170>)
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	d00b      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	4a46      	ldr	r2, [pc, #280]	@ (800ccc8 <TIM_TI1_SetConfig+0x174>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d007      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	4a45      	ldr	r2, [pc, #276]	@ (800cccc <TIM_TI1_SetConfig+0x178>)
 800cbb8:	4293      	cmp	r3, r2
 800cbba:	d003      	beq.n	800cbc4 <TIM_TI1_SetConfig+0x70>
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	4a44      	ldr	r2, [pc, #272]	@ (800ccd0 <TIM_TI1_SetConfig+0x17c>)
 800cbc0:	4293      	cmp	r3, r2
 800cbc2:	d105      	bne.n	800cbd0 <TIM_TI1_SetConfig+0x7c>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	6a1b      	ldr	r3, [r3, #32]
 800cbc8:	f023 0204 	bic.w	r2, r3, #4
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	699b      	ldr	r3, [r3, #24]
 800cbd4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	4a34      	ldr	r2, [pc, #208]	@ (800ccac <TIM_TI1_SetConfig+0x158>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d033      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	4a33      	ldr	r2, [pc, #204]	@ (800ccb0 <TIM_TI1_SetConfig+0x15c>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d02f      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbec:	d02b      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cbf4:	d027      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	4a36      	ldr	r2, [pc, #216]	@ (800ccd4 <TIM_TI1_SetConfig+0x180>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d023      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	4a35      	ldr	r2, [pc, #212]	@ (800ccd8 <TIM_TI1_SetConfig+0x184>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d01f      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	4a34      	ldr	r2, [pc, #208]	@ (800ccdc <TIM_TI1_SetConfig+0x188>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d01b      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	4a33      	ldr	r2, [pc, #204]	@ (800cce0 <TIM_TI1_SetConfig+0x18c>)
 800cc12:	4293      	cmp	r3, r2
 800cc14:	d017      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	4a32      	ldr	r2, [pc, #200]	@ (800cce4 <TIM_TI1_SetConfig+0x190>)
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d013      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	4a31      	ldr	r2, [pc, #196]	@ (800cce8 <TIM_TI1_SetConfig+0x194>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d00f      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	4a22      	ldr	r2, [pc, #136]	@ (800ccb4 <TIM_TI1_SetConfig+0x160>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d00b      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	4a21      	ldr	r2, [pc, #132]	@ (800ccb8 <TIM_TI1_SetConfig+0x164>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d007      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	4a20      	ldr	r2, [pc, #128]	@ (800ccbc <TIM_TI1_SetConfig+0x168>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d003      	beq.n	800cc46 <TIM_TI1_SetConfig+0xf2>
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	4a1f      	ldr	r2, [pc, #124]	@ (800ccc0 <TIM_TI1_SetConfig+0x16c>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d101      	bne.n	800cc4a <TIM_TI1_SetConfig+0xf6>
 800cc46:	2301      	movs	r3, #1
 800cc48:	e000      	b.n	800cc4c <TIM_TI1_SetConfig+0xf8>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d008      	beq.n	800cc62 <TIM_TI1_SetConfig+0x10e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	f023 0303 	bic.w	r3, r3, #3
 800cc56:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800cc58:	697a      	ldr	r2, [r7, #20]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	617b      	str	r3, [r7, #20]
 800cc60:	e003      	b.n	800cc6a <TIM_TI1_SetConfig+0x116>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cc62:	697b      	ldr	r3, [r7, #20]
 800cc64:	f043 0301 	orr.w	r3, r3, #1
 800cc68:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	011b      	lsls	r3, r3, #4
 800cc76:	b2db      	uxtb	r3, r3
 800cc78:	697a      	ldr	r2, [r7, #20]
 800cc7a:	4313      	orrs	r3, r2
 800cc7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	f023 030a 	bic.w	r3, r3, #10
 800cc84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	f003 030a 	and.w	r3, r3, #10
 800cc8c:	693a      	ldr	r2, [r7, #16]
 800cc8e:	4313      	orrs	r3, r2
 800cc90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	697a      	ldr	r2, [r7, #20]
 800cc96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	693a      	ldr	r2, [r7, #16]
 800cc9c:	621a      	str	r2, [r3, #32]
}
 800cc9e:	bf00      	nop
 800cca0:	371c      	adds	r7, #28
 800cca2:	46bd      	mov	sp, r7
 800cca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca8:	4770      	bx	lr
 800ccaa:	bf00      	nop
 800ccac:	40012c00 	.word	0x40012c00
 800ccb0:	50012c00 	.word	0x50012c00
 800ccb4:	40013400 	.word	0x40013400
 800ccb8:	50013400 	.word	0x50013400
 800ccbc:	40014000 	.word	0x40014000
 800ccc0:	50014000 	.word	0x50014000
 800ccc4:	40014400 	.word	0x40014400
 800ccc8:	50014400 	.word	0x50014400
 800cccc:	40014800 	.word	0x40014800
 800ccd0:	50014800 	.word	0x50014800
 800ccd4:	40000400 	.word	0x40000400
 800ccd8:	50000400 	.word	0x50000400
 800ccdc:	40000800 	.word	0x40000800
 800cce0:	50000800 	.word	0x50000800
 800cce4:	40000c00 	.word	0x40000c00
 800cce8:	50000c00 	.word	0x50000c00

0800ccec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b087      	sub	sp, #28
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	60f8      	str	r0, [r7, #12]
 800ccf4:	60b9      	str	r1, [r7, #8]
 800ccf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	6a1b      	ldr	r3, [r3, #32]
 800ccfc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	6a1b      	ldr	r3, [r3, #32]
 800cd02:	f023 0201 	bic.w	r2, r3, #1
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	4a26      	ldr	r2, [pc, #152]	@ (800cda8 <TIM_TI1_ConfigInputStage+0xbc>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d023      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	4a25      	ldr	r2, [pc, #148]	@ (800cdac <TIM_TI1_ConfigInputStage+0xc0>)
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d01f      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	4a24      	ldr	r2, [pc, #144]	@ (800cdb0 <TIM_TI1_ConfigInputStage+0xc4>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d01b      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	4a23      	ldr	r2, [pc, #140]	@ (800cdb4 <TIM_TI1_ConfigInputStage+0xc8>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d017      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	4a22      	ldr	r2, [pc, #136]	@ (800cdb8 <TIM_TI1_ConfigInputStage+0xcc>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d013      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	4a21      	ldr	r2, [pc, #132]	@ (800cdbc <TIM_TI1_ConfigInputStage+0xd0>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d00f      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	4a20      	ldr	r2, [pc, #128]	@ (800cdc0 <TIM_TI1_ConfigInputStage+0xd4>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d00b      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	4a1f      	ldr	r2, [pc, #124]	@ (800cdc4 <TIM_TI1_ConfigInputStage+0xd8>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d007      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	4a1e      	ldr	r2, [pc, #120]	@ (800cdc8 <TIM_TI1_ConfigInputStage+0xdc>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d003      	beq.n	800cd5a <TIM_TI1_ConfigInputStage+0x6e>
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	4a1d      	ldr	r2, [pc, #116]	@ (800cdcc <TIM_TI1_ConfigInputStage+0xe0>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d105      	bne.n	800cd66 <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	6a1b      	ldr	r3, [r3, #32]
 800cd5e:	f023 0204 	bic.w	r2, r3, #4
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	699b      	ldr	r3, [r3, #24]
 800cd6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cd72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	011b      	lsls	r3, r3, #4
 800cd78:	693a      	ldr	r2, [r7, #16]
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f023 030a 	bic.w	r3, r3, #10
 800cd84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cd86:	697a      	ldr	r2, [r7, #20]
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	693a      	ldr	r2, [r7, #16]
 800cd92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	697a      	ldr	r2, [r7, #20]
 800cd98:	621a      	str	r2, [r3, #32]
}
 800cd9a:	bf00      	nop
 800cd9c:	371c      	adds	r7, #28
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr
 800cda6:	bf00      	nop
 800cda8:	40012c00 	.word	0x40012c00
 800cdac:	50012c00 	.word	0x50012c00
 800cdb0:	40013400 	.word	0x40013400
 800cdb4:	50013400 	.word	0x50013400
 800cdb8:	40014000 	.word	0x40014000
 800cdbc:	50014000 	.word	0x50014000
 800cdc0:	40014400 	.word	0x40014400
 800cdc4:	50014400 	.word	0x50014400
 800cdc8:	40014800 	.word	0x40014800
 800cdcc:	50014800 	.word	0x50014800

0800cdd0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b087      	sub	sp, #28
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	60f8      	str	r0, [r7, #12]
 800cdd8:	60b9      	str	r1, [r7, #8]
 800cdda:	607a      	str	r2, [r7, #4]
 800cddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	6a1b      	ldr	r3, [r3, #32]
 800cde2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	6a1b      	ldr	r3, [r3, #32]
 800cde8:	f023 0210 	bic.w	r2, r3, #16
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	4a21      	ldr	r2, [pc, #132]	@ (800ce78 <TIM_TI2_SetConfig+0xa8>)
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d00b      	beq.n	800ce10 <TIM_TI2_SetConfig+0x40>
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	4a20      	ldr	r2, [pc, #128]	@ (800ce7c <TIM_TI2_SetConfig+0xac>)
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d007      	beq.n	800ce10 <TIM_TI2_SetConfig+0x40>
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	4a1f      	ldr	r2, [pc, #124]	@ (800ce80 <TIM_TI2_SetConfig+0xb0>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d003      	beq.n	800ce10 <TIM_TI2_SetConfig+0x40>
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	4a1e      	ldr	r2, [pc, #120]	@ (800ce84 <TIM_TI2_SetConfig+0xb4>)
 800ce0c:	4293      	cmp	r3, r2
 800ce0e:	d105      	bne.n	800ce1c <TIM_TI2_SetConfig+0x4c>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	6a1b      	ldr	r3, [r3, #32]
 800ce14:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	699b      	ldr	r3, [r3, #24]
 800ce20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	021b      	lsls	r3, r3, #8
 800ce2e:	693a      	ldr	r2, [r7, #16]
 800ce30:	4313      	orrs	r3, r2
 800ce32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ce3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	031b      	lsls	r3, r3, #12
 800ce40:	b29b      	uxth	r3, r3
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ce4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	011b      	lsls	r3, r3, #4
 800ce54:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800ce58:	697a      	ldr	r2, [r7, #20]
 800ce5a:	4313      	orrs	r3, r2
 800ce5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	693a      	ldr	r2, [r7, #16]
 800ce62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	697a      	ldr	r2, [r7, #20]
 800ce68:	621a      	str	r2, [r3, #32]
}
 800ce6a:	bf00      	nop
 800ce6c:	371c      	adds	r7, #28
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce74:	4770      	bx	lr
 800ce76:	bf00      	nop
 800ce78:	40012c00 	.word	0x40012c00
 800ce7c:	50012c00 	.word	0x50012c00
 800ce80:	40013400 	.word	0x40013400
 800ce84:	50013400 	.word	0x50013400

0800ce88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b087      	sub	sp, #28
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	60b9      	str	r1, [r7, #8]
 800ce92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	6a1b      	ldr	r3, [r3, #32]
 800ce98:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	6a1b      	ldr	r3, [r3, #32]
 800ce9e:	f023 0210 	bic.w	r2, r3, #16
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	4a1a      	ldr	r2, [pc, #104]	@ (800cf14 <TIM_TI2_ConfigInputStage+0x8c>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d00b      	beq.n	800cec6 <TIM_TI2_ConfigInputStage+0x3e>
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	4a19      	ldr	r2, [pc, #100]	@ (800cf18 <TIM_TI2_ConfigInputStage+0x90>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d007      	beq.n	800cec6 <TIM_TI2_ConfigInputStage+0x3e>
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	4a18      	ldr	r2, [pc, #96]	@ (800cf1c <TIM_TI2_ConfigInputStage+0x94>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d003      	beq.n	800cec6 <TIM_TI2_ConfigInputStage+0x3e>
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	4a17      	ldr	r2, [pc, #92]	@ (800cf20 <TIM_TI2_ConfigInputStage+0x98>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d105      	bne.n	800ced2 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	6a1b      	ldr	r3, [r3, #32]
 800ceca:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	699b      	ldr	r3, [r3, #24]
 800ced6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	031b      	lsls	r3, r3, #12
 800cee4:	693a      	ldr	r2, [r7, #16]
 800cee6:	4313      	orrs	r3, r2
 800cee8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cef0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cef2:	68bb      	ldr	r3, [r7, #8]
 800cef4:	011b      	lsls	r3, r3, #4
 800cef6:	697a      	ldr	r2, [r7, #20]
 800cef8:	4313      	orrs	r3, r2
 800cefa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	693a      	ldr	r2, [r7, #16]
 800cf00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	697a      	ldr	r2, [r7, #20]
 800cf06:	621a      	str	r2, [r3, #32]
}
 800cf08:	bf00      	nop
 800cf0a:	371c      	adds	r7, #28
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf12:	4770      	bx	lr
 800cf14:	40012c00 	.word	0x40012c00
 800cf18:	50012c00 	.word	0x50012c00
 800cf1c:	40013400 	.word	0x40013400
 800cf20:	50013400 	.word	0x50013400

0800cf24 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cf24:	b480      	push	{r7}
 800cf26:	b087      	sub	sp, #28
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	60f8      	str	r0, [r7, #12]
 800cf2c:	60b9      	str	r1, [r7, #8]
 800cf2e:	607a      	str	r2, [r7, #4]
 800cf30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	6a1b      	ldr	r3, [r3, #32]
 800cf36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	6a1b      	ldr	r3, [r3, #32]
 800cf3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	4a20      	ldr	r2, [pc, #128]	@ (800cfc8 <TIM_TI3_SetConfig+0xa4>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d00b      	beq.n	800cf64 <TIM_TI3_SetConfig+0x40>
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	4a1f      	ldr	r2, [pc, #124]	@ (800cfcc <TIM_TI3_SetConfig+0xa8>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d007      	beq.n	800cf64 <TIM_TI3_SetConfig+0x40>
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	4a1e      	ldr	r2, [pc, #120]	@ (800cfd0 <TIM_TI3_SetConfig+0xac>)
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d003      	beq.n	800cf64 <TIM_TI3_SetConfig+0x40>
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	4a1d      	ldr	r2, [pc, #116]	@ (800cfd4 <TIM_TI3_SetConfig+0xb0>)
 800cf60:	4293      	cmp	r3, r2
 800cf62:	d105      	bne.n	800cf70 <TIM_TI3_SetConfig+0x4c>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	6a1b      	ldr	r3, [r3, #32]
 800cf68:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	69db      	ldr	r3, [r3, #28]
 800cf74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	f023 0303 	bic.w	r3, r3, #3
 800cf7c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800cf7e:	693a      	ldr	r2, [r7, #16]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	4313      	orrs	r3, r2
 800cf84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800cf86:	693b      	ldr	r3, [r7, #16]
 800cf88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cf8c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	011b      	lsls	r3, r3, #4
 800cf92:	b2db      	uxtb	r3, r3
 800cf94:	693a      	ldr	r2, [r7, #16]
 800cf96:	4313      	orrs	r3, r2
 800cf98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800cfa0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	021b      	lsls	r3, r3, #8
 800cfa6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800cfaa:	697a      	ldr	r2, [r7, #20]
 800cfac:	4313      	orrs	r3, r2
 800cfae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	693a      	ldr	r2, [r7, #16]
 800cfb4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	697a      	ldr	r2, [r7, #20]
 800cfba:	621a      	str	r2, [r3, #32]
}
 800cfbc:	bf00      	nop
 800cfbe:	371c      	adds	r7, #28
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr
 800cfc8:	40012c00 	.word	0x40012c00
 800cfcc:	50012c00 	.word	0x50012c00
 800cfd0:	40013400 	.word	0x40013400
 800cfd4:	50013400 	.word	0x50013400

0800cfd8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cfd8:	b480      	push	{r7}
 800cfda:	b087      	sub	sp, #28
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	60f8      	str	r0, [r7, #12]
 800cfe0:	60b9      	str	r1, [r7, #8]
 800cfe2:	607a      	str	r2, [r7, #4]
 800cfe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	6a1b      	ldr	r3, [r3, #32]
 800cfea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	6a1b      	ldr	r3, [r3, #32]
 800cff0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 4N: Reset the CC4NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	4a21      	ldr	r2, [pc, #132]	@ (800d080 <TIM_TI4_SetConfig+0xa8>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d00b      	beq.n	800d018 <TIM_TI4_SetConfig+0x40>
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	4a20      	ldr	r2, [pc, #128]	@ (800d084 <TIM_TI4_SetConfig+0xac>)
 800d004:	4293      	cmp	r3, r2
 800d006:	d007      	beq.n	800d018 <TIM_TI4_SetConfig+0x40>
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	4a1f      	ldr	r2, [pc, #124]	@ (800d088 <TIM_TI4_SetConfig+0xb0>)
 800d00c:	4293      	cmp	r3, r2
 800d00e:	d003      	beq.n	800d018 <TIM_TI4_SetConfig+0x40>
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	4a1e      	ldr	r2, [pc, #120]	@ (800d08c <TIM_TI4_SetConfig+0xb4>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d105      	bne.n	800d024 <TIM_TI4_SetConfig+0x4c>
  {
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	6a1b      	ldr	r3, [r3, #32]
 800d01c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	69db      	ldr	r3, [r3, #28]
 800d028:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d030:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	021b      	lsls	r3, r3, #8
 800d036:	693a      	ldr	r2, [r7, #16]
 800d038:	4313      	orrs	r3, r2
 800d03a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d042:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	031b      	lsls	r3, r3, #12
 800d048:	b29b      	uxth	r3, r3
 800d04a:	693a      	ldr	r2, [r7, #16]
 800d04c:	4313      	orrs	r3, r2
 800d04e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d050:	697b      	ldr	r3, [r7, #20]
 800d052:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d056:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	031b      	lsls	r3, r3, #12
 800d05c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d060:	697a      	ldr	r2, [r7, #20]
 800d062:	4313      	orrs	r3, r2
 800d064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	693a      	ldr	r2, [r7, #16]
 800d06a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	697a      	ldr	r2, [r7, #20]
 800d070:	621a      	str	r2, [r3, #32]
}
 800d072:	bf00      	nop
 800d074:	371c      	adds	r7, #28
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	40012c00 	.word	0x40012c00
 800d084:	50012c00 	.word	0x50012c00
 800d088:	40013400 	.word	0x40013400
 800d08c:	50013400 	.word	0x50013400

0800d090 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d090:	b480      	push	{r7}
 800d092:	b085      	sub	sp, #20
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
 800d098:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	689b      	ldr	r3, [r3, #8]
 800d09e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d0a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0aa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d0ac:	683a      	ldr	r2, [r7, #0]
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	f043 0307 	orr.w	r3, r3, #7
 800d0b6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	68fa      	ldr	r2, [r7, #12]
 800d0bc:	609a      	str	r2, [r3, #8]
}
 800d0be:	bf00      	nop
 800d0c0:	3714      	adds	r7, #20
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c8:	4770      	bx	lr

0800d0ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d0ca:	b480      	push	{r7}
 800d0cc:	b087      	sub	sp, #28
 800d0ce:	af00      	add	r7, sp, #0
 800d0d0:	60f8      	str	r0, [r7, #12]
 800d0d2:	60b9      	str	r1, [r7, #8]
 800d0d4:	607a      	str	r2, [r7, #4]
 800d0d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	689b      	ldr	r3, [r3, #8]
 800d0dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d0e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	021a      	lsls	r2, r3, #8
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	431a      	orrs	r2, r3
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	697a      	ldr	r2, [r7, #20]
 800d0f4:	4313      	orrs	r3, r2
 800d0f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	697a      	ldr	r2, [r7, #20]
 800d0fc:	609a      	str	r2, [r3, #8]
}
 800d0fe:	bf00      	nop
 800d100:	371c      	adds	r7, #28
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr

0800d10a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d10a:	b480      	push	{r7}
 800d10c:	b087      	sub	sp, #28
 800d10e:	af00      	add	r7, sp, #0
 800d110:	60f8      	str	r0, [r7, #12]
 800d112:	60b9      	str	r1, [r7, #8]
 800d114:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d116:	68bb      	ldr	r3, [r7, #8]
 800d118:	f003 031f 	and.w	r3, r3, #31
 800d11c:	2201      	movs	r2, #1
 800d11e:	fa02 f303 	lsl.w	r3, r2, r3
 800d122:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	6a1a      	ldr	r2, [r3, #32]
 800d128:	697b      	ldr	r3, [r7, #20]
 800d12a:	43db      	mvns	r3, r3
 800d12c:	401a      	ands	r2, r3
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	6a1a      	ldr	r2, [r3, #32]
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	f003 031f 	and.w	r3, r3, #31
 800d13c:	6879      	ldr	r1, [r7, #4]
 800d13e:	fa01 f303 	lsl.w	r3, r1, r3
 800d142:	431a      	orrs	r2, r3
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	621a      	str	r2, [r3, #32]
}
 800d148:	bf00      	nop
 800d14a:	371c      	adds	r7, #28
 800d14c:	46bd      	mov	sp, r7
 800d14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d152:	4770      	bx	lr

0800d154 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d154:	b480      	push	{r7}
 800d156:	b085      	sub	sp, #20
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
 800d15c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d164:	2b01      	cmp	r3, #1
 800d166:	d101      	bne.n	800d16c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d168:	2302      	movs	r3, #2
 800d16a:	e097      	b.n	800d29c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2202      	movs	r2, #2
 800d178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	685b      	ldr	r3, [r3, #4]
 800d182:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	689b      	ldr	r3, [r3, #8]
 800d18a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a45      	ldr	r2, [pc, #276]	@ (800d2a8 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d00e      	beq.n	800d1b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a44      	ldr	r2, [pc, #272]	@ (800d2ac <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d009      	beq.n	800d1b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a42      	ldr	r2, [pc, #264]	@ (800d2b0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	d004      	beq.n	800d1b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	4a41      	ldr	r2, [pc, #260]	@ (800d2b4 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	d108      	bne.n	800d1c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d1ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	68fa      	ldr	r2, [r7, #12]
 800d1c2:	4313      	orrs	r3, r2
 800d1c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d1cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	68fa      	ldr	r2, [r7, #12]
 800d1d8:	4313      	orrs	r3, r2
 800d1da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	68fa      	ldr	r2, [r7, #12]
 800d1e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a2f      	ldr	r2, [pc, #188]	@ (800d2a8 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d040      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a2e      	ldr	r2, [pc, #184]	@ (800d2ac <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d03b      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d200:	d036      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d20a:	d031      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	4a29      	ldr	r2, [pc, #164]	@ (800d2b8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800d212:	4293      	cmp	r3, r2
 800d214:	d02c      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4a28      	ldr	r2, [pc, #160]	@ (800d2bc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d027      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4a26      	ldr	r2, [pc, #152]	@ (800d2c0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d022      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	4a25      	ldr	r2, [pc, #148]	@ (800d2c4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800d230:	4293      	cmp	r3, r2
 800d232:	d01d      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	4a23      	ldr	r2, [pc, #140]	@ (800d2c8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	d018      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	4a22      	ldr	r2, [pc, #136]	@ (800d2cc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800d244:	4293      	cmp	r3, r2
 800d246:	d013      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	4a18      	ldr	r2, [pc, #96]	@ (800d2b0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d00e      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	4a17      	ldr	r2, [pc, #92]	@ (800d2b4 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800d258:	4293      	cmp	r3, r2
 800d25a:	d009      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	4a1b      	ldr	r2, [pc, #108]	@ (800d2d0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800d262:	4293      	cmp	r3, r2
 800d264:	d004      	beq.n	800d270 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4a1a      	ldr	r2, [pc, #104]	@ (800d2d4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800d26c:	4293      	cmp	r3, r2
 800d26e:	d10c      	bne.n	800d28a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d270:	68bb      	ldr	r3, [r7, #8]
 800d272:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d276:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	689b      	ldr	r3, [r3, #8]
 800d27c:	68ba      	ldr	r2, [r7, #8]
 800d27e:	4313      	orrs	r3, r2
 800d280:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	68ba      	ldr	r2, [r7, #8]
 800d288:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2201      	movs	r2, #1
 800d28e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2200      	movs	r2, #0
 800d296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d29a:	2300      	movs	r3, #0
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3714      	adds	r7, #20
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr
 800d2a8:	40012c00 	.word	0x40012c00
 800d2ac:	50012c00 	.word	0x50012c00
 800d2b0:	40013400 	.word	0x40013400
 800d2b4:	50013400 	.word	0x50013400
 800d2b8:	40000400 	.word	0x40000400
 800d2bc:	50000400 	.word	0x50000400
 800d2c0:	40000800 	.word	0x40000800
 800d2c4:	50000800 	.word	0x50000800
 800d2c8:	40000c00 	.word	0x40000c00
 800d2cc:	50000c00 	.word	0x50000c00
 800d2d0:	40014000 	.word	0x40014000
 800d2d4:	50014000 	.word	0x50014000

0800d2d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	b083      	sub	sp, #12
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d2e0:	bf00      	nop
 800d2e2:	370c      	adds	r7, #12
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ea:	4770      	bx	lr

0800d2ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d2ec:	b480      	push	{r7}
 800d2ee:	b083      	sub	sp, #12
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d2f4:	bf00      	nop
 800d2f6:	370c      	adds	r7, #12
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fe:	4770      	bx	lr

0800d300 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d300:	b480      	push	{r7}
 800d302:	b083      	sub	sp, #12
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d308:	bf00      	nop
 800d30a:	370c      	adds	r7, #12
 800d30c:	46bd      	mov	sp, r7
 800d30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d312:	4770      	bx	lr

0800d314 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d314:	b480      	push	{r7}
 800d316:	b083      	sub	sp, #12
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d31c:	bf00      	nop
 800d31e:	370c      	adds	r7, #12
 800d320:	46bd      	mov	sp, r7
 800d322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d326:	4770      	bx	lr

0800d328 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d328:	b480      	push	{r7}
 800d32a:	b083      	sub	sp, #12
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d330:	bf00      	nop
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr

0800d33c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d344:	bf00      	nop
 800d346:	370c      	adds	r7, #12
 800d348:	46bd      	mov	sp, r7
 800d34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34e:	4770      	bx	lr

0800d350 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d350:	b480      	push	{r7}
 800d352:	b083      	sub	sp, #12
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d358:	bf00      	nop
 800d35a:	370c      	adds	r7, #12
 800d35c:	46bd      	mov	sp, r7
 800d35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d362:	4770      	bx	lr

0800d364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b082      	sub	sp, #8
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d101      	bne.n	800d376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d372:	2301      	movs	r3, #1
 800d374:	e042      	b.n	800d3fc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d106      	bne.n	800d38e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	2200      	movs	r2, #0
 800d384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f7f5 f887 	bl	800249c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2224      	movs	r2, #36	@ 0x24
 800d392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	681a      	ldr	r2, [r3, #0]
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f022 0201 	bic.w	r2, r2, #1
 800d3a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d002      	beq.n	800d3b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f000 fdaa 	bl	800df08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f000 fbf9 	bl	800dbac <UART_SetConfig>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	2b01      	cmp	r3, #1
 800d3be:	d101      	bne.n	800d3c4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d3c0:	2301      	movs	r3, #1
 800d3c2:	e01b      	b.n	800d3fc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	685a      	ldr	r2, [r3, #4]
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d3d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	689a      	ldr	r2, [r3, #8]
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d3e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	681a      	ldr	r2, [r3, #0]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f042 0201 	orr.w	r2, r2, #1
 800d3f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f000 fe29 	bl	800e04c <UART_CheckIdleState>
 800d3fa:	4603      	mov	r3, r0
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}

0800d404 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b08a      	sub	sp, #40	@ 0x28
 800d408:	af02      	add	r7, sp, #8
 800d40a:	60f8      	str	r0, [r7, #12]
 800d40c:	60b9      	str	r1, [r7, #8]
 800d40e:	603b      	str	r3, [r7, #0]
 800d410:	4613      	mov	r3, r2
 800d412:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d41a:	2b20      	cmp	r3, #32
 800d41c:	d17b      	bne.n	800d516 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d002      	beq.n	800d42a <HAL_UART_Transmit+0x26>
 800d424:	88fb      	ldrh	r3, [r7, #6]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d101      	bne.n	800d42e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d42a:	2301      	movs	r3, #1
 800d42c:	e074      	b.n	800d518 <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	2200      	movs	r2, #0
 800d432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	2221      	movs	r2, #33	@ 0x21
 800d43a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d43e:	f7f5 fe7b 	bl	8003138 <HAL_GetTick>
 800d442:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	88fa      	ldrh	r2, [r7, #6]
 800d448:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	88fa      	ldrh	r2, [r7, #6]
 800d450:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d45c:	d108      	bne.n	800d470 <HAL_UART_Transmit+0x6c>
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d104      	bne.n	800d470 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d466:	2300      	movs	r3, #0
 800d468:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	61bb      	str	r3, [r7, #24]
 800d46e:	e003      	b.n	800d478 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d474:	2300      	movs	r3, #0
 800d476:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d478:	e030      	b.n	800d4dc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	9300      	str	r3, [sp, #0]
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	2200      	movs	r2, #0
 800d482:	2180      	movs	r1, #128	@ 0x80
 800d484:	68f8      	ldr	r0, [r7, #12]
 800d486:	f000 fe8b 	bl	800e1a0 <UART_WaitOnFlagUntilTimeout>
 800d48a:	4603      	mov	r3, r0
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d005      	beq.n	800d49c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	2220      	movs	r2, #32
 800d494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d498:	2303      	movs	r3, #3
 800d49a:	e03d      	b.n	800d518 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d49c:	69fb      	ldr	r3, [r7, #28]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d10b      	bne.n	800d4ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d4a2:	69bb      	ldr	r3, [r7, #24]
 800d4a4:	881b      	ldrh	r3, [r3, #0]
 800d4a6:	461a      	mov	r2, r3
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d4b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d4b2:	69bb      	ldr	r3, [r7, #24]
 800d4b4:	3302      	adds	r3, #2
 800d4b6:	61bb      	str	r3, [r7, #24]
 800d4b8:	e007      	b.n	800d4ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d4ba:	69fb      	ldr	r3, [r7, #28]
 800d4bc:	781a      	ldrb	r2, [r3, #0]
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d4c4:	69fb      	ldr	r3, [r7, #28]
 800d4c6:	3301      	adds	r3, #1
 800d4c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d4d0:	b29b      	uxth	r3, r3
 800d4d2:	3b01      	subs	r3, #1
 800d4d4:	b29a      	uxth	r2, r3
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d4e2:	b29b      	uxth	r3, r3
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d1c8      	bne.n	800d47a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	9300      	str	r3, [sp, #0]
 800d4ec:	697b      	ldr	r3, [r7, #20]
 800d4ee:	2200      	movs	r2, #0
 800d4f0:	2140      	movs	r1, #64	@ 0x40
 800d4f2:	68f8      	ldr	r0, [r7, #12]
 800d4f4:	f000 fe54 	bl	800e1a0 <UART_WaitOnFlagUntilTimeout>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d005      	beq.n	800d50a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2220      	movs	r2, #32
 800d502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d506:	2303      	movs	r3, #3
 800d508:	e006      	b.n	800d518 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2220      	movs	r2, #32
 800d50e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d512:	2300      	movs	r3, #0
 800d514:	e000      	b.n	800d518 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d516:	2302      	movs	r3, #2
  }
}
 800d518:	4618      	mov	r0, r3
 800d51a:	3720      	adds	r7, #32
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bd80      	pop	{r7, pc}

0800d520 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b0ba      	sub	sp, #232	@ 0xe8
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	69db      	ldr	r3, [r3, #28]
 800d52e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	689b      	ldr	r3, [r3, #8]
 800d542:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d546:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d54a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d54e:	4013      	ands	r3, r2
 800d550:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d554:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d11b      	bne.n	800d594 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d55c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d560:	f003 0320 	and.w	r3, r3, #32
 800d564:	2b00      	cmp	r3, #0
 800d566:	d015      	beq.n	800d594 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d56c:	f003 0320 	and.w	r3, r3, #32
 800d570:	2b00      	cmp	r3, #0
 800d572:	d105      	bne.n	800d580 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d009      	beq.n	800d594 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d584:	2b00      	cmp	r3, #0
 800d586:	f000 82e5 	beq.w	800db54 <HAL_UART_IRQHandler+0x634>
      {
        huart->RxISR(huart);
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d58e:	6878      	ldr	r0, [r7, #4]
 800d590:	4798      	blx	r3
      }
      return;
 800d592:	e2df      	b.n	800db54 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d594:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d598:	2b00      	cmp	r3, #0
 800d59a:	f000 8123 	beq.w	800d7e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d59e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d5a2:	4b8d      	ldr	r3, [pc, #564]	@ (800d7d8 <HAL_UART_IRQHandler+0x2b8>)
 800d5a4:	4013      	ands	r3, r2
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d106      	bne.n	800d5b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d5aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d5ae:	4b8b      	ldr	r3, [pc, #556]	@ (800d7dc <HAL_UART_IRQHandler+0x2bc>)
 800d5b0:	4013      	ands	r3, r2
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	f000 8116 	beq.w	800d7e4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d5b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5bc:	f003 0301 	and.w	r3, r3, #1
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d011      	beq.n	800d5e8 <HAL_UART_IRQHandler+0xc8>
 800d5c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d00b      	beq.n	800d5e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2201      	movs	r2, #1
 800d5d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5de:	f043 0201 	orr.w	r2, r3, #1
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5ec:	f003 0302 	and.w	r3, r3, #2
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d011      	beq.n	800d618 <HAL_UART_IRQHandler+0xf8>
 800d5f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d5f8:	f003 0301 	and.w	r3, r3, #1
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d00b      	beq.n	800d618 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	2202      	movs	r2, #2
 800d606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d60e:	f043 0204 	orr.w	r2, r3, #4
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d61c:	f003 0304 	and.w	r3, r3, #4
 800d620:	2b00      	cmp	r3, #0
 800d622:	d011      	beq.n	800d648 <HAL_UART_IRQHandler+0x128>
 800d624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d628:	f003 0301 	and.w	r3, r3, #1
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d00b      	beq.n	800d648 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	2204      	movs	r2, #4
 800d636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d63e:	f043 0202 	orr.w	r2, r3, #2
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d64c:	f003 0308 	and.w	r3, r3, #8
 800d650:	2b00      	cmp	r3, #0
 800d652:	d017      	beq.n	800d684 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d658:	f003 0320 	and.w	r3, r3, #32
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d105      	bne.n	800d66c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d660:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d664:	4b5c      	ldr	r3, [pc, #368]	@ (800d7d8 <HAL_UART_IRQHandler+0x2b8>)
 800d666:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d00b      	beq.n	800d684 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	2208      	movs	r2, #8
 800d672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d67a:	f043 0208 	orr.w	r2, r3, #8
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d688:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d012      	beq.n	800d6b6 <HAL_UART_IRQHandler+0x196>
 800d690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d694:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d00c      	beq.n	800d6b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d6a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6ac:	f043 0220 	orr.w	r2, r3, #32
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	f000 824b 	beq.w	800db58 <HAL_UART_IRQHandler+0x638>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d6c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6c6:	f003 0320 	and.w	r3, r3, #32
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d013      	beq.n	800d6f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d6ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6d2:	f003 0320 	and.w	r3, r3, #32
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d105      	bne.n	800d6e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d6da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d6de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d007      	beq.n	800d6f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d003      	beq.n	800d6f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6f2:	6878      	ldr	r0, [r7, #4]
 800d6f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	689b      	ldr	r3, [r3, #8]
 800d706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d70a:	2b40      	cmp	r3, #64	@ 0x40
 800d70c:	d005      	beq.n	800d71a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d70e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d712:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d716:	2b00      	cmp	r3, #0
 800d718:	d054      	beq.n	800d7c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f000 fdad 	bl	800e27a <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d72a:	2b40      	cmp	r3, #64	@ 0x40
 800d72c:	d146      	bne.n	800d7bc <HAL_UART_IRQHandler+0x29c>
        {
#if !defined(USART_DMAREQUESTS_SW_WA)
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	3308      	adds	r3, #8
 800d734:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d738:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d73c:	e853 3f00 	ldrex	r3, [r3]
 800d740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d744:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d74c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	3308      	adds	r3, #8
 800d756:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d75a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d75e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d762:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d766:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d76a:	e841 2300 	strex	r3, r2, [r1]
 800d76e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d772:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d776:	2b00      	cmp	r3, #0
 800d778:	d1d9      	bne.n	800d72e <HAL_UART_IRQHandler+0x20e>

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d780:	2b00      	cmp	r3, #0
 800d782:	d017      	beq.n	800d7b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d78a:	4a15      	ldr	r2, [pc, #84]	@ (800d7e0 <HAL_UART_IRQHandler+0x2c0>)
 800d78c:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d794:	4618      	mov	r0, r3
 800d796:	f7f7 fffb 	bl	8005790 <HAL_DMA_Abort_IT>
 800d79a:	4603      	mov	r3, r0
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d019      	beq.n	800d7d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d7ae:	4610      	mov	r0, r2
 800d7b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7b2:	e00f      	b.n	800d7d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d7b4:	6878      	ldr	r0, [r7, #4]
 800d7b6:	f000 f9e3 	bl	800db80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7ba:	e00b      	b.n	800d7d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	f000 f9df 	bl	800db80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7c2:	e007      	b.n	800d7d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f000 f9db 	bl	800db80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d7d2:	e1c1      	b.n	800db58 <HAL_UART_IRQHandler+0x638>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7d4:	bf00      	nop
    return;
 800d7d6:	e1bf      	b.n	800db58 <HAL_UART_IRQHandler+0x638>
 800d7d8:	10000001 	.word	0x10000001
 800d7dc:	04000120 	.word	0x04000120
 800d7e0:	0800e347 	.word	0x0800e347

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7e8:	2b01      	cmp	r3, #1
 800d7ea:	f040 816a 	bne.w	800dac2 <HAL_UART_IRQHandler+0x5a2>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d7ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7f2:	f003 0310 	and.w	r3, r3, #16
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	f000 8163 	beq.w	800dac2 <HAL_UART_IRQHandler+0x5a2>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d7fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d800:	f003 0310 	and.w	r3, r3, #16
 800d804:	2b00      	cmp	r3, #0
 800d806:	f000 815c 	beq.w	800dac2 <HAL_UART_IRQHandler+0x5a2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	2210      	movs	r2, #16
 800d810:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d81c:	2b40      	cmp	r3, #64	@ 0x40
 800d81e:	f040 80d2 	bne.w	800d9c6 <HAL_UART_IRQHandler+0x4a6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d82c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d830:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d834:	2b00      	cmp	r3, #0
 800d836:	f000 80ac 	beq.w	800d992 <HAL_UART_IRQHandler+0x472>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d840:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d844:	429a      	cmp	r2, r3
 800d846:	f080 80a4 	bcs.w	800d992 <HAL_UART_IRQHandler+0x472>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d850:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d85a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d85c:	2b81      	cmp	r3, #129	@ 0x81
 800d85e:	f000 8087 	beq.w	800d970 <HAL_UART_IRQHandler+0x450>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d86a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d86e:	e853 3f00 	ldrex	r3, [r3]
 800d872:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d876:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d87a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d87e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	461a      	mov	r2, r3
 800d888:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d88c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d890:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d894:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d898:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d89c:	e841 2300 	strex	r3, r2, [r1]
 800d8a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d8a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d1da      	bne.n	800d862 <HAL_UART_IRQHandler+0x342>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	3308      	adds	r3, #8
 800d8b2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d8b6:	e853 3f00 	ldrex	r3, [r3]
 800d8ba:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d8bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d8be:	f023 0301 	bic.w	r3, r3, #1
 800d8c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	3308      	adds	r3, #8
 800d8cc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d8d0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d8d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d8d8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d8dc:	e841 2300 	strex	r3, r2, [r1]
 800d8e0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d8e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1e1      	bne.n	800d8ac <HAL_UART_IRQHandler+0x38c>

#if !defined(USART_DMAREQUESTS_SW_WA)
          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	3308      	adds	r3, #8
 800d8ee:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d8f2:	e853 3f00 	ldrex	r3, [r3]
 800d8f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d8f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d8fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	3308      	adds	r3, #8
 800d908:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d90c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d90e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d910:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d912:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d914:	e841 2300 	strex	r3, r2, [r1]
 800d918:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d91a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d1e3      	bne.n	800d8e8 <HAL_UART_IRQHandler+0x3c8>

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2220      	movs	r2, #32
 800d924:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2200      	movs	r2, #0
 800d92c:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d936:	e853 3f00 	ldrex	r3, [r3]
 800d93a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d93c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d93e:	f023 0310 	bic.w	r3, r3, #16
 800d942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	461a      	mov	r2, r3
 800d94c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d950:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d952:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d954:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d956:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d958:	e841 2300 	strex	r3, r2, [r1]
 800d95c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d95e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d960:	2b00      	cmp	r3, #0
 800d962:	d1e4      	bne.n	800d92e <HAL_UART_IRQHandler+0x40e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d96a:	4618      	mov	r0, r3
 800d96c:	f7f7 fe94 	bl	8005698 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2202      	movs	r2, #2
 800d974:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d982:	b29b      	uxth	r3, r3
 800d984:	1ad3      	subs	r3, r2, r3
 800d986:	b29b      	uxth	r3, r3
 800d988:	4619      	mov	r1, r3
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f000 f902 	bl	800db94 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d990:	e0e4      	b.n	800db5c <HAL_UART_IRQHandler+0x63c>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d998:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d99c:	429a      	cmp	r2, r3
 800d99e:	f040 80dd 	bne.w	800db5c <HAL_UART_IRQHandler+0x63c>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d9aa:	2b81      	cmp	r3, #129	@ 0x81
 800d9ac:	f040 80d6 	bne.w	800db5c <HAL_UART_IRQHandler+0x63c>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2202      	movs	r2, #2
 800d9b4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9bc:	4619      	mov	r1, r3
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f000 f8e8 	bl	800db94 <HAL_UARTEx_RxEventCallback>
      return;
 800d9c4:	e0ca      	b.n	800db5c <HAL_UART_IRQHandler+0x63c>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d9d2:	b29b      	uxth	r3, r3
 800d9d4:	1ad3      	subs	r3, r2, r3
 800d9d6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d9e0:	b29b      	uxth	r3, r3
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	f000 80bc 	beq.w	800db60 <HAL_UART_IRQHandler+0x640>
          && (nb_rx_data > 0U))
 800d9e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	f000 80b7 	beq.w	800db60 <HAL_UART_IRQHandler+0x640>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9fa:	e853 3f00 	ldrex	r3, [r3]
 800d9fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	461a      	mov	r2, r3
 800da10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800da14:	647b      	str	r3, [r7, #68]	@ 0x44
 800da16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800da1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da1c:	e841 2300 	strex	r3, r2, [r1]
 800da20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800da22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da24:	2b00      	cmp	r3, #0
 800da26:	d1e4      	bne.n	800d9f2 <HAL_UART_IRQHandler+0x4d2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	3308      	adds	r3, #8
 800da2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da32:	e853 3f00 	ldrex	r3, [r3]
 800da36:	623b      	str	r3, [r7, #32]
   return(result);
 800da38:	6a3b      	ldr	r3, [r7, #32]
 800da3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800da3e:	f023 0301 	bic.w	r3, r3, #1
 800da42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	3308      	adds	r3, #8
 800da4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800da50:	633a      	str	r2, [r7, #48]	@ 0x30
 800da52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da58:	e841 2300 	strex	r3, r2, [r1]
 800da5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da60:	2b00      	cmp	r3, #0
 800da62:	d1e1      	bne.n	800da28 <HAL_UART_IRQHandler+0x508>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2220      	movs	r2, #32
 800da68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2200      	movs	r2, #0
 800da70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2200      	movs	r2, #0
 800da76:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da7e:	693b      	ldr	r3, [r7, #16]
 800da80:	e853 3f00 	ldrex	r3, [r3]
 800da84:	60fb      	str	r3, [r7, #12]
   return(result);
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f023 0310 	bic.w	r3, r3, #16
 800da8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	461a      	mov	r2, r3
 800da96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800da9a:	61fb      	str	r3, [r7, #28]
 800da9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da9e:	69b9      	ldr	r1, [r7, #24]
 800daa0:	69fa      	ldr	r2, [r7, #28]
 800daa2:	e841 2300 	strex	r3, r2, [r1]
 800daa6:	617b      	str	r3, [r7, #20]
   return(result);
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d1e4      	bne.n	800da78 <HAL_UART_IRQHandler+0x558>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	2202      	movs	r2, #2
 800dab2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dab4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dab8:	4619      	mov	r1, r3
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 f86a 	bl	800db94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dac0:	e04e      	b.n	800db60 <HAL_UART_IRQHandler+0x640>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d014      	beq.n	800daf8 <HAL_UART_IRQHandler+0x5d8>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d105      	bne.n	800dae6 <HAL_UART_IRQHandler+0x5c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dada:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dade:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d008      	beq.n	800daf8 <HAL_UART_IRQHandler+0x5d8>
  {
    if (huart->TxISR != NULL)
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800daea:	2b00      	cmp	r3, #0
 800daec:	d03a      	beq.n	800db64 <HAL_UART_IRQHandler+0x644>
    {
      huart->TxISR(huart);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	4798      	blx	r3
    }
    return;
 800daf6:	e035      	b.n	800db64 <HAL_UART_IRQHandler+0x644>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800daf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dafc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db00:	2b00      	cmp	r3, #0
 800db02:	d009      	beq.n	800db18 <HAL_UART_IRQHandler+0x5f8>
 800db04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d003      	beq.n	800db18 <HAL_UART_IRQHandler+0x5f8>
  {
    UART_EndTransmit_IT(huart);
 800db10:	6878      	ldr	r0, [r7, #4]
 800db12:	f000 fc2a 	bl	800e36a <UART_EndTransmit_IT>
    return;
 800db16:	e026      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800db18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db20:	2b00      	cmp	r3, #0
 800db22:	d009      	beq.n	800db38 <HAL_UART_IRQHandler+0x618>
 800db24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db28:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d003      	beq.n	800db38 <HAL_UART_IRQHandler+0x618>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800db30:	6878      	ldr	r0, [r7, #4]
 800db32:	f000 fc4f 	bl	800e3d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db36:	e016      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800db38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800db40:	2b00      	cmp	r3, #0
 800db42:	d010      	beq.n	800db66 <HAL_UART_IRQHandler+0x646>
 800db44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	da0c      	bge.n	800db66 <HAL_UART_IRQHandler+0x646>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f000 fc37 	bl	800e3c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db52:	e008      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
      return;
 800db54:	bf00      	nop
 800db56:	e006      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
    return;
 800db58:	bf00      	nop
 800db5a:	e004      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
      return;
 800db5c:	bf00      	nop
 800db5e:	e002      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
      return;
 800db60:	bf00      	nop
 800db62:	e000      	b.n	800db66 <HAL_UART_IRQHandler+0x646>
    return;
 800db64:	bf00      	nop
  }
}
 800db66:	37e8      	adds	r7, #232	@ 0xe8
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}

0800db6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800db74:	bf00      	nop
 800db76:	370c      	adds	r7, #12
 800db78:	46bd      	mov	sp, r7
 800db7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7e:	4770      	bx	lr

0800db80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800db80:	b480      	push	{r7}
 800db82:	b083      	sub	sp, #12
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800db88:	bf00      	nop
 800db8a:	370c      	adds	r7, #12
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr

0800db94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800db94:	b480      	push	{r7}
 800db96:	b083      	sub	sp, #12
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	460b      	mov	r3, r1
 800db9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dba0:	bf00      	nop
 800dba2:	370c      	adds	r7, #12
 800dba4:	46bd      	mov	sp, r7
 800dba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbaa:	4770      	bx	lr

0800dbac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dbac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dbb0:	b094      	sub	sp, #80	@ 0x50
 800dbb2:	af00      	add	r7, sp, #0
 800dbb4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800dbbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbbe:	681a      	ldr	r2, [r3, #0]
 800dbc0:	4b83      	ldr	r3, [pc, #524]	@ (800ddd0 <UART_SetConfig+0x224>)
 800dbc2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc6:	689a      	ldr	r2, [r3, #8]
 800dbc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbca:	691b      	ldr	r3, [r3, #16]
 800dbcc:	431a      	orrs	r2, r3
 800dbce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd0:	695b      	ldr	r3, [r3, #20]
 800dbd2:	431a      	orrs	r2, r3
 800dbd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd6:	69db      	ldr	r3, [r3, #28]
 800dbd8:	4313      	orrs	r3, r2
 800dbda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dbdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	497c      	ldr	r1, [pc, #496]	@ (800ddd4 <UART_SetConfig+0x228>)
 800dbe4:	4019      	ands	r1, r3
 800dbe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe8:	681a      	ldr	r2, [r3, #0]
 800dbea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbec:	430b      	orrs	r3, r1
 800dbee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dbf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	685b      	ldr	r3, [r3, #4]
 800dbf6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800dbfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbfc:	68d9      	ldr	r1, [r3, #12]
 800dbfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc00:	681a      	ldr	r2, [r3, #0]
 800dc02:	ea40 0301 	orr.w	r3, r0, r1
 800dc06:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dc08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc0a:	699b      	ldr	r3, [r3, #24]
 800dc0c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dc0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc10:	681a      	ldr	r2, [r3, #0]
 800dc12:	4b6f      	ldr	r3, [pc, #444]	@ (800ddd0 <UART_SetConfig+0x224>)
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d009      	beq.n	800dc2c <UART_SetConfig+0x80>
 800dc18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc1a:	681a      	ldr	r2, [r3, #0]
 800dc1c:	4b6e      	ldr	r3, [pc, #440]	@ (800ddd8 <UART_SetConfig+0x22c>)
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d004      	beq.n	800dc2c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dc22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc24:	6a1a      	ldr	r2, [r3, #32]
 800dc26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc28:	4313      	orrs	r3, r2
 800dc2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dc2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	689b      	ldr	r3, [r3, #8]
 800dc32:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800dc36:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800dc3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc3c:	681a      	ldr	r2, [r3, #0]
 800dc3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc40:	430b      	orrs	r3, r1
 800dc42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dc44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc4a:	f023 000f 	bic.w	r0, r3, #15
 800dc4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc50:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800dc52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc54:	681a      	ldr	r2, [r3, #0]
 800dc56:	ea40 0301 	orr.w	r3, r0, r1
 800dc5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dc5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc5e:	681a      	ldr	r2, [r3, #0]
 800dc60:	4b5e      	ldr	r3, [pc, #376]	@ (800dddc <UART_SetConfig+0x230>)
 800dc62:	429a      	cmp	r2, r3
 800dc64:	d102      	bne.n	800dc6c <UART_SetConfig+0xc0>
 800dc66:	2301      	movs	r3, #1
 800dc68:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc6a:	e032      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dc6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc6e:	681a      	ldr	r2, [r3, #0]
 800dc70:	4b5b      	ldr	r3, [pc, #364]	@ (800dde0 <UART_SetConfig+0x234>)
 800dc72:	429a      	cmp	r2, r3
 800dc74:	d102      	bne.n	800dc7c <UART_SetConfig+0xd0>
 800dc76:	2302      	movs	r3, #2
 800dc78:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc7a:	e02a      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc7e:	681a      	ldr	r2, [r3, #0]
 800dc80:	4b58      	ldr	r3, [pc, #352]	@ (800dde4 <UART_SetConfig+0x238>)
 800dc82:	429a      	cmp	r2, r3
 800dc84:	d102      	bne.n	800dc8c <UART_SetConfig+0xe0>
 800dc86:	2304      	movs	r3, #4
 800dc88:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc8a:	e022      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dc8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc8e:	681a      	ldr	r2, [r3, #0]
 800dc90:	4b55      	ldr	r3, [pc, #340]	@ (800dde8 <UART_SetConfig+0x23c>)
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d102      	bne.n	800dc9c <UART_SetConfig+0xf0>
 800dc96:	2308      	movs	r3, #8
 800dc98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc9a:	e01a      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dc9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc9e:	681a      	ldr	r2, [r3, #0]
 800dca0:	4b52      	ldr	r3, [pc, #328]	@ (800ddec <UART_SetConfig+0x240>)
 800dca2:	429a      	cmp	r2, r3
 800dca4:	d102      	bne.n	800dcac <UART_SetConfig+0x100>
 800dca6:	2310      	movs	r3, #16
 800dca8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dcaa:	e012      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dcac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcae:	681a      	ldr	r2, [r3, #0]
 800dcb0:	4b4f      	ldr	r3, [pc, #316]	@ (800ddf0 <UART_SetConfig+0x244>)
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d103      	bne.n	800dcbe <UART_SetConfig+0x112>
 800dcb6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800dcba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dcbc:	e009      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dcbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcc0:	681a      	ldr	r2, [r3, #0]
 800dcc2:	4b43      	ldr	r3, [pc, #268]	@ (800ddd0 <UART_SetConfig+0x224>)
 800dcc4:	429a      	cmp	r2, r3
 800dcc6:	d102      	bne.n	800dcce <UART_SetConfig+0x122>
 800dcc8:	2320      	movs	r3, #32
 800dcca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dccc:	e001      	b.n	800dcd2 <UART_SetConfig+0x126>
 800dcce:	2300      	movs	r3, #0
 800dcd0:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dcd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd4:	681a      	ldr	r2, [r3, #0]
 800dcd6:	4b3e      	ldr	r3, [pc, #248]	@ (800ddd0 <UART_SetConfig+0x224>)
 800dcd8:	429a      	cmp	r2, r3
 800dcda:	d005      	beq.n	800dce8 <UART_SetConfig+0x13c>
 800dcdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcde:	681a      	ldr	r2, [r3, #0]
 800dce0:	4b3d      	ldr	r3, [pc, #244]	@ (800ddd8 <UART_SetConfig+0x22c>)
 800dce2:	429a      	cmp	r2, r3
 800dce4:	f040 8088 	bne.w	800ddf8 <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800dce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcea:	2200      	movs	r2, #0
 800dcec:	623b      	str	r3, [r7, #32]
 800dcee:	627a      	str	r2, [r7, #36]	@ 0x24
 800dcf0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800dcf4:	f7fb fc88 	bl	8009608 <HAL_RCCEx_GetPeriphCLKFreq>
 800dcf8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800dcfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	f000 80eb 	beq.w	800ded8 <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dd02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd06:	4a3b      	ldr	r2, [pc, #236]	@ (800ddf4 <UART_SetConfig+0x248>)
 800dd08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd0c:	461a      	mov	r2, r3
 800dd0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd10:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd14:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dd16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd18:	685a      	ldr	r2, [r3, #4]
 800dd1a:	4613      	mov	r3, r2
 800dd1c:	005b      	lsls	r3, r3, #1
 800dd1e:	4413      	add	r3, r2
 800dd20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dd22:	429a      	cmp	r2, r3
 800dd24:	d305      	bcc.n	800dd32 <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dd26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd28:	685b      	ldr	r3, [r3, #4]
 800dd2a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dd2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dd2e:	429a      	cmp	r2, r3
 800dd30:	d903      	bls.n	800dd3a <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800dd32:	2301      	movs	r3, #1
 800dd34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800dd38:	e048      	b.n	800ddcc <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	61bb      	str	r3, [r7, #24]
 800dd40:	61fa      	str	r2, [r7, #28]
 800dd42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd46:	4a2b      	ldr	r2, [pc, #172]	@ (800ddf4 <UART_SetConfig+0x248>)
 800dd48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd4c:	b29b      	uxth	r3, r3
 800dd4e:	2200      	movs	r2, #0
 800dd50:	613b      	str	r3, [r7, #16]
 800dd52:	617a      	str	r2, [r7, #20]
 800dd54:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dd58:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800dd5c:	f7f2 ff48 	bl	8000bf0 <__aeabi_uldivmod>
 800dd60:	4602      	mov	r2, r0
 800dd62:	460b      	mov	r3, r1
 800dd64:	4610      	mov	r0, r2
 800dd66:	4619      	mov	r1, r3
 800dd68:	f04f 0200 	mov.w	r2, #0
 800dd6c:	f04f 0300 	mov.w	r3, #0
 800dd70:	020b      	lsls	r3, r1, #8
 800dd72:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dd76:	0202      	lsls	r2, r0, #8
 800dd78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd7a:	6849      	ldr	r1, [r1, #4]
 800dd7c:	0849      	lsrs	r1, r1, #1
 800dd7e:	2000      	movs	r0, #0
 800dd80:	460c      	mov	r4, r1
 800dd82:	4605      	mov	r5, r0
 800dd84:	eb12 0804 	adds.w	r8, r2, r4
 800dd88:	eb43 0905 	adc.w	r9, r3, r5
 800dd8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	2200      	movs	r2, #0
 800dd92:	60bb      	str	r3, [r7, #8]
 800dd94:	60fa      	str	r2, [r7, #12]
 800dd96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dd9a:	4640      	mov	r0, r8
 800dd9c:	4649      	mov	r1, r9
 800dd9e:	f7f2 ff27 	bl	8000bf0 <__aeabi_uldivmod>
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	4613      	mov	r3, r2
 800dda8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ddaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ddb0:	d308      	bcc.n	800ddc4 <UART_SetConfig+0x218>
 800ddb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ddb8:	d204      	bcs.n	800ddc4 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800ddba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ddc0:	60da      	str	r2, [r3, #12]
 800ddc2:	e003      	b.n	800ddcc <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800ddca:	e085      	b.n	800ded8 <UART_SetConfig+0x32c>
 800ddcc:	e084      	b.n	800ded8 <UART_SetConfig+0x32c>
 800ddce:	bf00      	nop
 800ddd0:	46002400 	.word	0x46002400
 800ddd4:	cfff69f3 	.word	0xcfff69f3
 800ddd8:	56002400 	.word	0x56002400
 800dddc:	40013800 	.word	0x40013800
 800dde0:	40004400 	.word	0x40004400
 800dde4:	40004800 	.word	0x40004800
 800dde8:	40004c00 	.word	0x40004c00
 800ddec:	40005000 	.word	0x40005000
 800ddf0:	40006400 	.word	0x40006400
 800ddf4:	08011ce0 	.word	0x08011ce0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ddf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddfa:	69db      	ldr	r3, [r3, #28]
 800ddfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800de00:	d13c      	bne.n	800de7c <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800de02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de04:	2200      	movs	r2, #0
 800de06:	603b      	str	r3, [r7, #0]
 800de08:	607a      	str	r2, [r7, #4]
 800de0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de0e:	f7fb fbfb 	bl	8009608 <HAL_RCCEx_GetPeriphCLKFreq>
 800de12:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800de14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de16:	2b00      	cmp	r3, #0
 800de18:	d05e      	beq.n	800ded8 <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de1e:	4a39      	ldr	r2, [pc, #228]	@ (800df04 <UART_SetConfig+0x358>)
 800de20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de24:	461a      	mov	r2, r3
 800de26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de28:	fbb3 f3f2 	udiv	r3, r3, r2
 800de2c:	005a      	lsls	r2, r3, #1
 800de2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de30:	685b      	ldr	r3, [r3, #4]
 800de32:	085b      	lsrs	r3, r3, #1
 800de34:	441a      	add	r2, r3
 800de36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800de40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de42:	2b0f      	cmp	r3, #15
 800de44:	d916      	bls.n	800de74 <UART_SetConfig+0x2c8>
 800de46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de4c:	d212      	bcs.n	800de74 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800de4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de50:	b29b      	uxth	r3, r3
 800de52:	f023 030f 	bic.w	r3, r3, #15
 800de56:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800de58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de5a:	085b      	lsrs	r3, r3, #1
 800de5c:	b29b      	uxth	r3, r3
 800de5e:	f003 0307 	and.w	r3, r3, #7
 800de62:	b29a      	uxth	r2, r3
 800de64:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800de66:	4313      	orrs	r3, r2
 800de68:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800de6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800de70:	60da      	str	r2, [r3, #12]
 800de72:	e031      	b.n	800ded8 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800de74:	2301      	movs	r3, #1
 800de76:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800de7a:	e02d      	b.n	800ded8 <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800de7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de7e:	2200      	movs	r2, #0
 800de80:	469a      	mov	sl, r3
 800de82:	4693      	mov	fp, r2
 800de84:	4650      	mov	r0, sl
 800de86:	4659      	mov	r1, fp
 800de88:	f7fb fbbe 	bl	8009608 <HAL_RCCEx_GetPeriphCLKFreq>
 800de8c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800de8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de90:	2b00      	cmp	r3, #0
 800de92:	d021      	beq.n	800ded8 <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de98:	4a1a      	ldr	r2, [pc, #104]	@ (800df04 <UART_SetConfig+0x358>)
 800de9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de9e:	461a      	mov	r2, r3
 800dea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dea2:	fbb3 f2f2 	udiv	r2, r3, r2
 800dea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dea8:	685b      	ldr	r3, [r3, #4]
 800deaa:	085b      	lsrs	r3, r3, #1
 800deac:	441a      	add	r2, r3
 800deae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb0:	685b      	ldr	r3, [r3, #4]
 800deb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800deb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800deb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800deba:	2b0f      	cmp	r3, #15
 800debc:	d909      	bls.n	800ded2 <UART_SetConfig+0x326>
 800debe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dec4:	d205      	bcs.n	800ded2 <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dec8:	b29a      	uxth	r2, r3
 800deca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	60da      	str	r2, [r3, #12]
 800ded0:	e002      	b.n	800ded8 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800ded2:	2301      	movs	r3, #1
 800ded4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ded8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deda:	2201      	movs	r2, #1
 800dedc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dee2:	2201      	movs	r2, #1
 800dee4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deea:	2200      	movs	r2, #0
 800deec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800deee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def0:	2200      	movs	r2, #0
 800def2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800def4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800def8:	4618      	mov	r0, r3
 800defa:	3750      	adds	r7, #80	@ 0x50
 800defc:	46bd      	mov	sp, r7
 800defe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800df02:	bf00      	nop
 800df04:	08011ce0 	.word	0x08011ce0

0800df08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800df08:	b480      	push	{r7}
 800df0a:	b083      	sub	sp, #12
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df14:	f003 0308 	and.w	r3, r3, #8
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d00a      	beq.n	800df32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	685b      	ldr	r3, [r3, #4]
 800df22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	430a      	orrs	r2, r1
 800df30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df36:	f003 0301 	and.w	r3, r3, #1
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d00a      	beq.n	800df54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	685b      	ldr	r3, [r3, #4]
 800df44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	430a      	orrs	r2, r1
 800df52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df58:	f003 0302 	and.w	r3, r3, #2
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d00a      	beq.n	800df76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	685b      	ldr	r3, [r3, #4]
 800df66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	430a      	orrs	r2, r1
 800df74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df7a:	f003 0304 	and.w	r3, r3, #4
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d00a      	beq.n	800df98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	685b      	ldr	r3, [r3, #4]
 800df88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	430a      	orrs	r2, r1
 800df96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df9c:	f003 0310 	and.w	r3, r3, #16
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d00a      	beq.n	800dfba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	689b      	ldr	r3, [r3, #8]
 800dfaa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	430a      	orrs	r2, r1
 800dfb8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfbe:	f003 0320 	and.w	r3, r3, #32
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d00a      	beq.n	800dfdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	689b      	ldr	r3, [r3, #8]
 800dfcc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	430a      	orrs	r2, r1
 800dfda:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d01a      	beq.n	800e01e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	685b      	ldr	r3, [r3, #4]
 800dfee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	430a      	orrs	r2, r1
 800dffc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e006:	d10a      	bne.n	800e01e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	685b      	ldr	r3, [r3, #4]
 800e00e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	430a      	orrs	r2, r1
 800e01c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e026:	2b00      	cmp	r3, #0
 800e028:	d00a      	beq.n	800e040 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	685b      	ldr	r3, [r3, #4]
 800e030:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	430a      	orrs	r2, r1
 800e03e:	605a      	str	r2, [r3, #4]
  }
}
 800e040:	bf00      	nop
 800e042:	370c      	adds	r7, #12
 800e044:	46bd      	mov	sp, r7
 800e046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04a:	4770      	bx	lr

0800e04c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b098      	sub	sp, #96	@ 0x60
 800e050:	af02      	add	r7, sp, #8
 800e052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2200      	movs	r2, #0
 800e058:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e05c:	f7f5 f86c 	bl	8003138 <HAL_GetTick>
 800e060:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f003 0308 	and.w	r3, r3, #8
 800e06c:	2b08      	cmp	r3, #8
 800e06e:	d12f      	bne.n	800e0d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e070:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e074:	9300      	str	r3, [sp, #0]
 800e076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e078:	2200      	movs	r2, #0
 800e07a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f000 f88e 	bl	800e1a0 <UART_WaitOnFlagUntilTimeout>
 800e084:	4603      	mov	r3, r0
 800e086:	2b00      	cmp	r3, #0
 800e088:	d022      	beq.n	800e0d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e092:	e853 3f00 	ldrex	r3, [r3]
 800e096:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e09a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e09e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	461a      	mov	r2, r3
 800e0a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e0aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e0ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e0b0:	e841 2300 	strex	r3, r2, [r1]
 800e0b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e0b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d1e6      	bne.n	800e08a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2220      	movs	r2, #32
 800e0c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e0cc:	2303      	movs	r3, #3
 800e0ce:	e063      	b.n	800e198 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	f003 0304 	and.w	r3, r3, #4
 800e0da:	2b04      	cmp	r3, #4
 800e0dc:	d149      	bne.n	800e172 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e0de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e0e2:	9300      	str	r3, [sp, #0]
 800e0e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f000 f857 	bl	800e1a0 <UART_WaitOnFlagUntilTimeout>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d03c      	beq.n	800e172 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e100:	e853 3f00 	ldrex	r3, [r3]
 800e104:	623b      	str	r3, [r7, #32]
   return(result);
 800e106:	6a3b      	ldr	r3, [r7, #32]
 800e108:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e10c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	461a      	mov	r2, r3
 800e114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e116:	633b      	str	r3, [r7, #48]	@ 0x30
 800e118:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e11a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e11c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e11e:	e841 2300 	strex	r3, r2, [r1]
 800e122:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e126:	2b00      	cmp	r3, #0
 800e128:	d1e6      	bne.n	800e0f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	3308      	adds	r3, #8
 800e130:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	e853 3f00 	ldrex	r3, [r3]
 800e138:	60fb      	str	r3, [r7, #12]
   return(result);
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	f023 0301 	bic.w	r3, r3, #1
 800e140:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	3308      	adds	r3, #8
 800e148:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e14a:	61fa      	str	r2, [r7, #28]
 800e14c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e14e:	69b9      	ldr	r1, [r7, #24]
 800e150:	69fa      	ldr	r2, [r7, #28]
 800e152:	e841 2300 	strex	r3, r2, [r1]
 800e156:	617b      	str	r3, [r7, #20]
   return(result);
 800e158:	697b      	ldr	r3, [r7, #20]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d1e5      	bne.n	800e12a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	2220      	movs	r2, #32
 800e162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	2200      	movs	r2, #0
 800e16a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e16e:	2303      	movs	r3, #3
 800e170:	e012      	b.n	800e198 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2220      	movs	r2, #32
 800e176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	2220      	movs	r2, #32
 800e17e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2200      	movs	r2, #0
 800e186:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2200      	movs	r2, #0
 800e18c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2200      	movs	r2, #0
 800e192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e196:	2300      	movs	r3, #0
}
 800e198:	4618      	mov	r0, r3
 800e19a:	3758      	adds	r7, #88	@ 0x58
 800e19c:	46bd      	mov	sp, r7
 800e19e:	bd80      	pop	{r7, pc}

0800e1a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	60f8      	str	r0, [r7, #12]
 800e1a8:	60b9      	str	r1, [r7, #8]
 800e1aa:	603b      	str	r3, [r7, #0]
 800e1ac:	4613      	mov	r3, r2
 800e1ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e1b0:	e04f      	b.n	800e252 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e1b2:	69bb      	ldr	r3, [r7, #24]
 800e1b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1b8:	d04b      	beq.n	800e252 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e1ba:	f7f4 ffbd 	bl	8003138 <HAL_GetTick>
 800e1be:	4602      	mov	r2, r0
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	1ad3      	subs	r3, r2, r3
 800e1c4:	69ba      	ldr	r2, [r7, #24]
 800e1c6:	429a      	cmp	r2, r3
 800e1c8:	d302      	bcc.n	800e1d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800e1ca:	69bb      	ldr	r3, [r7, #24]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d101      	bne.n	800e1d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e1d0:	2303      	movs	r3, #3
 800e1d2:	e04e      	b.n	800e272 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f003 0304 	and.w	r3, r3, #4
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d037      	beq.n	800e252 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	2b80      	cmp	r3, #128	@ 0x80
 800e1e6:	d034      	beq.n	800e252 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e1e8:	68bb      	ldr	r3, [r7, #8]
 800e1ea:	2b40      	cmp	r3, #64	@ 0x40
 800e1ec:	d031      	beq.n	800e252 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	69db      	ldr	r3, [r3, #28]
 800e1f4:	f003 0308 	and.w	r3, r3, #8
 800e1f8:	2b08      	cmp	r3, #8
 800e1fa:	d110      	bne.n	800e21e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	2208      	movs	r2, #8
 800e202:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e204:	68f8      	ldr	r0, [r7, #12]
 800e206:	f000 f838 	bl	800e27a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2208      	movs	r2, #8
 800e20e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	2200      	movs	r2, #0
 800e216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e21a:	2301      	movs	r3, #1
 800e21c:	e029      	b.n	800e272 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	69db      	ldr	r3, [r3, #28]
 800e224:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e228:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e22c:	d111      	bne.n	800e252 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e236:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e238:	68f8      	ldr	r0, [r7, #12]
 800e23a:	f000 f81e 	bl	800e27a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2220      	movs	r2, #32
 800e242:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	2200      	movs	r2, #0
 800e24a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e24e:	2303      	movs	r3, #3
 800e250:	e00f      	b.n	800e272 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	69da      	ldr	r2, [r3, #28]
 800e258:	68bb      	ldr	r3, [r7, #8]
 800e25a:	4013      	ands	r3, r2
 800e25c:	68ba      	ldr	r2, [r7, #8]
 800e25e:	429a      	cmp	r2, r3
 800e260:	bf0c      	ite	eq
 800e262:	2301      	moveq	r3, #1
 800e264:	2300      	movne	r3, #0
 800e266:	b2db      	uxtb	r3, r3
 800e268:	461a      	mov	r2, r3
 800e26a:	79fb      	ldrb	r3, [r7, #7]
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d0a0      	beq.n	800e1b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e270:	2300      	movs	r3, #0
}
 800e272:	4618      	mov	r0, r3
 800e274:	3710      	adds	r7, #16
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e27a:	b480      	push	{r7}
 800e27c:	b095      	sub	sp, #84	@ 0x54
 800e27e:	af00      	add	r7, sp, #0
 800e280:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e28a:	e853 3f00 	ldrex	r3, [r3]
 800e28e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	461a      	mov	r2, r3
 800e29e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e2a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e2a8:	e841 2300 	strex	r3, r2, [r1]
 800e2ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d1e6      	bne.n	800e282 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	3308      	adds	r3, #8
 800e2ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2bc:	6a3b      	ldr	r3, [r7, #32]
 800e2be:	e853 3f00 	ldrex	r3, [r3]
 800e2c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e2c4:	69fb      	ldr	r3, [r7, #28]
 800e2c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e2ca:	f023 0301 	bic.w	r3, r3, #1
 800e2ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	3308      	adds	r3, #8
 800e2d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e2d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e2da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e2de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2e0:	e841 2300 	strex	r3, r2, [r1]
 800e2e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d1e3      	bne.n	800e2b4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e2f0:	2b01      	cmp	r3, #1
 800e2f2:	d118      	bne.n	800e326 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	e853 3f00 	ldrex	r3, [r3]
 800e300:	60bb      	str	r3, [r7, #8]
   return(result);
 800e302:	68bb      	ldr	r3, [r7, #8]
 800e304:	f023 0310 	bic.w	r3, r3, #16
 800e308:	647b      	str	r3, [r7, #68]	@ 0x44
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	461a      	mov	r2, r3
 800e310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e312:	61bb      	str	r3, [r7, #24]
 800e314:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e316:	6979      	ldr	r1, [r7, #20]
 800e318:	69ba      	ldr	r2, [r7, #24]
 800e31a:	e841 2300 	strex	r3, r2, [r1]
 800e31e:	613b      	str	r3, [r7, #16]
   return(result);
 800e320:	693b      	ldr	r3, [r7, #16]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d1e6      	bne.n	800e2f4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2220      	movs	r2, #32
 800e32a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	2200      	movs	r2, #0
 800e332:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2200      	movs	r2, #0
 800e338:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e33a:	bf00      	nop
 800e33c:	3754      	adds	r7, #84	@ 0x54
 800e33e:	46bd      	mov	sp, r7
 800e340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e344:	4770      	bx	lr

0800e346 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e346:	b580      	push	{r7, lr}
 800e348:	b084      	sub	sp, #16
 800e34a:	af00      	add	r7, sp, #0
 800e34c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e352:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	2200      	movs	r2, #0
 800e358:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e35c:	68f8      	ldr	r0, [r7, #12]
 800e35e:	f7ff fc0f 	bl	800db80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e362:	bf00      	nop
 800e364:	3710      	adds	r7, #16
 800e366:	46bd      	mov	sp, r7
 800e368:	bd80      	pop	{r7, pc}

0800e36a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e36a:	b580      	push	{r7, lr}
 800e36c:	b088      	sub	sp, #32
 800e36e:	af00      	add	r7, sp, #0
 800e370:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	e853 3f00 	ldrex	r3, [r3]
 800e37e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e380:	68bb      	ldr	r3, [r7, #8]
 800e382:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e386:	61fb      	str	r3, [r7, #28]
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	461a      	mov	r2, r3
 800e38e:	69fb      	ldr	r3, [r7, #28]
 800e390:	61bb      	str	r3, [r7, #24]
 800e392:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e394:	6979      	ldr	r1, [r7, #20]
 800e396:	69ba      	ldr	r2, [r7, #24]
 800e398:	e841 2300 	strex	r3, r2, [r1]
 800e39c:	613b      	str	r3, [r7, #16]
   return(result);
 800e39e:	693b      	ldr	r3, [r7, #16]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d1e6      	bne.n	800e372 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	2220      	movs	r2, #32
 800e3a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e3b2:	6878      	ldr	r0, [r7, #4]
 800e3b4:	f7ff fbda 	bl	800db6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e3b8:	bf00      	nop
 800e3ba:	3720      	adds	r7, #32
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}

0800e3c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e3c0:	b480      	push	{r7}
 800e3c2:	b083      	sub	sp, #12
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e3c8:	bf00      	nop
 800e3ca:	370c      	adds	r7, #12
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d2:	4770      	bx	lr

0800e3d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e3d4:	b480      	push	{r7}
 800e3d6:	b083      	sub	sp, #12
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e3dc:	bf00      	nop
 800e3de:	370c      	adds	r7, #12
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e6:	4770      	bx	lr

0800e3e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b085      	sub	sp, #20
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	d101      	bne.n	800e3fe <HAL_UARTEx_DisableFifoMode+0x16>
 800e3fa:	2302      	movs	r3, #2
 800e3fc:	e027      	b.n	800e44e <HAL_UARTEx_DisableFifoMode+0x66>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	2201      	movs	r2, #1
 800e402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2224      	movs	r2, #36	@ 0x24
 800e40a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	681a      	ldr	r2, [r3, #0]
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f022 0201 	bic.w	r2, r2, #1
 800e424:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e42c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	2200      	movs	r2, #0
 800e432:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	68fa      	ldr	r2, [r7, #12]
 800e43a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2220      	movs	r2, #32
 800e440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	2200      	movs	r2, #0
 800e448:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e44c:	2300      	movs	r3, #0
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3714      	adds	r7, #20
 800e452:	46bd      	mov	sp, r7
 800e454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e458:	4770      	bx	lr

0800e45a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b084      	sub	sp, #16
 800e45e:	af00      	add	r7, sp, #0
 800e460:	6078      	str	r0, [r7, #4]
 800e462:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e46a:	2b01      	cmp	r3, #1
 800e46c:	d101      	bne.n	800e472 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e46e:	2302      	movs	r3, #2
 800e470:	e02d      	b.n	800e4ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2201      	movs	r2, #1
 800e476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2224      	movs	r2, #36	@ 0x24
 800e47e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	681a      	ldr	r2, [r3, #0]
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f022 0201 	bic.w	r2, r2, #1
 800e498:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	689b      	ldr	r3, [r3, #8]
 800e4a0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	683a      	ldr	r2, [r7, #0]
 800e4aa:	430a      	orrs	r2, r1
 800e4ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f000 f850 	bl	800e554 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	68fa      	ldr	r2, [r7, #12]
 800e4ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2220      	movs	r2, #32
 800e4c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e4cc:	2300      	movs	r3, #0
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	3710      	adds	r7, #16
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}

0800e4d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e4d6:	b580      	push	{r7, lr}
 800e4d8:	b084      	sub	sp, #16
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	6078      	str	r0, [r7, #4]
 800e4de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d101      	bne.n	800e4ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e4ea:	2302      	movs	r3, #2
 800e4ec:	e02d      	b.n	800e54a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2224      	movs	r2, #36	@ 0x24
 800e4fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	681a      	ldr	r2, [r3, #0]
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	f022 0201 	bic.w	r2, r2, #1
 800e514:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	689b      	ldr	r3, [r3, #8]
 800e51c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	683a      	ldr	r2, [r7, #0]
 800e526:	430a      	orrs	r2, r1
 800e528:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e52a:	6878      	ldr	r0, [r7, #4]
 800e52c:	f000 f812 	bl	800e554 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	68fa      	ldr	r2, [r7, #12]
 800e536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2220      	movs	r2, #32
 800e53c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2200      	movs	r2, #0
 800e544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e548:	2300      	movs	r3, #0
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3710      	adds	r7, #16
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}
	...

0800e554 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e554:	b480      	push	{r7}
 800e556:	b085      	sub	sp, #20
 800e558:	af00      	add	r7, sp, #0
 800e55a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e560:	2b00      	cmp	r3, #0
 800e562:	d108      	bne.n	800e576 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2201      	movs	r2, #1
 800e568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	2201      	movs	r2, #1
 800e570:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e574:	e031      	b.n	800e5da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e576:	2308      	movs	r3, #8
 800e578:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e57a:	2308      	movs	r3, #8
 800e57c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	689b      	ldr	r3, [r3, #8]
 800e584:	0e5b      	lsrs	r3, r3, #25
 800e586:	b2db      	uxtb	r3, r3
 800e588:	f003 0307 	and.w	r3, r3, #7
 800e58c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	689b      	ldr	r3, [r3, #8]
 800e594:	0f5b      	lsrs	r3, r3, #29
 800e596:	b2db      	uxtb	r3, r3
 800e598:	f003 0307 	and.w	r3, r3, #7
 800e59c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e59e:	7bbb      	ldrb	r3, [r7, #14]
 800e5a0:	7b3a      	ldrb	r2, [r7, #12]
 800e5a2:	4911      	ldr	r1, [pc, #68]	@ (800e5e8 <UARTEx_SetNbDataToProcess+0x94>)
 800e5a4:	5c8a      	ldrb	r2, [r1, r2]
 800e5a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e5aa:	7b3a      	ldrb	r2, [r7, #12]
 800e5ac:	490f      	ldr	r1, [pc, #60]	@ (800e5ec <UARTEx_SetNbDataToProcess+0x98>)
 800e5ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e5b0:	fb93 f3f2 	sdiv	r3, r3, r2
 800e5b4:	b29a      	uxth	r2, r3
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e5bc:	7bfb      	ldrb	r3, [r7, #15]
 800e5be:	7b7a      	ldrb	r2, [r7, #13]
 800e5c0:	4909      	ldr	r1, [pc, #36]	@ (800e5e8 <UARTEx_SetNbDataToProcess+0x94>)
 800e5c2:	5c8a      	ldrb	r2, [r1, r2]
 800e5c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e5c8:	7b7a      	ldrb	r2, [r7, #13]
 800e5ca:	4908      	ldr	r1, [pc, #32]	@ (800e5ec <UARTEx_SetNbDataToProcess+0x98>)
 800e5cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e5ce:	fb93 f3f2 	sdiv	r3, r3, r2
 800e5d2:	b29a      	uxth	r2, r3
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e5da:	bf00      	nop
 800e5dc:	3714      	adds	r7, #20
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e4:	4770      	bx	lr
 800e5e6:	bf00      	nop
 800e5e8:	08011cf8 	.word	0x08011cf8
 800e5ec:	08011d00 	.word	0x08011d00

0800e5f0 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b086      	sub	sp, #24
 800e5f4:	af02      	add	r7, sp, #8
 800e5f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800e5fc:	f7f4 fd9c 	bl	8003138 <HAL_GetTick>
 800e600:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d102      	bne.n	800e60e <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800e608:	2301      	movs	r3, #1
 800e60a:	73fb      	strb	r3, [r7, #15]
 800e60c:	e137      	b.n	800e87e <HAL_XSPI_Init+0x28e>
    assert_param(IS_XSPI_WRAP_SIZE(hxspi->Init.WrapSize));
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	4a76      	ldr	r2, [pc, #472]	@ (800e7ec <HAL_XSPI_Init+0x1fc>)
 800e614:	4293      	cmp	r3, r2
 800e616:	d008      	beq.n	800e62a <HAL_XSPI_Init+0x3a>
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	4a74      	ldr	r2, [pc, #464]	@ (800e7f0 <HAL_XSPI_Init+0x200>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d003      	beq.n	800e62a <HAL_XSPI_Init+0x3a>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	4a73      	ldr	r2, [pc, #460]	@ (800e7f4 <HAL_XSPI_Init+0x204>)
 800e628:	4293      	cmp	r3, r2
    {
      assert_param(IS_OCTOSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    }
#if defined(HSPI1)
    if (IS_HSPI_ALL_INSTANCE(hxspi->Instance))
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	4a72      	ldr	r2, [pc, #456]	@ (800e7f8 <HAL_XSPI_Init+0x208>)
 800e630:	4293      	cmp	r3, r2
    {
      assert_param(IS_HSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    }
#endif /* HSPI1 */
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	4a6d      	ldr	r2, [pc, #436]	@ (800e7ec <HAL_XSPI_Init+0x1fc>)
 800e638:	4293      	cmp	r3, r2
 800e63a:	d008      	beq.n	800e64e <HAL_XSPI_Init+0x5e>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	4a6b      	ldr	r2, [pc, #428]	@ (800e7f0 <HAL_XSPI_Init+0x200>)
 800e642:	4293      	cmp	r3, r2
 800e644:	d003      	beq.n	800e64e <HAL_XSPI_Init+0x5e>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	4a6a      	ldr	r2, [pc, #424]	@ (800e7f4 <HAL_XSPI_Init+0x204>)
 800e64c:	4293      	cmp	r3, r2
    {
      assert_param(IS_XSPI_DLYB_BYPASS(hxspi->Init.DelayBlockBypass));
    }
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	4a66      	ldr	r2, [pc, #408]	@ (800e7ec <HAL_XSPI_Init+0x1fc>)
 800e654:	4293      	cmp	r3, r2
 800e656:	d008      	beq.n	800e66a <HAL_XSPI_Init+0x7a>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a64      	ldr	r2, [pc, #400]	@ (800e7f0 <HAL_XSPI_Init+0x200>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d003      	beq.n	800e66a <HAL_XSPI_Init+0x7a>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	4a63      	ldr	r2, [pc, #396]	@ (800e7f4 <HAL_XSPI_Init+0x204>)
 800e668:	4293      	cmp	r3, r2
    {
      assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    }
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2200      	movs	r2, #0
 800e66e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e674:	2b00      	cmp	r3, #0
 800e676:	f040 8102 	bne.w	800e87e <HAL_XSPI_Init+0x28e>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f7f3 fbe8 	bl	8001e50 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800e680:	f241 3188 	movw	r1, #5000	@ 0x1388
 800e684:	6878      	ldr	r0, [r7, #4]
 800e686:	f000 f8ff 	bl	800e888 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	689a      	ldr	r2, [r3, #8]
 800e690:	4b5a      	ldr	r3, [pc, #360]	@ (800e7fc <HAL_XSPI_Init+0x20c>)
 800e692:	4013      	ands	r3, r2
 800e694:	687a      	ldr	r2, [r7, #4]
 800e696:	68d1      	ldr	r1, [r2, #12]
 800e698:	687a      	ldr	r2, [r7, #4]
 800e69a:	6912      	ldr	r2, [r2, #16]
 800e69c:	0412      	lsls	r2, r2, #16
 800e69e:	4311      	orrs	r1, r2
 800e6a0:	687a      	ldr	r2, [r7, #4]
 800e6a2:	6952      	ldr	r2, [r2, #20]
 800e6a4:	3a01      	subs	r2, #1
 800e6a6:	0212      	lsls	r2, r2, #8
 800e6a8:	4311      	orrs	r1, r2
 800e6aa:	687a      	ldr	r2, [r7, #4]
 800e6ac:	69d2      	ldr	r2, [r2, #28]
 800e6ae:	4311      	orrs	r1, r2
 800e6b0:	687a      	ldr	r2, [r7, #4]
 800e6b2:	6812      	ldr	r2, [r2, #0]
 800e6b4:	430b      	orrs	r3, r1
 800e6b6:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure delay block bypass */
      if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	4a4b      	ldr	r2, [pc, #300]	@ (800e7ec <HAL_XSPI_Init+0x1fc>)
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	d00e      	beq.n	800e6e0 <HAL_XSPI_Init+0xf0>
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	4a4a      	ldr	r2, [pc, #296]	@ (800e7f0 <HAL_XSPI_Init+0x200>)
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d009      	beq.n	800e6e0 <HAL_XSPI_Init+0xf0>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	4a48      	ldr	r2, [pc, #288]	@ (800e7f4 <HAL_XSPI_Init+0x204>)
 800e6d2:	4293      	cmp	r3, r2
 800e6d4:	d004      	beq.n	800e6e0 <HAL_XSPI_Init+0xf0>
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	4a49      	ldr	r2, [pc, #292]	@ (800e800 <HAL_XSPI_Init+0x210>)
 800e6dc:	4293      	cmp	r3, r2
 800e6de:	d10a      	bne.n	800e6f6 <HAL_XSPI_Init+0x106>
      {
        MODIFY_REG(hxspi->Instance->DCR1, OCTOSPI_DCR1_DLYBYP, hxspi->Init.DelayBlockBypass);
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	689b      	ldr	r3, [r3, #8]
 800e6e6:	f023 0108 	bic.w	r1, r3, #8
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	430a      	orrs	r2, r1
 800e6f4:	609a      	str	r2, [r3, #8]
      }

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	68db      	ldr	r3, [r3, #12]
 800e6fc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6a1a      	ldr	r2, [r3, #32]
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	430a      	orrs	r2, r1
 800e70a:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	691b      	ldr	r3, [r3, #16]
 800e712:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e71a:	041a      	lsls	r2, r3, #16
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	430a      	orrs	r2, r1
 800e722:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	4a30      	ldr	r2, [pc, #192]	@ (800e7ec <HAL_XSPI_Init+0x1fc>)
 800e72a:	4293      	cmp	r3, r2
 800e72c:	d00e      	beq.n	800e74c <HAL_XSPI_Init+0x15c>
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	4a2f      	ldr	r2, [pc, #188]	@ (800e7f0 <HAL_XSPI_Init+0x200>)
 800e734:	4293      	cmp	r3, r2
 800e736:	d009      	beq.n	800e74c <HAL_XSPI_Init+0x15c>
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	4a2d      	ldr	r2, [pc, #180]	@ (800e7f4 <HAL_XSPI_Init+0x204>)
 800e73e:	4293      	cmp	r3, r2
 800e740:	d004      	beq.n	800e74c <HAL_XSPI_Init+0x15c>
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	4a2e      	ldr	r2, [pc, #184]	@ (800e800 <HAL_XSPI_Init+0x210>)
 800e748:	4293      	cmp	r3, r2
 800e74a:	d10a      	bne.n	800e762 <HAL_XSPI_Init+0x172>
      {
        MODIFY_REG(hxspi->Instance->DCR3, OCTOSPI_DCR3_MAXTRAN, \
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	691b      	ldr	r3, [r3, #16]
 800e752:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	430a      	orrs	r2, r1
 800e760:	611a      	str	r2, [r3, #16]
                   (hxspi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
      }

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	687a      	ldr	r2, [r7, #4]
 800e768:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e76a:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	685b      	ldr	r3, [r3, #4]
 800e77a:	3b01      	subs	r3, #1
 800e77c:	021a      	lsls	r2, r3, #8
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	430a      	orrs	r2, r1
 800e784:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e78a:	9300      	str	r3, [sp, #0]
 800e78c:	68bb      	ldr	r3, [r7, #8]
 800e78e:	2200      	movs	r2, #0
 800e790:	2120      	movs	r1, #32
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f000 f887 	bl	800e8a6 <XSPI_WaitFlagStateUntilTimeout>
 800e798:	4603      	mov	r3, r0
 800e79a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800e79c:	7bfb      	ldrb	r3, [r7, #15]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d16d      	bne.n	800e87e <HAL_XSPI_Init+0x28e>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	430a      	orrs	r2, r1
 800e7b6:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

#if defined(HSPI_CALFCR_FINE)
        if (IS_HSPI_ALL_INSTANCE(hxspi->Instance))
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4a0e      	ldr	r2, [pc, #56]	@ (800e7f8 <HAL_XSPI_Init+0x208>)
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d004      	beq.n	800e7cc <HAL_XSPI_Init+0x1dc>
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	4a0f      	ldr	r2, [pc, #60]	@ (800e804 <HAL_XSPI_Init+0x214>)
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d11d      	bne.n	800e808 <HAL_XSPI_Init+0x218>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e7d0:	9300      	str	r3, [sp, #0]
 800e7d2:	68bb      	ldr	r3, [r7, #8]
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	2120      	movs	r1, #32
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f000 f864 	bl	800e8a6 <XSPI_WaitFlagStateUntilTimeout>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
 800e7e2:	7bfb      	ldrb	r3, [r7, #15]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d00f      	beq.n	800e808 <HAL_XSPI_Init+0x218>
          {
            return status;
 800e7e8:	7bfb      	ldrb	r3, [r7, #15]
 800e7ea:	e049      	b.n	800e880 <HAL_XSPI_Init+0x290>
 800e7ec:	420d1400 	.word	0x420d1400
 800e7f0:	520d1400 	.word	0x520d1400
 800e7f4:	420d2400 	.word	0x420d2400
 800e7f8:	420d3400 	.word	0x420d3400
 800e7fc:	f8e0c0fc 	.word	0xf8e0c0fc
 800e800:	520d2400 	.word	0x520d2400
 800e804:	520d3400 	.word	0x520d3400
          }
        }
#endif /* HSPI_CALFCR_FINE */
        /* Configure Dual Memory mode */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_DMM, hxspi->Init.MemoryMode);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	689a      	ldr	r2, [r3, #8]
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	430a      	orrs	r2, r1
 800e81c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800e826:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e832:	431a      	orrs	r2, r3
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	430a      	orrs	r2, r1
 800e83a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	681a      	ldr	r2, [r3, #0]
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f042 0201 	orr.w	r2, r2, #1
 800e84c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	699b      	ldr	r3, [r3, #24]
 800e852:	2b02      	cmp	r3, #2
 800e854:	d107      	bne.n	800e866 <HAL_XSPI_Init+0x276>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	689a      	ldr	r2, [r3, #8]
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	f042 0202 	orr.w	r2, r2, #2
 800e864:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	68db      	ldr	r3, [r3, #12]
 800e86a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e86e:	d103      	bne.n	800e878 <HAL_XSPI_Init+0x288>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2201      	movs	r2, #1
 800e874:	655a      	str	r2, [r3, #84]	@ 0x54
 800e876:	e002      	b.n	800e87e <HAL_XSPI_Init+0x28e>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2202      	movs	r2, #2
 800e87c:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
 800e87e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e880:	4618      	mov	r0, r3
 800e882:	3710      	adds	r7, #16
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 800e888:	b480      	push	{r7}
 800e88a:	b083      	sub	sp, #12
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
 800e890:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	683a      	ldr	r2, [r7, #0]
 800e896:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
 800e898:	2300      	movs	r3, #0
}
 800e89a:	4618      	mov	r0, r3
 800e89c:	370c      	adds	r7, #12
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a4:	4770      	bx	lr

0800e8a6 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800e8a6:	b580      	push	{r7, lr}
 800e8a8:	b084      	sub	sp, #16
 800e8aa:	af00      	add	r7, sp, #0
 800e8ac:	60f8      	str	r0, [r7, #12]
 800e8ae:	60b9      	str	r1, [r7, #8]
 800e8b0:	603b      	str	r3, [r7, #0]
 800e8b2:	4613      	mov	r3, r2
 800e8b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 800e8b6:	e019      	b.n	800e8ec <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8be:	d015      	beq.n	800e8ec <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e8c0:	f7f4 fc3a 	bl	8003138 <HAL_GetTick>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	1ad3      	subs	r3, r2, r3
 800e8ca:	69ba      	ldr	r2, [r7, #24]
 800e8cc:	429a      	cmp	r2, r3
 800e8ce:	d302      	bcc.n	800e8d6 <XSPI_WaitFlagStateUntilTimeout+0x30>
 800e8d0:	69bb      	ldr	r3, [r7, #24]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d10a      	bne.n	800e8ec <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	2202      	movs	r2, #2
 800e8da:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8e0:	f043 0201 	orr.w	r2, r3, #1
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 800e8e8:	2303      	movs	r3, #3
 800e8ea:	e00e      	b.n	800e90a <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	6a1a      	ldr	r2, [r3, #32]
 800e8f2:	68bb      	ldr	r3, [r7, #8]
 800e8f4:	4013      	ands	r3, r2
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	bf14      	ite	ne
 800e8fa:	2301      	movne	r3, #1
 800e8fc:	2300      	moveq	r3, #0
 800e8fe:	b2db      	uxtb	r3, r3
 800e900:	461a      	mov	r2, r3
 800e902:	79fb      	ldrb	r3, [r7, #7]
 800e904:	429a      	cmp	r2, r3
 800e906:	d1d7      	bne.n	800e8b8 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e908:	2300      	movs	r3, #0
}
 800e90a:	4618      	mov	r0, r3
 800e90c:	3710      	adds	r7, #16
 800e90e:	46bd      	mov	sp, r7
 800e910:	bd80      	pop	{r7, pc}

0800e912 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e912:	b084      	sub	sp, #16
 800e914:	b580      	push	{r7, lr}
 800e916:	b084      	sub	sp, #16
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
 800e91c:	f107 001c 	add.w	r0, r7, #28
 800e920:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800e924:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e928:	2b03      	cmp	r3, #3
 800e92a:	d105      	bne.n	800e938 <USB_CoreInit+0x26>
  {
    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	68db      	ldr	r3, [r3, #12]
 800e930:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	60da      	str	r2, [r3, #12]
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f000 fa95 	bl	800ee68 <USB_CoreReset>
 800e93e:	4603      	mov	r3, r0
 800e940:	73fb      	strb	r3, [r7, #15]

  if (cfg.dma_enable == 1U)
 800e942:	7fbb      	ldrb	r3, [r7, #30]
 800e944:	2b01      	cmp	r3, #1
 800e946:	d111      	bne.n	800e96c <USB_CoreInit+0x5a>
  {
    USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	689b      	ldr	r3, [r3, #8]
 800e94c:	f023 021e 	bic.w	r2, r3, #30
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	689b      	ldr	r3, [r3, #8]
 800e958:	f043 0206 	orr.w	r2, r3, #6
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	689b      	ldr	r3, [r3, #8]
 800e964:	f043 0220 	orr.w	r2, r3, #32
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	609a      	str	r2, [r3, #8]
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800e96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3710      	adds	r7, #16
 800e972:	46bd      	mov	sp, r7
 800e974:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e978:	b004      	add	sp, #16
 800e97a:	4770      	bx	lr

0800e97c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e97c:	b480      	push	{r7}
 800e97e:	b083      	sub	sp, #12
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	689b      	ldr	r3, [r3, #8]
 800e988:	f023 0201 	bic.w	r2, r3, #1
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e990:	2300      	movs	r3, #0
}
 800e992:	4618      	mov	r0, r3
 800e994:	370c      	adds	r7, #12
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr

0800e99e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e99e:	b580      	push	{r7, lr}
 800e9a0:	b084      	sub	sp, #16
 800e9a2:	af00      	add	r7, sp, #0
 800e9a4:	6078      	str	r0, [r7, #4]
 800e9a6:	460b      	mov	r3, r1
 800e9a8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	68db      	ldr	r3, [r3, #12]
 800e9b2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e9ba:	78fb      	ldrb	r3, [r7, #3]
 800e9bc:	2b01      	cmp	r3, #1
 800e9be:	d115      	bne.n	800e9ec <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	68db      	ldr	r3, [r3, #12]
 800e9c4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e9cc:	200a      	movs	r0, #10
 800e9ce:	f7f4 fbbf 	bl	8003150 <HAL_Delay>
      ms += 10U;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	330a      	adds	r3, #10
 800e9d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f000 fa37 	bl	800ee4c <USB_GetMode>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	2b01      	cmp	r3, #1
 800e9e2:	d01e      	beq.n	800ea22 <USB_SetCurrentMode+0x84>
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2bc7      	cmp	r3, #199	@ 0xc7
 800e9e8:	d9f0      	bls.n	800e9cc <USB_SetCurrentMode+0x2e>
 800e9ea:	e01a      	b.n	800ea22 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e9ec:	78fb      	ldrb	r3, [r7, #3]
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d115      	bne.n	800ea1e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	68db      	ldr	r3, [r3, #12]
 800e9f6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e9fe:	200a      	movs	r0, #10
 800ea00:	f7f4 fba6 	bl	8003150 <HAL_Delay>
      ms += 10U;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	330a      	adds	r3, #10
 800ea08:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f000 fa1e 	bl	800ee4c <USB_GetMode>
 800ea10:	4603      	mov	r3, r0
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d005      	beq.n	800ea22 <USB_SetCurrentMode+0x84>
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	2bc7      	cmp	r3, #199	@ 0xc7
 800ea1a:	d9f0      	bls.n	800e9fe <USB_SetCurrentMode+0x60>
 800ea1c:	e001      	b.n	800ea22 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ea1e:	2301      	movs	r3, #1
 800ea20:	e005      	b.n	800ea2e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	2bc8      	cmp	r3, #200	@ 0xc8
 800ea26:	d101      	bne.n	800ea2c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ea28:	2301      	movs	r3, #1
 800ea2a:	e000      	b.n	800ea2e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ea2c:	2300      	movs	r3, #0
}
 800ea2e:	4618      	mov	r0, r3
 800ea30:	3710      	adds	r7, #16
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bd80      	pop	{r7, pc}
	...

0800ea38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ea38:	b084      	sub	sp, #16
 800ea3a:	b580      	push	{r7, lr}
 800ea3c:	b086      	sub	sp, #24
 800ea3e:	af00      	add	r7, sp, #0
 800ea40:	6078      	str	r0, [r7, #4]
 800ea42:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ea46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ea52:	2300      	movs	r3, #0
 800ea54:	613b      	str	r3, [r7, #16]
 800ea56:	e009      	b.n	800ea6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ea58:	687a      	ldr	r2, [r7, #4]
 800ea5a:	693b      	ldr	r3, [r7, #16]
 800ea5c:	3340      	adds	r3, #64	@ 0x40
 800ea5e:	009b      	lsls	r3, r3, #2
 800ea60:	4413      	add	r3, r2
 800ea62:	2200      	movs	r2, #0
 800ea64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	3301      	adds	r3, #1
 800ea6a:	613b      	str	r3, [r7, #16]
 800ea6c:	693b      	ldr	r3, [r7, #16]
 800ea6e:	2b0e      	cmp	r3, #14
 800ea70:	d9f2      	bls.n	800ea58 <USB_DevInit+0x20>
  }

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  /* Disable USB PHY pulldown resistors */
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea76:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ea7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d11c      	bne.n	800eac0 <USB_DevInit+0x88>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ea8c:	685b      	ldr	r3, [r3, #4]
 800ea8e:	68fa      	ldr	r2, [r7, #12]
 800ea90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ea94:	f043 0302 	orr.w	r3, r3, #2
 800ea98:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea9e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eaaa:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eab6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	639a      	str	r2, [r3, #56]	@ 0x38
 800eabe:	e011      	b.n	800eae4 <USB_DevInit+0xac>
  else
  {
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    /* B-peripheral session valid override disable */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eac4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ead0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eadc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eaea:	461a      	mov	r2, r3
 800eaec:	2300      	movs	r3, #0
 800eaee:	6013      	str	r3, [r2, #0]

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800eaf0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800eaf4:	2b03      	cmp	r3, #3
 800eaf6:	d10d      	bne.n	800eb14 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800eaf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d104      	bne.n	800eb0a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800eb00:	2100      	movs	r1, #0
 800eb02:	6878      	ldr	r0, [r7, #4]
 800eb04:	f000 f968 	bl	800edd8 <USB_SetDevSpeed>
 800eb08:	e008      	b.n	800eb1c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800eb0a:	2101      	movs	r1, #1
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	f000 f963 	bl	800edd8 <USB_SetDevSpeed>
 800eb12:	e003      	b.n	800eb1c <USB_DevInit+0xe4>
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800eb14:	2103      	movs	r1, #3
 800eb16:	6878      	ldr	r0, [r7, #4]
 800eb18:	f000 f95e 	bl	800edd8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800eb1c:	2110      	movs	r1, #16
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f000 f8fa 	bl	800ed18 <USB_FlushTxFifo>
 800eb24:	4603      	mov	r3, r0
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d001      	beq.n	800eb2e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f000 f924 	bl	800ed7c <USB_FlushRxFifo>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d001      	beq.n	800eb3e <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb44:	461a      	mov	r2, r3
 800eb46:	2300      	movs	r3, #0
 800eb48:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb50:	461a      	mov	r2, r3
 800eb52:	2300      	movs	r3, #0
 800eb54:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb5c:	461a      	mov	r2, r3
 800eb5e:	2300      	movs	r3, #0
 800eb60:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb62:	2300      	movs	r3, #0
 800eb64:	613b      	str	r3, [r7, #16]
 800eb66:	e043      	b.n	800ebf0 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800eb68:	693b      	ldr	r3, [r7, #16]
 800eb6a:	015a      	lsls	r2, r3, #5
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	4413      	add	r3, r2
 800eb70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb7e:	d118      	bne.n	800ebb2 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d10a      	bne.n	800eb9c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	015a      	lsls	r2, r3, #5
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	4413      	add	r3, r2
 800eb8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb92:	461a      	mov	r2, r3
 800eb94:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800eb98:	6013      	str	r3, [r2, #0]
 800eb9a:	e013      	b.n	800ebc4 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800eb9c:	693b      	ldr	r3, [r7, #16]
 800eb9e:	015a      	lsls	r2, r3, #5
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	4413      	add	r3, r2
 800eba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eba8:	461a      	mov	r2, r3
 800ebaa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ebae:	6013      	str	r3, [r2, #0]
 800ebb0:	e008      	b.n	800ebc4 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ebb2:	693b      	ldr	r3, [r7, #16]
 800ebb4:	015a      	lsls	r2, r3, #5
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	4413      	add	r3, r2
 800ebba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebbe:	461a      	mov	r2, r3
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	015a      	lsls	r2, r3, #5
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	4413      	add	r3, r2
 800ebcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebd0:	461a      	mov	r2, r3
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	015a      	lsls	r2, r3, #5
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	4413      	add	r3, r2
 800ebde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ebe8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ebea:	693b      	ldr	r3, [r7, #16]
 800ebec:	3301      	adds	r3, #1
 800ebee:	613b      	str	r3, [r7, #16]
 800ebf0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ebf4:	461a      	mov	r2, r3
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	4293      	cmp	r3, r2
 800ebfa:	d3b5      	bcc.n	800eb68 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	613b      	str	r3, [r7, #16]
 800ec00:	e043      	b.n	800ec8a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ec02:	693b      	ldr	r3, [r7, #16]
 800ec04:	015a      	lsls	r2, r3, #5
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	4413      	add	r3, r2
 800ec0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ec14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ec18:	d118      	bne.n	800ec4c <USB_DevInit+0x214>
    {
      if (i == 0U)
 800ec1a:	693b      	ldr	r3, [r7, #16]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d10a      	bne.n	800ec36 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ec20:	693b      	ldr	r3, [r7, #16]
 800ec22:	015a      	lsls	r2, r3, #5
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	4413      	add	r3, r2
 800ec28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec2c:	461a      	mov	r2, r3
 800ec2e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ec32:	6013      	str	r3, [r2, #0]
 800ec34:	e013      	b.n	800ec5e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ec36:	693b      	ldr	r3, [r7, #16]
 800ec38:	015a      	lsls	r2, r3, #5
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	4413      	add	r3, r2
 800ec3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec42:	461a      	mov	r2, r3
 800ec44:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ec48:	6013      	str	r3, [r2, #0]
 800ec4a:	e008      	b.n	800ec5e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ec4c:	693b      	ldr	r3, [r7, #16]
 800ec4e:	015a      	lsls	r2, r3, #5
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	4413      	add	r3, r2
 800ec54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec58:	461a      	mov	r2, r3
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	015a      	lsls	r2, r3, #5
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	4413      	add	r3, r2
 800ec66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ec70:	693b      	ldr	r3, [r7, #16]
 800ec72:	015a      	lsls	r2, r3, #5
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	4413      	add	r3, r2
 800ec78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec7c:	461a      	mov	r2, r3
 800ec7e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ec82:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ec84:	693b      	ldr	r3, [r7, #16]
 800ec86:	3301      	adds	r3, #1
 800ec88:	613b      	str	r3, [r7, #16]
 800ec8a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ec8e:	461a      	mov	r2, r3
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	4293      	cmp	r3, r2
 800ec94:	d3b5      	bcc.n	800ec02 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ec9c:	691b      	ldr	r3, [r3, #16]
 800ec9e:	68fa      	ldr	r2, [r7, #12]
 800eca0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eca8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	2200      	movs	r2, #0
 800ecae:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ecb6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ecb8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d105      	bne.n	800eccc <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	699b      	ldr	r3, [r3, #24]
 800ecc4:	f043 0210 	orr.w	r2, r3, #16
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	699a      	ldr	r2, [r3, #24]
 800ecd0:	4b10      	ldr	r3, [pc, #64]	@ (800ed14 <USB_DevInit+0x2dc>)
 800ecd2:	4313      	orrs	r3, r2
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ecd8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d005      	beq.n	800ecec <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	699b      	ldr	r3, [r3, #24]
 800ece4:	f043 0208 	orr.w	r2, r3, #8
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ecec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ecf0:	2b01      	cmp	r3, #1
 800ecf2:	d107      	bne.n	800ed04 <USB_DevInit+0x2cc>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	699b      	ldr	r3, [r3, #24]
 800ecf8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ecfc:	f043 0304 	orr.w	r3, r3, #4
 800ed00:	687a      	ldr	r2, [r7, #4]
 800ed02:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ed04:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	3718      	adds	r7, #24
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ed10:	b004      	add	sp, #16
 800ed12:	4770      	bx	lr
 800ed14:	803c3800 	.word	0x803c3800

0800ed18 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b085      	sub	sp, #20
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
 800ed20:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ed22:	2300      	movs	r3, #0
 800ed24:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	3301      	adds	r3, #1
 800ed2a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ed32:	d901      	bls.n	800ed38 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ed34:	2303      	movs	r3, #3
 800ed36:	e01b      	b.n	800ed70 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	691b      	ldr	r3, [r3, #16]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	daf2      	bge.n	800ed26 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ed40:	2300      	movs	r3, #0
 800ed42:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	019b      	lsls	r3, r3, #6
 800ed48:	f043 0220 	orr.w	r2, r3, #32
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	3301      	adds	r3, #1
 800ed54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ed5c:	d901      	bls.n	800ed62 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ed5e:	2303      	movs	r3, #3
 800ed60:	e006      	b.n	800ed70 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	691b      	ldr	r3, [r3, #16]
 800ed66:	f003 0320 	and.w	r3, r3, #32
 800ed6a:	2b20      	cmp	r3, #32
 800ed6c:	d0f0      	beq.n	800ed50 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ed6e:	2300      	movs	r3, #0
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3714      	adds	r7, #20
 800ed74:	46bd      	mov	sp, r7
 800ed76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7a:	4770      	bx	lr

0800ed7c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ed7c:	b480      	push	{r7}
 800ed7e:	b085      	sub	sp, #20
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ed84:	2300      	movs	r3, #0
 800ed86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ed94:	d901      	bls.n	800ed9a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ed96:	2303      	movs	r3, #3
 800ed98:	e018      	b.n	800edcc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	daf2      	bge.n	800ed88 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800eda2:	2300      	movs	r3, #0
 800eda4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2210      	movs	r2, #16
 800edaa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	3301      	adds	r3, #1
 800edb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800edb8:	d901      	bls.n	800edbe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800edba:	2303      	movs	r3, #3
 800edbc:	e006      	b.n	800edcc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	691b      	ldr	r3, [r3, #16]
 800edc2:	f003 0310 	and.w	r3, r3, #16
 800edc6:	2b10      	cmp	r3, #16
 800edc8:	d0f0      	beq.n	800edac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800edca:	2300      	movs	r3, #0
}
 800edcc:	4618      	mov	r0, r3
 800edce:	3714      	adds	r7, #20
 800edd0:	46bd      	mov	sp, r7
 800edd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd6:	4770      	bx	lr

0800edd8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800edd8:	b480      	push	{r7}
 800edda:	b085      	sub	sp, #20
 800eddc:	af00      	add	r7, sp, #0
 800edde:	6078      	str	r0, [r7, #4]
 800ede0:	460b      	mov	r3, r1
 800ede2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edee:	681a      	ldr	r2, [r3, #0]
 800edf0:	78fb      	ldrb	r3, [r7, #3]
 800edf2:	68f9      	ldr	r1, [r7, #12]
 800edf4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800edf8:	4313      	orrs	r3, r2
 800edfa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800edfc:	2300      	movs	r3, #0
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	3714      	adds	r7, #20
 800ee02:	46bd      	mov	sp, r7
 800ee04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee08:	4770      	bx	lr

0800ee0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ee0a:	b480      	push	{r7}
 800ee0c:	b085      	sub	sp, #20
 800ee0e:	af00      	add	r7, sp, #0
 800ee10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	68fa      	ldr	r2, [r7, #12]
 800ee20:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ee24:	f023 0303 	bic.w	r3, r3, #3
 800ee28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee30:	685b      	ldr	r3, [r3, #4]
 800ee32:	68fa      	ldr	r2, [r7, #12]
 800ee34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ee38:	f043 0302 	orr.w	r3, r3, #2
 800ee3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ee3e:	2300      	movs	r3, #0
}
 800ee40:	4618      	mov	r0, r3
 800ee42:	3714      	adds	r7, #20
 800ee44:	46bd      	mov	sp, r7
 800ee46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4a:	4770      	bx	lr

0800ee4c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ee4c:	b480      	push	{r7}
 800ee4e:	b083      	sub	sp, #12
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	695b      	ldr	r3, [r3, #20]
 800ee58:	f003 0301 	and.w	r3, r3, #1
}
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	370c      	adds	r7, #12
 800ee60:	46bd      	mov	sp, r7
 800ee62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee66:	4770      	bx	lr

0800ee68 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b085      	sub	sp, #20
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ee70:	2300      	movs	r3, #0
 800ee72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	3301      	adds	r3, #1
 800ee78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ee80:	d901      	bls.n	800ee86 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ee82:	2303      	movs	r3, #3
 800ee84:	e022      	b.n	800eecc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	691b      	ldr	r3, [r3, #16]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	daf2      	bge.n	800ee74 <USB_CoreReset+0xc>

  count = 10U;
 800ee8e:	230a      	movs	r3, #10
 800ee90:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800ee92:	e002      	b.n	800ee9a <USB_CoreReset+0x32>
  {
    count--;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	3b01      	subs	r3, #1
 800ee98:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d1f9      	bne.n	800ee94 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	691b      	ldr	r3, [r3, #16]
 800eea4:	f043 0201 	orr.w	r2, r3, #1
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	3301      	adds	r3, #1
 800eeb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eeb8:	d901      	bls.n	800eebe <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800eeba:	2303      	movs	r3, #3
 800eebc:	e006      	b.n	800eecc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	691b      	ldr	r3, [r3, #16]
 800eec2:	f003 0301 	and.w	r3, r3, #1
 800eec6:	2b01      	cmp	r3, #1
 800eec8:	d0f0      	beq.n	800eeac <USB_CoreReset+0x44>

  return HAL_OK;
 800eeca:	2300      	movs	r3, #0
}
 800eecc:	4618      	mov	r0, r3
 800eece:	3714      	adds	r7, #20
 800eed0:	46bd      	mov	sp, r7
 800eed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed6:	4770      	bx	lr

0800eed8 <__cvt>:
 800eed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eedc:	ec57 6b10 	vmov	r6, r7, d0
 800eee0:	2f00      	cmp	r7, #0
 800eee2:	460c      	mov	r4, r1
 800eee4:	4619      	mov	r1, r3
 800eee6:	463b      	mov	r3, r7
 800eee8:	bfb4      	ite	lt
 800eeea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800eeee:	2300      	movge	r3, #0
 800eef0:	4691      	mov	r9, r2
 800eef2:	bfbf      	itttt	lt
 800eef4:	4632      	movlt	r2, r6
 800eef6:	461f      	movlt	r7, r3
 800eef8:	232d      	movlt	r3, #45	@ 0x2d
 800eefa:	4616      	movlt	r6, r2
 800eefc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ef00:	700b      	strb	r3, [r1, #0]
 800ef02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ef04:	f023 0820 	bic.w	r8, r3, #32
 800ef08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ef0c:	d005      	beq.n	800ef1a <__cvt+0x42>
 800ef0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ef12:	d100      	bne.n	800ef16 <__cvt+0x3e>
 800ef14:	3401      	adds	r4, #1
 800ef16:	2102      	movs	r1, #2
 800ef18:	e000      	b.n	800ef1c <__cvt+0x44>
 800ef1a:	2103      	movs	r1, #3
 800ef1c:	ab03      	add	r3, sp, #12
 800ef1e:	4622      	mov	r2, r4
 800ef20:	9301      	str	r3, [sp, #4]
 800ef22:	ab02      	add	r3, sp, #8
 800ef24:	ec47 6b10 	vmov	d0, r6, r7
 800ef28:	9300      	str	r3, [sp, #0]
 800ef2a:	4653      	mov	r3, sl
 800ef2c:	f000 fe84 	bl	800fc38 <_dtoa_r>
 800ef30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ef34:	4605      	mov	r5, r0
 800ef36:	d119      	bne.n	800ef6c <__cvt+0x94>
 800ef38:	f019 0f01 	tst.w	r9, #1
 800ef3c:	d00e      	beq.n	800ef5c <__cvt+0x84>
 800ef3e:	eb00 0904 	add.w	r9, r0, r4
 800ef42:	2200      	movs	r2, #0
 800ef44:	2300      	movs	r3, #0
 800ef46:	4630      	mov	r0, r6
 800ef48:	4639      	mov	r1, r7
 800ef4a:	f7f1 fde1 	bl	8000b10 <__aeabi_dcmpeq>
 800ef4e:	b108      	cbz	r0, 800ef54 <__cvt+0x7c>
 800ef50:	f8cd 900c 	str.w	r9, [sp, #12]
 800ef54:	2230      	movs	r2, #48	@ 0x30
 800ef56:	9b03      	ldr	r3, [sp, #12]
 800ef58:	454b      	cmp	r3, r9
 800ef5a:	d31e      	bcc.n	800ef9a <__cvt+0xc2>
 800ef5c:	9b03      	ldr	r3, [sp, #12]
 800ef5e:	4628      	mov	r0, r5
 800ef60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef62:	1b5b      	subs	r3, r3, r5
 800ef64:	6013      	str	r3, [r2, #0]
 800ef66:	b004      	add	sp, #16
 800ef68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ef70:	eb00 0904 	add.w	r9, r0, r4
 800ef74:	d1e5      	bne.n	800ef42 <__cvt+0x6a>
 800ef76:	7803      	ldrb	r3, [r0, #0]
 800ef78:	2b30      	cmp	r3, #48	@ 0x30
 800ef7a:	d10a      	bne.n	800ef92 <__cvt+0xba>
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	2300      	movs	r3, #0
 800ef80:	4630      	mov	r0, r6
 800ef82:	4639      	mov	r1, r7
 800ef84:	f7f1 fdc4 	bl	8000b10 <__aeabi_dcmpeq>
 800ef88:	b918      	cbnz	r0, 800ef92 <__cvt+0xba>
 800ef8a:	f1c4 0401 	rsb	r4, r4, #1
 800ef8e:	f8ca 4000 	str.w	r4, [sl]
 800ef92:	f8da 3000 	ldr.w	r3, [sl]
 800ef96:	4499      	add	r9, r3
 800ef98:	e7d3      	b.n	800ef42 <__cvt+0x6a>
 800ef9a:	1c59      	adds	r1, r3, #1
 800ef9c:	9103      	str	r1, [sp, #12]
 800ef9e:	701a      	strb	r2, [r3, #0]
 800efa0:	e7d9      	b.n	800ef56 <__cvt+0x7e>

0800efa2 <__exponent>:
 800efa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800efa4:	2900      	cmp	r1, #0
 800efa6:	7002      	strb	r2, [r0, #0]
 800efa8:	bfba      	itte	lt
 800efaa:	4249      	neglt	r1, r1
 800efac:	232d      	movlt	r3, #45	@ 0x2d
 800efae:	232b      	movge	r3, #43	@ 0x2b
 800efb0:	2909      	cmp	r1, #9
 800efb2:	7043      	strb	r3, [r0, #1]
 800efb4:	dd28      	ble.n	800f008 <__exponent+0x66>
 800efb6:	f10d 0307 	add.w	r3, sp, #7
 800efba:	270a      	movs	r7, #10
 800efbc:	461d      	mov	r5, r3
 800efbe:	461a      	mov	r2, r3
 800efc0:	3b01      	subs	r3, #1
 800efc2:	fbb1 f6f7 	udiv	r6, r1, r7
 800efc6:	fb07 1416 	mls	r4, r7, r6, r1
 800efca:	3430      	adds	r4, #48	@ 0x30
 800efcc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800efd0:	460c      	mov	r4, r1
 800efd2:	4631      	mov	r1, r6
 800efd4:	2c63      	cmp	r4, #99	@ 0x63
 800efd6:	dcf2      	bgt.n	800efbe <__exponent+0x1c>
 800efd8:	3130      	adds	r1, #48	@ 0x30
 800efda:	1e94      	subs	r4, r2, #2
 800efdc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800efe0:	1c41      	adds	r1, r0, #1
 800efe2:	4623      	mov	r3, r4
 800efe4:	42ab      	cmp	r3, r5
 800efe6:	d30a      	bcc.n	800effe <__exponent+0x5c>
 800efe8:	f10d 0309 	add.w	r3, sp, #9
 800efec:	1a9b      	subs	r3, r3, r2
 800efee:	42ac      	cmp	r4, r5
 800eff0:	bf88      	it	hi
 800eff2:	2300      	movhi	r3, #0
 800eff4:	3302      	adds	r3, #2
 800eff6:	4403      	add	r3, r0
 800eff8:	1a18      	subs	r0, r3, r0
 800effa:	b003      	add	sp, #12
 800effc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800effe:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f002:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f006:	e7ed      	b.n	800efe4 <__exponent+0x42>
 800f008:	2330      	movs	r3, #48	@ 0x30
 800f00a:	3130      	adds	r1, #48	@ 0x30
 800f00c:	7083      	strb	r3, [r0, #2]
 800f00e:	1d03      	adds	r3, r0, #4
 800f010:	70c1      	strb	r1, [r0, #3]
 800f012:	e7f1      	b.n	800eff8 <__exponent+0x56>

0800f014 <_printf_float>:
 800f014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f018:	b08d      	sub	sp, #52	@ 0x34
 800f01a:	460c      	mov	r4, r1
 800f01c:	4616      	mov	r6, r2
 800f01e:	461f      	mov	r7, r3
 800f020:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f024:	4605      	mov	r5, r0
 800f026:	f000 fcf3 	bl	800fa10 <_localeconv_r>
 800f02a:	6803      	ldr	r3, [r0, #0]
 800f02c:	4618      	mov	r0, r3
 800f02e:	9304      	str	r3, [sp, #16]
 800f030:	f7f1 f942 	bl	80002b8 <strlen>
 800f034:	2300      	movs	r3, #0
 800f036:	9005      	str	r0, [sp, #20]
 800f038:	930a      	str	r3, [sp, #40]	@ 0x28
 800f03a:	f8d8 3000 	ldr.w	r3, [r8]
 800f03e:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f042:	3307      	adds	r3, #7
 800f044:	f8d4 b000 	ldr.w	fp, [r4]
 800f048:	f023 0307 	bic.w	r3, r3, #7
 800f04c:	f103 0208 	add.w	r2, r3, #8
 800f050:	f8c8 2000 	str.w	r2, [r8]
 800f054:	f04f 32ff 	mov.w	r2, #4294967295
 800f058:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f05c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f060:	f8cd 8018 	str.w	r8, [sp, #24]
 800f064:	9307      	str	r3, [sp, #28]
 800f066:	4b9d      	ldr	r3, [pc, #628]	@ (800f2dc <_printf_float+0x2c8>)
 800f068:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f06c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f070:	f7f1 fd80 	bl	8000b74 <__aeabi_dcmpun>
 800f074:	bb70      	cbnz	r0, 800f0d4 <_printf_float+0xc0>
 800f076:	f04f 32ff 	mov.w	r2, #4294967295
 800f07a:	4b98      	ldr	r3, [pc, #608]	@ (800f2dc <_printf_float+0x2c8>)
 800f07c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f080:	f7f1 fd5a 	bl	8000b38 <__aeabi_dcmple>
 800f084:	bb30      	cbnz	r0, 800f0d4 <_printf_float+0xc0>
 800f086:	2200      	movs	r2, #0
 800f088:	2300      	movs	r3, #0
 800f08a:	4640      	mov	r0, r8
 800f08c:	4649      	mov	r1, r9
 800f08e:	f7f1 fd49 	bl	8000b24 <__aeabi_dcmplt>
 800f092:	b110      	cbz	r0, 800f09a <_printf_float+0x86>
 800f094:	232d      	movs	r3, #45	@ 0x2d
 800f096:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f09a:	4a91      	ldr	r2, [pc, #580]	@ (800f2e0 <_printf_float+0x2cc>)
 800f09c:	4b91      	ldr	r3, [pc, #580]	@ (800f2e4 <_printf_float+0x2d0>)
 800f09e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f0a2:	bf8c      	ite	hi
 800f0a4:	4690      	movhi	r8, r2
 800f0a6:	4698      	movls	r8, r3
 800f0a8:	2303      	movs	r3, #3
 800f0aa:	f04f 0900 	mov.w	r9, #0
 800f0ae:	6123      	str	r3, [r4, #16]
 800f0b0:	f02b 0304 	bic.w	r3, fp, #4
 800f0b4:	6023      	str	r3, [r4, #0]
 800f0b6:	4633      	mov	r3, r6
 800f0b8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f0ba:	4621      	mov	r1, r4
 800f0bc:	4628      	mov	r0, r5
 800f0be:	9700      	str	r7, [sp, #0]
 800f0c0:	f000 f9d2 	bl	800f468 <_printf_common>
 800f0c4:	3001      	adds	r0, #1
 800f0c6:	f040 808d 	bne.w	800f1e4 <_printf_float+0x1d0>
 800f0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ce:	b00d      	add	sp, #52	@ 0x34
 800f0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0d4:	4642      	mov	r2, r8
 800f0d6:	464b      	mov	r3, r9
 800f0d8:	4640      	mov	r0, r8
 800f0da:	4649      	mov	r1, r9
 800f0dc:	f7f1 fd4a 	bl	8000b74 <__aeabi_dcmpun>
 800f0e0:	b140      	cbz	r0, 800f0f4 <_printf_float+0xe0>
 800f0e2:	464b      	mov	r3, r9
 800f0e4:	4a80      	ldr	r2, [pc, #512]	@ (800f2e8 <_printf_float+0x2d4>)
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	bfbc      	itt	lt
 800f0ea:	232d      	movlt	r3, #45	@ 0x2d
 800f0ec:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f0f0:	4b7e      	ldr	r3, [pc, #504]	@ (800f2ec <_printf_float+0x2d8>)
 800f0f2:	e7d4      	b.n	800f09e <_printf_float+0x8a>
 800f0f4:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f0f8:	6863      	ldr	r3, [r4, #4]
 800f0fa:	9206      	str	r2, [sp, #24]
 800f0fc:	1c5a      	adds	r2, r3, #1
 800f0fe:	d13b      	bne.n	800f178 <_printf_float+0x164>
 800f100:	2306      	movs	r3, #6
 800f102:	6063      	str	r3, [r4, #4]
 800f104:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f108:	2300      	movs	r3, #0
 800f10a:	4628      	mov	r0, r5
 800f10c:	6022      	str	r2, [r4, #0]
 800f10e:	9303      	str	r3, [sp, #12]
 800f110:	ab0a      	add	r3, sp, #40	@ 0x28
 800f112:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f116:	ab09      	add	r3, sp, #36	@ 0x24
 800f118:	ec49 8b10 	vmov	d0, r8, r9
 800f11c:	9300      	str	r3, [sp, #0]
 800f11e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f122:	6861      	ldr	r1, [r4, #4]
 800f124:	f7ff fed8 	bl	800eed8 <__cvt>
 800f128:	9b06      	ldr	r3, [sp, #24]
 800f12a:	4680      	mov	r8, r0
 800f12c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f12e:	2b47      	cmp	r3, #71	@ 0x47
 800f130:	d129      	bne.n	800f186 <_printf_float+0x172>
 800f132:	1cc8      	adds	r0, r1, #3
 800f134:	db02      	blt.n	800f13c <_printf_float+0x128>
 800f136:	6863      	ldr	r3, [r4, #4]
 800f138:	4299      	cmp	r1, r3
 800f13a:	dd41      	ble.n	800f1c0 <_printf_float+0x1ac>
 800f13c:	f1aa 0a02 	sub.w	sl, sl, #2
 800f140:	fa5f fa8a 	uxtb.w	sl, sl
 800f144:	3901      	subs	r1, #1
 800f146:	4652      	mov	r2, sl
 800f148:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f14c:	9109      	str	r1, [sp, #36]	@ 0x24
 800f14e:	f7ff ff28 	bl	800efa2 <__exponent>
 800f152:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f154:	4681      	mov	r9, r0
 800f156:	1813      	adds	r3, r2, r0
 800f158:	2a01      	cmp	r2, #1
 800f15a:	6123      	str	r3, [r4, #16]
 800f15c:	dc02      	bgt.n	800f164 <_printf_float+0x150>
 800f15e:	6822      	ldr	r2, [r4, #0]
 800f160:	07d2      	lsls	r2, r2, #31
 800f162:	d501      	bpl.n	800f168 <_printf_float+0x154>
 800f164:	3301      	adds	r3, #1
 800f166:	6123      	str	r3, [r4, #16]
 800f168:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d0a2      	beq.n	800f0b6 <_printf_float+0xa2>
 800f170:	232d      	movs	r3, #45	@ 0x2d
 800f172:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f176:	e79e      	b.n	800f0b6 <_printf_float+0xa2>
 800f178:	9a06      	ldr	r2, [sp, #24]
 800f17a:	2a47      	cmp	r2, #71	@ 0x47
 800f17c:	d1c2      	bne.n	800f104 <_printf_float+0xf0>
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d1c0      	bne.n	800f104 <_printf_float+0xf0>
 800f182:	2301      	movs	r3, #1
 800f184:	e7bd      	b.n	800f102 <_printf_float+0xee>
 800f186:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f18a:	d9db      	bls.n	800f144 <_printf_float+0x130>
 800f18c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f190:	d118      	bne.n	800f1c4 <_printf_float+0x1b0>
 800f192:	2900      	cmp	r1, #0
 800f194:	6863      	ldr	r3, [r4, #4]
 800f196:	dd0b      	ble.n	800f1b0 <_printf_float+0x19c>
 800f198:	6121      	str	r1, [r4, #16]
 800f19a:	b913      	cbnz	r3, 800f1a2 <_printf_float+0x18e>
 800f19c:	6822      	ldr	r2, [r4, #0]
 800f19e:	07d0      	lsls	r0, r2, #31
 800f1a0:	d502      	bpl.n	800f1a8 <_printf_float+0x194>
 800f1a2:	3301      	adds	r3, #1
 800f1a4:	440b      	add	r3, r1
 800f1a6:	6123      	str	r3, [r4, #16]
 800f1a8:	f04f 0900 	mov.w	r9, #0
 800f1ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f1ae:	e7db      	b.n	800f168 <_printf_float+0x154>
 800f1b0:	b913      	cbnz	r3, 800f1b8 <_printf_float+0x1a4>
 800f1b2:	6822      	ldr	r2, [r4, #0]
 800f1b4:	07d2      	lsls	r2, r2, #31
 800f1b6:	d501      	bpl.n	800f1bc <_printf_float+0x1a8>
 800f1b8:	3302      	adds	r3, #2
 800f1ba:	e7f4      	b.n	800f1a6 <_printf_float+0x192>
 800f1bc:	2301      	movs	r3, #1
 800f1be:	e7f2      	b.n	800f1a6 <_printf_float+0x192>
 800f1c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f1c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1c6:	4299      	cmp	r1, r3
 800f1c8:	db05      	blt.n	800f1d6 <_printf_float+0x1c2>
 800f1ca:	6823      	ldr	r3, [r4, #0]
 800f1cc:	6121      	str	r1, [r4, #16]
 800f1ce:	07d8      	lsls	r0, r3, #31
 800f1d0:	d5ea      	bpl.n	800f1a8 <_printf_float+0x194>
 800f1d2:	1c4b      	adds	r3, r1, #1
 800f1d4:	e7e7      	b.n	800f1a6 <_printf_float+0x192>
 800f1d6:	2900      	cmp	r1, #0
 800f1d8:	bfd4      	ite	le
 800f1da:	f1c1 0202 	rsble	r2, r1, #2
 800f1de:	2201      	movgt	r2, #1
 800f1e0:	4413      	add	r3, r2
 800f1e2:	e7e0      	b.n	800f1a6 <_printf_float+0x192>
 800f1e4:	6823      	ldr	r3, [r4, #0]
 800f1e6:	055a      	lsls	r2, r3, #21
 800f1e8:	d407      	bmi.n	800f1fa <_printf_float+0x1e6>
 800f1ea:	6923      	ldr	r3, [r4, #16]
 800f1ec:	4642      	mov	r2, r8
 800f1ee:	4631      	mov	r1, r6
 800f1f0:	4628      	mov	r0, r5
 800f1f2:	47b8      	blx	r7
 800f1f4:	3001      	adds	r0, #1
 800f1f6:	d12b      	bne.n	800f250 <_printf_float+0x23c>
 800f1f8:	e767      	b.n	800f0ca <_printf_float+0xb6>
 800f1fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f1fe:	f240 80dd 	bls.w	800f3bc <_printf_float+0x3a8>
 800f202:	2200      	movs	r2, #0
 800f204:	2300      	movs	r3, #0
 800f206:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f20a:	f7f1 fc81 	bl	8000b10 <__aeabi_dcmpeq>
 800f20e:	2800      	cmp	r0, #0
 800f210:	d033      	beq.n	800f27a <_printf_float+0x266>
 800f212:	2301      	movs	r3, #1
 800f214:	4a36      	ldr	r2, [pc, #216]	@ (800f2f0 <_printf_float+0x2dc>)
 800f216:	4631      	mov	r1, r6
 800f218:	4628      	mov	r0, r5
 800f21a:	47b8      	blx	r7
 800f21c:	3001      	adds	r0, #1
 800f21e:	f43f af54 	beq.w	800f0ca <_printf_float+0xb6>
 800f222:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f226:	4543      	cmp	r3, r8
 800f228:	db02      	blt.n	800f230 <_printf_float+0x21c>
 800f22a:	6823      	ldr	r3, [r4, #0]
 800f22c:	07d8      	lsls	r0, r3, #31
 800f22e:	d50f      	bpl.n	800f250 <_printf_float+0x23c>
 800f230:	4631      	mov	r1, r6
 800f232:	4628      	mov	r0, r5
 800f234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f238:	47b8      	blx	r7
 800f23a:	3001      	adds	r0, #1
 800f23c:	f43f af45 	beq.w	800f0ca <_printf_float+0xb6>
 800f240:	f04f 0900 	mov.w	r9, #0
 800f244:	f108 38ff 	add.w	r8, r8, #4294967295
 800f248:	f104 0a1a 	add.w	sl, r4, #26
 800f24c:	45c8      	cmp	r8, r9
 800f24e:	dc09      	bgt.n	800f264 <_printf_float+0x250>
 800f250:	6823      	ldr	r3, [r4, #0]
 800f252:	079b      	lsls	r3, r3, #30
 800f254:	f100 8103 	bmi.w	800f45e <_printf_float+0x44a>
 800f258:	68e0      	ldr	r0, [r4, #12]
 800f25a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f25c:	4298      	cmp	r0, r3
 800f25e:	bfb8      	it	lt
 800f260:	4618      	movlt	r0, r3
 800f262:	e734      	b.n	800f0ce <_printf_float+0xba>
 800f264:	2301      	movs	r3, #1
 800f266:	4652      	mov	r2, sl
 800f268:	4631      	mov	r1, r6
 800f26a:	4628      	mov	r0, r5
 800f26c:	47b8      	blx	r7
 800f26e:	3001      	adds	r0, #1
 800f270:	f43f af2b 	beq.w	800f0ca <_printf_float+0xb6>
 800f274:	f109 0901 	add.w	r9, r9, #1
 800f278:	e7e8      	b.n	800f24c <_printf_float+0x238>
 800f27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	dc39      	bgt.n	800f2f4 <_printf_float+0x2e0>
 800f280:	2301      	movs	r3, #1
 800f282:	4a1b      	ldr	r2, [pc, #108]	@ (800f2f0 <_printf_float+0x2dc>)
 800f284:	4631      	mov	r1, r6
 800f286:	4628      	mov	r0, r5
 800f288:	47b8      	blx	r7
 800f28a:	3001      	adds	r0, #1
 800f28c:	f43f af1d 	beq.w	800f0ca <_printf_float+0xb6>
 800f290:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f294:	ea59 0303 	orrs.w	r3, r9, r3
 800f298:	d102      	bne.n	800f2a0 <_printf_float+0x28c>
 800f29a:	6823      	ldr	r3, [r4, #0]
 800f29c:	07d9      	lsls	r1, r3, #31
 800f29e:	d5d7      	bpl.n	800f250 <_printf_float+0x23c>
 800f2a0:	4631      	mov	r1, r6
 800f2a2:	4628      	mov	r0, r5
 800f2a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2a8:	47b8      	blx	r7
 800f2aa:	3001      	adds	r0, #1
 800f2ac:	f43f af0d 	beq.w	800f0ca <_printf_float+0xb6>
 800f2b0:	f04f 0a00 	mov.w	sl, #0
 800f2b4:	f104 0b1a 	add.w	fp, r4, #26
 800f2b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2ba:	425b      	negs	r3, r3
 800f2bc:	4553      	cmp	r3, sl
 800f2be:	dc01      	bgt.n	800f2c4 <_printf_float+0x2b0>
 800f2c0:	464b      	mov	r3, r9
 800f2c2:	e793      	b.n	800f1ec <_printf_float+0x1d8>
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	465a      	mov	r2, fp
 800f2c8:	4631      	mov	r1, r6
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	47b8      	blx	r7
 800f2ce:	3001      	adds	r0, #1
 800f2d0:	f43f aefb 	beq.w	800f0ca <_printf_float+0xb6>
 800f2d4:	f10a 0a01 	add.w	sl, sl, #1
 800f2d8:	e7ee      	b.n	800f2b8 <_printf_float+0x2a4>
 800f2da:	bf00      	nop
 800f2dc:	7fefffff 	.word	0x7fefffff
 800f2e0:	08011d0c 	.word	0x08011d0c
 800f2e4:	08011d08 	.word	0x08011d08
 800f2e8:	08011d14 	.word	0x08011d14
 800f2ec:	08011d10 	.word	0x08011d10
 800f2f0:	08011d18 	.word	0x08011d18
 800f2f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f2f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f2fa:	4553      	cmp	r3, sl
 800f2fc:	bfa8      	it	ge
 800f2fe:	4653      	movge	r3, sl
 800f300:	2b00      	cmp	r3, #0
 800f302:	4699      	mov	r9, r3
 800f304:	dc36      	bgt.n	800f374 <_printf_float+0x360>
 800f306:	f04f 0b00 	mov.w	fp, #0
 800f30a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f30e:	f104 021a 	add.w	r2, r4, #26
 800f312:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f314:	9306      	str	r3, [sp, #24]
 800f316:	eba3 0309 	sub.w	r3, r3, r9
 800f31a:	455b      	cmp	r3, fp
 800f31c:	dc31      	bgt.n	800f382 <_printf_float+0x36e>
 800f31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f320:	459a      	cmp	sl, r3
 800f322:	dc3a      	bgt.n	800f39a <_printf_float+0x386>
 800f324:	6823      	ldr	r3, [r4, #0]
 800f326:	07da      	lsls	r2, r3, #31
 800f328:	d437      	bmi.n	800f39a <_printf_float+0x386>
 800f32a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f32c:	ebaa 0903 	sub.w	r9, sl, r3
 800f330:	9b06      	ldr	r3, [sp, #24]
 800f332:	ebaa 0303 	sub.w	r3, sl, r3
 800f336:	4599      	cmp	r9, r3
 800f338:	bfa8      	it	ge
 800f33a:	4699      	movge	r9, r3
 800f33c:	f1b9 0f00 	cmp.w	r9, #0
 800f340:	dc33      	bgt.n	800f3aa <_printf_float+0x396>
 800f342:	f04f 0800 	mov.w	r8, #0
 800f346:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f34a:	f104 0b1a 	add.w	fp, r4, #26
 800f34e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f350:	ebaa 0303 	sub.w	r3, sl, r3
 800f354:	eba3 0309 	sub.w	r3, r3, r9
 800f358:	4543      	cmp	r3, r8
 800f35a:	f77f af79 	ble.w	800f250 <_printf_float+0x23c>
 800f35e:	2301      	movs	r3, #1
 800f360:	465a      	mov	r2, fp
 800f362:	4631      	mov	r1, r6
 800f364:	4628      	mov	r0, r5
 800f366:	47b8      	blx	r7
 800f368:	3001      	adds	r0, #1
 800f36a:	f43f aeae 	beq.w	800f0ca <_printf_float+0xb6>
 800f36e:	f108 0801 	add.w	r8, r8, #1
 800f372:	e7ec      	b.n	800f34e <_printf_float+0x33a>
 800f374:	4642      	mov	r2, r8
 800f376:	4631      	mov	r1, r6
 800f378:	4628      	mov	r0, r5
 800f37a:	47b8      	blx	r7
 800f37c:	3001      	adds	r0, #1
 800f37e:	d1c2      	bne.n	800f306 <_printf_float+0x2f2>
 800f380:	e6a3      	b.n	800f0ca <_printf_float+0xb6>
 800f382:	2301      	movs	r3, #1
 800f384:	4631      	mov	r1, r6
 800f386:	4628      	mov	r0, r5
 800f388:	9206      	str	r2, [sp, #24]
 800f38a:	47b8      	blx	r7
 800f38c:	3001      	adds	r0, #1
 800f38e:	f43f ae9c 	beq.w	800f0ca <_printf_float+0xb6>
 800f392:	f10b 0b01 	add.w	fp, fp, #1
 800f396:	9a06      	ldr	r2, [sp, #24]
 800f398:	e7bb      	b.n	800f312 <_printf_float+0x2fe>
 800f39a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f39e:	4631      	mov	r1, r6
 800f3a0:	4628      	mov	r0, r5
 800f3a2:	47b8      	blx	r7
 800f3a4:	3001      	adds	r0, #1
 800f3a6:	d1c0      	bne.n	800f32a <_printf_float+0x316>
 800f3a8:	e68f      	b.n	800f0ca <_printf_float+0xb6>
 800f3aa:	9a06      	ldr	r2, [sp, #24]
 800f3ac:	464b      	mov	r3, r9
 800f3ae:	4631      	mov	r1, r6
 800f3b0:	4628      	mov	r0, r5
 800f3b2:	4442      	add	r2, r8
 800f3b4:	47b8      	blx	r7
 800f3b6:	3001      	adds	r0, #1
 800f3b8:	d1c3      	bne.n	800f342 <_printf_float+0x32e>
 800f3ba:	e686      	b.n	800f0ca <_printf_float+0xb6>
 800f3bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f3c0:	f1ba 0f01 	cmp.w	sl, #1
 800f3c4:	dc01      	bgt.n	800f3ca <_printf_float+0x3b6>
 800f3c6:	07db      	lsls	r3, r3, #31
 800f3c8:	d536      	bpl.n	800f438 <_printf_float+0x424>
 800f3ca:	2301      	movs	r3, #1
 800f3cc:	4642      	mov	r2, r8
 800f3ce:	4631      	mov	r1, r6
 800f3d0:	4628      	mov	r0, r5
 800f3d2:	47b8      	blx	r7
 800f3d4:	3001      	adds	r0, #1
 800f3d6:	f43f ae78 	beq.w	800f0ca <_printf_float+0xb6>
 800f3da:	4631      	mov	r1, r6
 800f3dc:	4628      	mov	r0, r5
 800f3de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3e2:	47b8      	blx	r7
 800f3e4:	3001      	adds	r0, #1
 800f3e6:	f43f ae70 	beq.w	800f0ca <_printf_float+0xb6>
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f3f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f3f6:	f7f1 fb8b 	bl	8000b10 <__aeabi_dcmpeq>
 800f3fa:	b9c0      	cbnz	r0, 800f42e <_printf_float+0x41a>
 800f3fc:	4653      	mov	r3, sl
 800f3fe:	f108 0201 	add.w	r2, r8, #1
 800f402:	4631      	mov	r1, r6
 800f404:	4628      	mov	r0, r5
 800f406:	47b8      	blx	r7
 800f408:	3001      	adds	r0, #1
 800f40a:	d10c      	bne.n	800f426 <_printf_float+0x412>
 800f40c:	e65d      	b.n	800f0ca <_printf_float+0xb6>
 800f40e:	2301      	movs	r3, #1
 800f410:	465a      	mov	r2, fp
 800f412:	4631      	mov	r1, r6
 800f414:	4628      	mov	r0, r5
 800f416:	47b8      	blx	r7
 800f418:	3001      	adds	r0, #1
 800f41a:	f43f ae56 	beq.w	800f0ca <_printf_float+0xb6>
 800f41e:	f108 0801 	add.w	r8, r8, #1
 800f422:	45d0      	cmp	r8, sl
 800f424:	dbf3      	blt.n	800f40e <_printf_float+0x3fa>
 800f426:	464b      	mov	r3, r9
 800f428:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f42c:	e6df      	b.n	800f1ee <_printf_float+0x1da>
 800f42e:	f04f 0800 	mov.w	r8, #0
 800f432:	f104 0b1a 	add.w	fp, r4, #26
 800f436:	e7f4      	b.n	800f422 <_printf_float+0x40e>
 800f438:	2301      	movs	r3, #1
 800f43a:	4642      	mov	r2, r8
 800f43c:	e7e1      	b.n	800f402 <_printf_float+0x3ee>
 800f43e:	2301      	movs	r3, #1
 800f440:	464a      	mov	r2, r9
 800f442:	4631      	mov	r1, r6
 800f444:	4628      	mov	r0, r5
 800f446:	47b8      	blx	r7
 800f448:	3001      	adds	r0, #1
 800f44a:	f43f ae3e 	beq.w	800f0ca <_printf_float+0xb6>
 800f44e:	f108 0801 	add.w	r8, r8, #1
 800f452:	68e3      	ldr	r3, [r4, #12]
 800f454:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f456:	1a5b      	subs	r3, r3, r1
 800f458:	4543      	cmp	r3, r8
 800f45a:	dcf0      	bgt.n	800f43e <_printf_float+0x42a>
 800f45c:	e6fc      	b.n	800f258 <_printf_float+0x244>
 800f45e:	f04f 0800 	mov.w	r8, #0
 800f462:	f104 0919 	add.w	r9, r4, #25
 800f466:	e7f4      	b.n	800f452 <_printf_float+0x43e>

0800f468 <_printf_common>:
 800f468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f46c:	4616      	mov	r6, r2
 800f46e:	4698      	mov	r8, r3
 800f470:	688a      	ldr	r2, [r1, #8]
 800f472:	4607      	mov	r7, r0
 800f474:	690b      	ldr	r3, [r1, #16]
 800f476:	460c      	mov	r4, r1
 800f478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f47c:	4293      	cmp	r3, r2
 800f47e:	bfb8      	it	lt
 800f480:	4613      	movlt	r3, r2
 800f482:	6033      	str	r3, [r6, #0]
 800f484:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f488:	b10a      	cbz	r2, 800f48e <_printf_common+0x26>
 800f48a:	3301      	adds	r3, #1
 800f48c:	6033      	str	r3, [r6, #0]
 800f48e:	6823      	ldr	r3, [r4, #0]
 800f490:	0699      	lsls	r1, r3, #26
 800f492:	bf42      	ittt	mi
 800f494:	6833      	ldrmi	r3, [r6, #0]
 800f496:	3302      	addmi	r3, #2
 800f498:	6033      	strmi	r3, [r6, #0]
 800f49a:	6825      	ldr	r5, [r4, #0]
 800f49c:	f015 0506 	ands.w	r5, r5, #6
 800f4a0:	d106      	bne.n	800f4b0 <_printf_common+0x48>
 800f4a2:	f104 0a19 	add.w	sl, r4, #25
 800f4a6:	68e3      	ldr	r3, [r4, #12]
 800f4a8:	6832      	ldr	r2, [r6, #0]
 800f4aa:	1a9b      	subs	r3, r3, r2
 800f4ac:	42ab      	cmp	r3, r5
 800f4ae:	dc2b      	bgt.n	800f508 <_printf_common+0xa0>
 800f4b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f4b4:	6822      	ldr	r2, [r4, #0]
 800f4b6:	3b00      	subs	r3, #0
 800f4b8:	bf18      	it	ne
 800f4ba:	2301      	movne	r3, #1
 800f4bc:	0692      	lsls	r2, r2, #26
 800f4be:	d430      	bmi.n	800f522 <_printf_common+0xba>
 800f4c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f4c4:	4641      	mov	r1, r8
 800f4c6:	4638      	mov	r0, r7
 800f4c8:	47c8      	blx	r9
 800f4ca:	3001      	adds	r0, #1
 800f4cc:	d023      	beq.n	800f516 <_printf_common+0xae>
 800f4ce:	6823      	ldr	r3, [r4, #0]
 800f4d0:	341a      	adds	r4, #26
 800f4d2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800f4d6:	f003 0306 	and.w	r3, r3, #6
 800f4da:	2b04      	cmp	r3, #4
 800f4dc:	bf0a      	itet	eq
 800f4de:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800f4e2:	2500      	movne	r5, #0
 800f4e4:	6833      	ldreq	r3, [r6, #0]
 800f4e6:	f04f 0600 	mov.w	r6, #0
 800f4ea:	bf08      	it	eq
 800f4ec:	1aed      	subeq	r5, r5, r3
 800f4ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f4f2:	bf08      	it	eq
 800f4f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f4f8:	4293      	cmp	r3, r2
 800f4fa:	bfc4      	itt	gt
 800f4fc:	1a9b      	subgt	r3, r3, r2
 800f4fe:	18ed      	addgt	r5, r5, r3
 800f500:	42b5      	cmp	r5, r6
 800f502:	d11a      	bne.n	800f53a <_printf_common+0xd2>
 800f504:	2000      	movs	r0, #0
 800f506:	e008      	b.n	800f51a <_printf_common+0xb2>
 800f508:	2301      	movs	r3, #1
 800f50a:	4652      	mov	r2, sl
 800f50c:	4641      	mov	r1, r8
 800f50e:	4638      	mov	r0, r7
 800f510:	47c8      	blx	r9
 800f512:	3001      	adds	r0, #1
 800f514:	d103      	bne.n	800f51e <_printf_common+0xb6>
 800f516:	f04f 30ff 	mov.w	r0, #4294967295
 800f51a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f51e:	3501      	adds	r5, #1
 800f520:	e7c1      	b.n	800f4a6 <_printf_common+0x3e>
 800f522:	18e1      	adds	r1, r4, r3
 800f524:	1c5a      	adds	r2, r3, #1
 800f526:	2030      	movs	r0, #48	@ 0x30
 800f528:	3302      	adds	r3, #2
 800f52a:	4422      	add	r2, r4
 800f52c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f530:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f534:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f538:	e7c2      	b.n	800f4c0 <_printf_common+0x58>
 800f53a:	2301      	movs	r3, #1
 800f53c:	4622      	mov	r2, r4
 800f53e:	4641      	mov	r1, r8
 800f540:	4638      	mov	r0, r7
 800f542:	47c8      	blx	r9
 800f544:	3001      	adds	r0, #1
 800f546:	d0e6      	beq.n	800f516 <_printf_common+0xae>
 800f548:	3601      	adds	r6, #1
 800f54a:	e7d9      	b.n	800f500 <_printf_common+0x98>

0800f54c <_printf_i>:
 800f54c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f550:	7e0f      	ldrb	r7, [r1, #24]
 800f552:	4691      	mov	r9, r2
 800f554:	4680      	mov	r8, r0
 800f556:	460c      	mov	r4, r1
 800f558:	2f78      	cmp	r7, #120	@ 0x78
 800f55a:	469a      	mov	sl, r3
 800f55c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f55e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f562:	d807      	bhi.n	800f574 <_printf_i+0x28>
 800f564:	2f62      	cmp	r7, #98	@ 0x62
 800f566:	d80a      	bhi.n	800f57e <_printf_i+0x32>
 800f568:	2f00      	cmp	r7, #0
 800f56a:	f000 80d1 	beq.w	800f710 <_printf_i+0x1c4>
 800f56e:	2f58      	cmp	r7, #88	@ 0x58
 800f570:	f000 80b8 	beq.w	800f6e4 <_printf_i+0x198>
 800f574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f578:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f57c:	e03a      	b.n	800f5f4 <_printf_i+0xa8>
 800f57e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f582:	2b15      	cmp	r3, #21
 800f584:	d8f6      	bhi.n	800f574 <_printf_i+0x28>
 800f586:	a101      	add	r1, pc, #4	@ (adr r1, 800f58c <_printf_i+0x40>)
 800f588:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f58c:	0800f5e5 	.word	0x0800f5e5
 800f590:	0800f5f9 	.word	0x0800f5f9
 800f594:	0800f575 	.word	0x0800f575
 800f598:	0800f575 	.word	0x0800f575
 800f59c:	0800f575 	.word	0x0800f575
 800f5a0:	0800f575 	.word	0x0800f575
 800f5a4:	0800f5f9 	.word	0x0800f5f9
 800f5a8:	0800f575 	.word	0x0800f575
 800f5ac:	0800f575 	.word	0x0800f575
 800f5b0:	0800f575 	.word	0x0800f575
 800f5b4:	0800f575 	.word	0x0800f575
 800f5b8:	0800f6f7 	.word	0x0800f6f7
 800f5bc:	0800f623 	.word	0x0800f623
 800f5c0:	0800f6b1 	.word	0x0800f6b1
 800f5c4:	0800f575 	.word	0x0800f575
 800f5c8:	0800f575 	.word	0x0800f575
 800f5cc:	0800f719 	.word	0x0800f719
 800f5d0:	0800f575 	.word	0x0800f575
 800f5d4:	0800f623 	.word	0x0800f623
 800f5d8:	0800f575 	.word	0x0800f575
 800f5dc:	0800f575 	.word	0x0800f575
 800f5e0:	0800f6b9 	.word	0x0800f6b9
 800f5e4:	6833      	ldr	r3, [r6, #0]
 800f5e6:	1d1a      	adds	r2, r3, #4
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	6032      	str	r2, [r6, #0]
 800f5ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f5f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f5f4:	2301      	movs	r3, #1
 800f5f6:	e09c      	b.n	800f732 <_printf_i+0x1e6>
 800f5f8:	6833      	ldr	r3, [r6, #0]
 800f5fa:	6820      	ldr	r0, [r4, #0]
 800f5fc:	1d19      	adds	r1, r3, #4
 800f5fe:	6031      	str	r1, [r6, #0]
 800f600:	0606      	lsls	r6, r0, #24
 800f602:	d501      	bpl.n	800f608 <_printf_i+0xbc>
 800f604:	681d      	ldr	r5, [r3, #0]
 800f606:	e003      	b.n	800f610 <_printf_i+0xc4>
 800f608:	0645      	lsls	r5, r0, #25
 800f60a:	d5fb      	bpl.n	800f604 <_printf_i+0xb8>
 800f60c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f610:	2d00      	cmp	r5, #0
 800f612:	da03      	bge.n	800f61c <_printf_i+0xd0>
 800f614:	232d      	movs	r3, #45	@ 0x2d
 800f616:	426d      	negs	r5, r5
 800f618:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f61c:	4858      	ldr	r0, [pc, #352]	@ (800f780 <_printf_i+0x234>)
 800f61e:	230a      	movs	r3, #10
 800f620:	e011      	b.n	800f646 <_printf_i+0xfa>
 800f622:	6821      	ldr	r1, [r4, #0]
 800f624:	6833      	ldr	r3, [r6, #0]
 800f626:	0608      	lsls	r0, r1, #24
 800f628:	f853 5b04 	ldr.w	r5, [r3], #4
 800f62c:	d402      	bmi.n	800f634 <_printf_i+0xe8>
 800f62e:	0649      	lsls	r1, r1, #25
 800f630:	bf48      	it	mi
 800f632:	b2ad      	uxthmi	r5, r5
 800f634:	2f6f      	cmp	r7, #111	@ 0x6f
 800f636:	6033      	str	r3, [r6, #0]
 800f638:	4851      	ldr	r0, [pc, #324]	@ (800f780 <_printf_i+0x234>)
 800f63a:	bf14      	ite	ne
 800f63c:	230a      	movne	r3, #10
 800f63e:	2308      	moveq	r3, #8
 800f640:	2100      	movs	r1, #0
 800f642:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f646:	6866      	ldr	r6, [r4, #4]
 800f648:	2e00      	cmp	r6, #0
 800f64a:	60a6      	str	r6, [r4, #8]
 800f64c:	db05      	blt.n	800f65a <_printf_i+0x10e>
 800f64e:	6821      	ldr	r1, [r4, #0]
 800f650:	432e      	orrs	r6, r5
 800f652:	f021 0104 	bic.w	r1, r1, #4
 800f656:	6021      	str	r1, [r4, #0]
 800f658:	d04b      	beq.n	800f6f2 <_printf_i+0x1a6>
 800f65a:	4616      	mov	r6, r2
 800f65c:	fbb5 f1f3 	udiv	r1, r5, r3
 800f660:	fb03 5711 	mls	r7, r3, r1, r5
 800f664:	5dc7      	ldrb	r7, [r0, r7]
 800f666:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f66a:	462f      	mov	r7, r5
 800f66c:	460d      	mov	r5, r1
 800f66e:	42bb      	cmp	r3, r7
 800f670:	d9f4      	bls.n	800f65c <_printf_i+0x110>
 800f672:	2b08      	cmp	r3, #8
 800f674:	d10b      	bne.n	800f68e <_printf_i+0x142>
 800f676:	6823      	ldr	r3, [r4, #0]
 800f678:	07df      	lsls	r7, r3, #31
 800f67a:	d508      	bpl.n	800f68e <_printf_i+0x142>
 800f67c:	6923      	ldr	r3, [r4, #16]
 800f67e:	6861      	ldr	r1, [r4, #4]
 800f680:	4299      	cmp	r1, r3
 800f682:	bfde      	ittt	le
 800f684:	2330      	movle	r3, #48	@ 0x30
 800f686:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f68a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f68e:	1b92      	subs	r2, r2, r6
 800f690:	6122      	str	r2, [r4, #16]
 800f692:	464b      	mov	r3, r9
 800f694:	aa03      	add	r2, sp, #12
 800f696:	4621      	mov	r1, r4
 800f698:	4640      	mov	r0, r8
 800f69a:	f8cd a000 	str.w	sl, [sp]
 800f69e:	f7ff fee3 	bl	800f468 <_printf_common>
 800f6a2:	3001      	adds	r0, #1
 800f6a4:	d14a      	bne.n	800f73c <_printf_i+0x1f0>
 800f6a6:	f04f 30ff 	mov.w	r0, #4294967295
 800f6aa:	b004      	add	sp, #16
 800f6ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6b0:	6823      	ldr	r3, [r4, #0]
 800f6b2:	f043 0320 	orr.w	r3, r3, #32
 800f6b6:	6023      	str	r3, [r4, #0]
 800f6b8:	2778      	movs	r7, #120	@ 0x78
 800f6ba:	4832      	ldr	r0, [pc, #200]	@ (800f784 <_printf_i+0x238>)
 800f6bc:	6823      	ldr	r3, [r4, #0]
 800f6be:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f6c2:	061f      	lsls	r7, r3, #24
 800f6c4:	6831      	ldr	r1, [r6, #0]
 800f6c6:	f851 5b04 	ldr.w	r5, [r1], #4
 800f6ca:	d402      	bmi.n	800f6d2 <_printf_i+0x186>
 800f6cc:	065f      	lsls	r7, r3, #25
 800f6ce:	bf48      	it	mi
 800f6d0:	b2ad      	uxthmi	r5, r5
 800f6d2:	6031      	str	r1, [r6, #0]
 800f6d4:	07d9      	lsls	r1, r3, #31
 800f6d6:	bf44      	itt	mi
 800f6d8:	f043 0320 	orrmi.w	r3, r3, #32
 800f6dc:	6023      	strmi	r3, [r4, #0]
 800f6de:	b11d      	cbz	r5, 800f6e8 <_printf_i+0x19c>
 800f6e0:	2310      	movs	r3, #16
 800f6e2:	e7ad      	b.n	800f640 <_printf_i+0xf4>
 800f6e4:	4826      	ldr	r0, [pc, #152]	@ (800f780 <_printf_i+0x234>)
 800f6e6:	e7e9      	b.n	800f6bc <_printf_i+0x170>
 800f6e8:	6823      	ldr	r3, [r4, #0]
 800f6ea:	f023 0320 	bic.w	r3, r3, #32
 800f6ee:	6023      	str	r3, [r4, #0]
 800f6f0:	e7f6      	b.n	800f6e0 <_printf_i+0x194>
 800f6f2:	4616      	mov	r6, r2
 800f6f4:	e7bd      	b.n	800f672 <_printf_i+0x126>
 800f6f6:	6833      	ldr	r3, [r6, #0]
 800f6f8:	6825      	ldr	r5, [r4, #0]
 800f6fa:	1d18      	adds	r0, r3, #4
 800f6fc:	6961      	ldr	r1, [r4, #20]
 800f6fe:	6030      	str	r0, [r6, #0]
 800f700:	062e      	lsls	r6, r5, #24
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	d501      	bpl.n	800f70a <_printf_i+0x1be>
 800f706:	6019      	str	r1, [r3, #0]
 800f708:	e002      	b.n	800f710 <_printf_i+0x1c4>
 800f70a:	0668      	lsls	r0, r5, #25
 800f70c:	d5fb      	bpl.n	800f706 <_printf_i+0x1ba>
 800f70e:	8019      	strh	r1, [r3, #0]
 800f710:	2300      	movs	r3, #0
 800f712:	4616      	mov	r6, r2
 800f714:	6123      	str	r3, [r4, #16]
 800f716:	e7bc      	b.n	800f692 <_printf_i+0x146>
 800f718:	6833      	ldr	r3, [r6, #0]
 800f71a:	2100      	movs	r1, #0
 800f71c:	1d1a      	adds	r2, r3, #4
 800f71e:	6032      	str	r2, [r6, #0]
 800f720:	681e      	ldr	r6, [r3, #0]
 800f722:	6862      	ldr	r2, [r4, #4]
 800f724:	4630      	mov	r0, r6
 800f726:	f000 f9ea 	bl	800fafe <memchr>
 800f72a:	b108      	cbz	r0, 800f730 <_printf_i+0x1e4>
 800f72c:	1b80      	subs	r0, r0, r6
 800f72e:	6060      	str	r0, [r4, #4]
 800f730:	6863      	ldr	r3, [r4, #4]
 800f732:	6123      	str	r3, [r4, #16]
 800f734:	2300      	movs	r3, #0
 800f736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f73a:	e7aa      	b.n	800f692 <_printf_i+0x146>
 800f73c:	6923      	ldr	r3, [r4, #16]
 800f73e:	4632      	mov	r2, r6
 800f740:	4649      	mov	r1, r9
 800f742:	4640      	mov	r0, r8
 800f744:	47d0      	blx	sl
 800f746:	3001      	adds	r0, #1
 800f748:	d0ad      	beq.n	800f6a6 <_printf_i+0x15a>
 800f74a:	6823      	ldr	r3, [r4, #0]
 800f74c:	079b      	lsls	r3, r3, #30
 800f74e:	d413      	bmi.n	800f778 <_printf_i+0x22c>
 800f750:	68e0      	ldr	r0, [r4, #12]
 800f752:	9b03      	ldr	r3, [sp, #12]
 800f754:	4298      	cmp	r0, r3
 800f756:	bfb8      	it	lt
 800f758:	4618      	movlt	r0, r3
 800f75a:	e7a6      	b.n	800f6aa <_printf_i+0x15e>
 800f75c:	2301      	movs	r3, #1
 800f75e:	4632      	mov	r2, r6
 800f760:	4649      	mov	r1, r9
 800f762:	4640      	mov	r0, r8
 800f764:	47d0      	blx	sl
 800f766:	3001      	adds	r0, #1
 800f768:	d09d      	beq.n	800f6a6 <_printf_i+0x15a>
 800f76a:	3501      	adds	r5, #1
 800f76c:	68e3      	ldr	r3, [r4, #12]
 800f76e:	9903      	ldr	r1, [sp, #12]
 800f770:	1a5b      	subs	r3, r3, r1
 800f772:	42ab      	cmp	r3, r5
 800f774:	dcf2      	bgt.n	800f75c <_printf_i+0x210>
 800f776:	e7eb      	b.n	800f750 <_printf_i+0x204>
 800f778:	2500      	movs	r5, #0
 800f77a:	f104 0619 	add.w	r6, r4, #25
 800f77e:	e7f5      	b.n	800f76c <_printf_i+0x220>
 800f780:	08011d1a 	.word	0x08011d1a
 800f784:	08011d2b 	.word	0x08011d2b

0800f788 <std>:
 800f788:	2300      	movs	r3, #0
 800f78a:	b510      	push	{r4, lr}
 800f78c:	4604      	mov	r4, r0
 800f78e:	6083      	str	r3, [r0, #8]
 800f790:	8181      	strh	r1, [r0, #12]
 800f792:	4619      	mov	r1, r3
 800f794:	6643      	str	r3, [r0, #100]	@ 0x64
 800f796:	81c2      	strh	r2, [r0, #14]
 800f798:	2208      	movs	r2, #8
 800f79a:	6183      	str	r3, [r0, #24]
 800f79c:	e9c0 3300 	strd	r3, r3, [r0]
 800f7a0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f7a4:	305c      	adds	r0, #92	@ 0x5c
 800f7a6:	f000 f92a 	bl	800f9fe <memset>
 800f7aa:	4b0d      	ldr	r3, [pc, #52]	@ (800f7e0 <std+0x58>)
 800f7ac:	6224      	str	r4, [r4, #32]
 800f7ae:	6263      	str	r3, [r4, #36]	@ 0x24
 800f7b0:	4b0c      	ldr	r3, [pc, #48]	@ (800f7e4 <std+0x5c>)
 800f7b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800f7e8 <std+0x60>)
 800f7b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f7b8:	4b0c      	ldr	r3, [pc, #48]	@ (800f7ec <std+0x64>)
 800f7ba:	6323      	str	r3, [r4, #48]	@ 0x30
 800f7bc:	4b0c      	ldr	r3, [pc, #48]	@ (800f7f0 <std+0x68>)
 800f7be:	429c      	cmp	r4, r3
 800f7c0:	d006      	beq.n	800f7d0 <std+0x48>
 800f7c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f7c6:	4294      	cmp	r4, r2
 800f7c8:	d002      	beq.n	800f7d0 <std+0x48>
 800f7ca:	33d0      	adds	r3, #208	@ 0xd0
 800f7cc:	429c      	cmp	r4, r3
 800f7ce:	d105      	bne.n	800f7dc <std+0x54>
 800f7d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f7d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7d8:	f000 b98e 	b.w	800faf8 <__retarget_lock_init_recursive>
 800f7dc:	bd10      	pop	{r4, pc}
 800f7de:	bf00      	nop
 800f7e0:	0800f979 	.word	0x0800f979
 800f7e4:	0800f99b 	.word	0x0800f99b
 800f7e8:	0800f9d3 	.word	0x0800f9d3
 800f7ec:	0800f9f7 	.word	0x0800f9f7
 800f7f0:	20000ac4 	.word	0x20000ac4

0800f7f4 <stdio_exit_handler>:
 800f7f4:	4a02      	ldr	r2, [pc, #8]	@ (800f800 <stdio_exit_handler+0xc>)
 800f7f6:	4903      	ldr	r1, [pc, #12]	@ (800f804 <stdio_exit_handler+0x10>)
 800f7f8:	4803      	ldr	r0, [pc, #12]	@ (800f808 <stdio_exit_handler+0x14>)
 800f7fa:	f000 b869 	b.w	800f8d0 <_fwalk_sglue>
 800f7fe:	bf00      	nop
 800f800:	2000000c 	.word	0x2000000c
 800f804:	08011499 	.word	0x08011499
 800f808:	2000001c 	.word	0x2000001c

0800f80c <cleanup_stdio>:
 800f80c:	6841      	ldr	r1, [r0, #4]
 800f80e:	4b0c      	ldr	r3, [pc, #48]	@ (800f840 <cleanup_stdio+0x34>)
 800f810:	4299      	cmp	r1, r3
 800f812:	b510      	push	{r4, lr}
 800f814:	4604      	mov	r4, r0
 800f816:	d001      	beq.n	800f81c <cleanup_stdio+0x10>
 800f818:	f001 fe3e 	bl	8011498 <_fflush_r>
 800f81c:	68a1      	ldr	r1, [r4, #8]
 800f81e:	4b09      	ldr	r3, [pc, #36]	@ (800f844 <cleanup_stdio+0x38>)
 800f820:	4299      	cmp	r1, r3
 800f822:	d002      	beq.n	800f82a <cleanup_stdio+0x1e>
 800f824:	4620      	mov	r0, r4
 800f826:	f001 fe37 	bl	8011498 <_fflush_r>
 800f82a:	68e1      	ldr	r1, [r4, #12]
 800f82c:	4b06      	ldr	r3, [pc, #24]	@ (800f848 <cleanup_stdio+0x3c>)
 800f82e:	4299      	cmp	r1, r3
 800f830:	d004      	beq.n	800f83c <cleanup_stdio+0x30>
 800f832:	4620      	mov	r0, r4
 800f834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f838:	f001 be2e 	b.w	8011498 <_fflush_r>
 800f83c:	bd10      	pop	{r4, pc}
 800f83e:	bf00      	nop
 800f840:	20000ac4 	.word	0x20000ac4
 800f844:	20000b2c 	.word	0x20000b2c
 800f848:	20000b94 	.word	0x20000b94

0800f84c <global_stdio_init.part.0>:
 800f84c:	b510      	push	{r4, lr}
 800f84e:	4b0b      	ldr	r3, [pc, #44]	@ (800f87c <global_stdio_init.part.0+0x30>)
 800f850:	2104      	movs	r1, #4
 800f852:	4c0b      	ldr	r4, [pc, #44]	@ (800f880 <global_stdio_init.part.0+0x34>)
 800f854:	4a0b      	ldr	r2, [pc, #44]	@ (800f884 <global_stdio_init.part.0+0x38>)
 800f856:	4620      	mov	r0, r4
 800f858:	601a      	str	r2, [r3, #0]
 800f85a:	2200      	movs	r2, #0
 800f85c:	f7ff ff94 	bl	800f788 <std>
 800f860:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f864:	2201      	movs	r2, #1
 800f866:	2109      	movs	r1, #9
 800f868:	f7ff ff8e 	bl	800f788 <std>
 800f86c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f870:	2202      	movs	r2, #2
 800f872:	2112      	movs	r1, #18
 800f874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f878:	f7ff bf86 	b.w	800f788 <std>
 800f87c:	20000bfc 	.word	0x20000bfc
 800f880:	20000ac4 	.word	0x20000ac4
 800f884:	0800f7f5 	.word	0x0800f7f5

0800f888 <__sfp_lock_acquire>:
 800f888:	4801      	ldr	r0, [pc, #4]	@ (800f890 <__sfp_lock_acquire+0x8>)
 800f88a:	f000 b936 	b.w	800fafa <__retarget_lock_acquire_recursive>
 800f88e:	bf00      	nop
 800f890:	20000c05 	.word	0x20000c05

0800f894 <__sfp_lock_release>:
 800f894:	4801      	ldr	r0, [pc, #4]	@ (800f89c <__sfp_lock_release+0x8>)
 800f896:	f000 b931 	b.w	800fafc <__retarget_lock_release_recursive>
 800f89a:	bf00      	nop
 800f89c:	20000c05 	.word	0x20000c05

0800f8a0 <__sinit>:
 800f8a0:	b510      	push	{r4, lr}
 800f8a2:	4604      	mov	r4, r0
 800f8a4:	f7ff fff0 	bl	800f888 <__sfp_lock_acquire>
 800f8a8:	6a23      	ldr	r3, [r4, #32]
 800f8aa:	b11b      	cbz	r3, 800f8b4 <__sinit+0x14>
 800f8ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8b0:	f7ff bff0 	b.w	800f894 <__sfp_lock_release>
 800f8b4:	4b04      	ldr	r3, [pc, #16]	@ (800f8c8 <__sinit+0x28>)
 800f8b6:	6223      	str	r3, [r4, #32]
 800f8b8:	4b04      	ldr	r3, [pc, #16]	@ (800f8cc <__sinit+0x2c>)
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d1f5      	bne.n	800f8ac <__sinit+0xc>
 800f8c0:	f7ff ffc4 	bl	800f84c <global_stdio_init.part.0>
 800f8c4:	e7f2      	b.n	800f8ac <__sinit+0xc>
 800f8c6:	bf00      	nop
 800f8c8:	0800f80d 	.word	0x0800f80d
 800f8cc:	20000bfc 	.word	0x20000bfc

0800f8d0 <_fwalk_sglue>:
 800f8d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8d4:	4607      	mov	r7, r0
 800f8d6:	4688      	mov	r8, r1
 800f8d8:	4614      	mov	r4, r2
 800f8da:	2600      	movs	r6, #0
 800f8dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f8e0:	f1b9 0901 	subs.w	r9, r9, #1
 800f8e4:	d505      	bpl.n	800f8f2 <_fwalk_sglue+0x22>
 800f8e6:	6824      	ldr	r4, [r4, #0]
 800f8e8:	2c00      	cmp	r4, #0
 800f8ea:	d1f7      	bne.n	800f8dc <_fwalk_sglue+0xc>
 800f8ec:	4630      	mov	r0, r6
 800f8ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8f2:	89ab      	ldrh	r3, [r5, #12]
 800f8f4:	2b01      	cmp	r3, #1
 800f8f6:	d907      	bls.n	800f908 <_fwalk_sglue+0x38>
 800f8f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f8fc:	3301      	adds	r3, #1
 800f8fe:	d003      	beq.n	800f908 <_fwalk_sglue+0x38>
 800f900:	4629      	mov	r1, r5
 800f902:	4638      	mov	r0, r7
 800f904:	47c0      	blx	r8
 800f906:	4306      	orrs	r6, r0
 800f908:	3568      	adds	r5, #104	@ 0x68
 800f90a:	e7e9      	b.n	800f8e0 <_fwalk_sglue+0x10>

0800f90c <sniprintf>:
 800f90c:	b40c      	push	{r2, r3}
 800f90e:	4b19      	ldr	r3, [pc, #100]	@ (800f974 <sniprintf+0x68>)
 800f910:	b530      	push	{r4, r5, lr}
 800f912:	1e0c      	subs	r4, r1, #0
 800f914:	b09d      	sub	sp, #116	@ 0x74
 800f916:	681d      	ldr	r5, [r3, #0]
 800f918:	da08      	bge.n	800f92c <sniprintf+0x20>
 800f91a:	238b      	movs	r3, #139	@ 0x8b
 800f91c:	f04f 30ff 	mov.w	r0, #4294967295
 800f920:	602b      	str	r3, [r5, #0]
 800f922:	b01d      	add	sp, #116	@ 0x74
 800f924:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f928:	b002      	add	sp, #8
 800f92a:	4770      	bx	lr
 800f92c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f930:	9002      	str	r0, [sp, #8]
 800f932:	9006      	str	r0, [sp, #24]
 800f934:	a902      	add	r1, sp, #8
 800f936:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f93a:	f04f 0300 	mov.w	r3, #0
 800f93e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f940:	4628      	mov	r0, r5
 800f942:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f944:	bf14      	ite	ne
 800f946:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f94a:	4623      	moveq	r3, r4
 800f94c:	9304      	str	r3, [sp, #16]
 800f94e:	9307      	str	r3, [sp, #28]
 800f950:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f954:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f958:	ab21      	add	r3, sp, #132	@ 0x84
 800f95a:	9301      	str	r3, [sp, #4]
 800f95c:	f001 fc1c 	bl	8011198 <_svfiprintf_r>
 800f960:	1c43      	adds	r3, r0, #1
 800f962:	bfbc      	itt	lt
 800f964:	238b      	movlt	r3, #139	@ 0x8b
 800f966:	602b      	strlt	r3, [r5, #0]
 800f968:	2c00      	cmp	r4, #0
 800f96a:	d0da      	beq.n	800f922 <sniprintf+0x16>
 800f96c:	9b02      	ldr	r3, [sp, #8]
 800f96e:	2200      	movs	r2, #0
 800f970:	701a      	strb	r2, [r3, #0]
 800f972:	e7d6      	b.n	800f922 <sniprintf+0x16>
 800f974:	20000018 	.word	0x20000018

0800f978 <__sread>:
 800f978:	b510      	push	{r4, lr}
 800f97a:	460c      	mov	r4, r1
 800f97c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f980:	f000 f86c 	bl	800fa5c <_read_r>
 800f984:	2800      	cmp	r0, #0
 800f986:	bfab      	itete	ge
 800f988:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f98a:	89a3      	ldrhlt	r3, [r4, #12]
 800f98c:	181b      	addge	r3, r3, r0
 800f98e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f992:	bfac      	ite	ge
 800f994:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f996:	81a3      	strhlt	r3, [r4, #12]
 800f998:	bd10      	pop	{r4, pc}

0800f99a <__swrite>:
 800f99a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f99e:	461f      	mov	r7, r3
 800f9a0:	898b      	ldrh	r3, [r1, #12]
 800f9a2:	4605      	mov	r5, r0
 800f9a4:	460c      	mov	r4, r1
 800f9a6:	05db      	lsls	r3, r3, #23
 800f9a8:	4616      	mov	r6, r2
 800f9aa:	d505      	bpl.n	800f9b8 <__swrite+0x1e>
 800f9ac:	2302      	movs	r3, #2
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9b4:	f000 f840 	bl	800fa38 <_lseek_r>
 800f9b8:	89a3      	ldrh	r3, [r4, #12]
 800f9ba:	4632      	mov	r2, r6
 800f9bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9c0:	4628      	mov	r0, r5
 800f9c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f9c6:	81a3      	strh	r3, [r4, #12]
 800f9c8:	463b      	mov	r3, r7
 800f9ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ce:	f000 b857 	b.w	800fa80 <_write_r>

0800f9d2 <__sseek>:
 800f9d2:	b510      	push	{r4, lr}
 800f9d4:	460c      	mov	r4, r1
 800f9d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9da:	f000 f82d 	bl	800fa38 <_lseek_r>
 800f9de:	1c43      	adds	r3, r0, #1
 800f9e0:	89a3      	ldrh	r3, [r4, #12]
 800f9e2:	bf15      	itete	ne
 800f9e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f9e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f9ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f9ee:	81a3      	strheq	r3, [r4, #12]
 800f9f0:	bf18      	it	ne
 800f9f2:	81a3      	strhne	r3, [r4, #12]
 800f9f4:	bd10      	pop	{r4, pc}

0800f9f6 <__sclose>:
 800f9f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9fa:	f000 b80d 	b.w	800fa18 <_close_r>

0800f9fe <memset>:
 800f9fe:	4402      	add	r2, r0
 800fa00:	4603      	mov	r3, r0
 800fa02:	4293      	cmp	r3, r2
 800fa04:	d100      	bne.n	800fa08 <memset+0xa>
 800fa06:	4770      	bx	lr
 800fa08:	f803 1b01 	strb.w	r1, [r3], #1
 800fa0c:	e7f9      	b.n	800fa02 <memset+0x4>
	...

0800fa10 <_localeconv_r>:
 800fa10:	4800      	ldr	r0, [pc, #0]	@ (800fa14 <_localeconv_r+0x4>)
 800fa12:	4770      	bx	lr
 800fa14:	20000158 	.word	0x20000158

0800fa18 <_close_r>:
 800fa18:	b538      	push	{r3, r4, r5, lr}
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	4d05      	ldr	r5, [pc, #20]	@ (800fa34 <_close_r+0x1c>)
 800fa1e:	4604      	mov	r4, r0
 800fa20:	4608      	mov	r0, r1
 800fa22:	602b      	str	r3, [r5, #0]
 800fa24:	f7f2 ff00 	bl	8002828 <_close>
 800fa28:	1c43      	adds	r3, r0, #1
 800fa2a:	d102      	bne.n	800fa32 <_close_r+0x1a>
 800fa2c:	682b      	ldr	r3, [r5, #0]
 800fa2e:	b103      	cbz	r3, 800fa32 <_close_r+0x1a>
 800fa30:	6023      	str	r3, [r4, #0]
 800fa32:	bd38      	pop	{r3, r4, r5, pc}
 800fa34:	20000c00 	.word	0x20000c00

0800fa38 <_lseek_r>:
 800fa38:	b538      	push	{r3, r4, r5, lr}
 800fa3a:	4604      	mov	r4, r0
 800fa3c:	4d06      	ldr	r5, [pc, #24]	@ (800fa58 <_lseek_r+0x20>)
 800fa3e:	4608      	mov	r0, r1
 800fa40:	4611      	mov	r1, r2
 800fa42:	2200      	movs	r2, #0
 800fa44:	602a      	str	r2, [r5, #0]
 800fa46:	461a      	mov	r2, r3
 800fa48:	f7f2 ff15 	bl	8002876 <_lseek>
 800fa4c:	1c43      	adds	r3, r0, #1
 800fa4e:	d102      	bne.n	800fa56 <_lseek_r+0x1e>
 800fa50:	682b      	ldr	r3, [r5, #0]
 800fa52:	b103      	cbz	r3, 800fa56 <_lseek_r+0x1e>
 800fa54:	6023      	str	r3, [r4, #0]
 800fa56:	bd38      	pop	{r3, r4, r5, pc}
 800fa58:	20000c00 	.word	0x20000c00

0800fa5c <_read_r>:
 800fa5c:	b538      	push	{r3, r4, r5, lr}
 800fa5e:	4604      	mov	r4, r0
 800fa60:	4d06      	ldr	r5, [pc, #24]	@ (800fa7c <_read_r+0x20>)
 800fa62:	4608      	mov	r0, r1
 800fa64:	4611      	mov	r1, r2
 800fa66:	2200      	movs	r2, #0
 800fa68:	602a      	str	r2, [r5, #0]
 800fa6a:	461a      	mov	r2, r3
 800fa6c:	f7f2 fea3 	bl	80027b6 <_read>
 800fa70:	1c43      	adds	r3, r0, #1
 800fa72:	d102      	bne.n	800fa7a <_read_r+0x1e>
 800fa74:	682b      	ldr	r3, [r5, #0]
 800fa76:	b103      	cbz	r3, 800fa7a <_read_r+0x1e>
 800fa78:	6023      	str	r3, [r4, #0]
 800fa7a:	bd38      	pop	{r3, r4, r5, pc}
 800fa7c:	20000c00 	.word	0x20000c00

0800fa80 <_write_r>:
 800fa80:	b538      	push	{r3, r4, r5, lr}
 800fa82:	4604      	mov	r4, r0
 800fa84:	4d06      	ldr	r5, [pc, #24]	@ (800faa0 <_write_r+0x20>)
 800fa86:	4608      	mov	r0, r1
 800fa88:	4611      	mov	r1, r2
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	602a      	str	r2, [r5, #0]
 800fa8e:	461a      	mov	r2, r3
 800fa90:	f7f2 feae 	bl	80027f0 <_write>
 800fa94:	1c43      	adds	r3, r0, #1
 800fa96:	d102      	bne.n	800fa9e <_write_r+0x1e>
 800fa98:	682b      	ldr	r3, [r5, #0]
 800fa9a:	b103      	cbz	r3, 800fa9e <_write_r+0x1e>
 800fa9c:	6023      	str	r3, [r4, #0]
 800fa9e:	bd38      	pop	{r3, r4, r5, pc}
 800faa0:	20000c00 	.word	0x20000c00

0800faa4 <__errno>:
 800faa4:	4b01      	ldr	r3, [pc, #4]	@ (800faac <__errno+0x8>)
 800faa6:	6818      	ldr	r0, [r3, #0]
 800faa8:	4770      	bx	lr
 800faaa:	bf00      	nop
 800faac:	20000018 	.word	0x20000018

0800fab0 <__libc_init_array>:
 800fab0:	b570      	push	{r4, r5, r6, lr}
 800fab2:	4d0d      	ldr	r5, [pc, #52]	@ (800fae8 <__libc_init_array+0x38>)
 800fab4:	2600      	movs	r6, #0
 800fab6:	4c0d      	ldr	r4, [pc, #52]	@ (800faec <__libc_init_array+0x3c>)
 800fab8:	1b64      	subs	r4, r4, r5
 800faba:	10a4      	asrs	r4, r4, #2
 800fabc:	42a6      	cmp	r6, r4
 800fabe:	d109      	bne.n	800fad4 <__libc_init_array+0x24>
 800fac0:	4d0b      	ldr	r5, [pc, #44]	@ (800faf0 <__libc_init_array+0x40>)
 800fac2:	2600      	movs	r6, #0
 800fac4:	4c0b      	ldr	r4, [pc, #44]	@ (800faf4 <__libc_init_array+0x44>)
 800fac6:	f002 f885 	bl	8011bd4 <_init>
 800faca:	1b64      	subs	r4, r4, r5
 800facc:	10a4      	asrs	r4, r4, #2
 800face:	42a6      	cmp	r6, r4
 800fad0:	d105      	bne.n	800fade <__libc_init_array+0x2e>
 800fad2:	bd70      	pop	{r4, r5, r6, pc}
 800fad4:	f855 3b04 	ldr.w	r3, [r5], #4
 800fad8:	3601      	adds	r6, #1
 800fada:	4798      	blx	r3
 800fadc:	e7ee      	b.n	800fabc <__libc_init_array+0xc>
 800fade:	f855 3b04 	ldr.w	r3, [r5], #4
 800fae2:	3601      	adds	r6, #1
 800fae4:	4798      	blx	r3
 800fae6:	e7f2      	b.n	800face <__libc_init_array+0x1e>
 800fae8:	08012084 	.word	0x08012084
 800faec:	08012084 	.word	0x08012084
 800faf0:	08012084 	.word	0x08012084
 800faf4:	08012088 	.word	0x08012088

0800faf8 <__retarget_lock_init_recursive>:
 800faf8:	4770      	bx	lr

0800fafa <__retarget_lock_acquire_recursive>:
 800fafa:	4770      	bx	lr

0800fafc <__retarget_lock_release_recursive>:
 800fafc:	4770      	bx	lr

0800fafe <memchr>:
 800fafe:	b2c9      	uxtb	r1, r1
 800fb00:	4603      	mov	r3, r0
 800fb02:	4402      	add	r2, r0
 800fb04:	b510      	push	{r4, lr}
 800fb06:	4293      	cmp	r3, r2
 800fb08:	4618      	mov	r0, r3
 800fb0a:	d101      	bne.n	800fb10 <memchr+0x12>
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	e003      	b.n	800fb18 <memchr+0x1a>
 800fb10:	7804      	ldrb	r4, [r0, #0]
 800fb12:	3301      	adds	r3, #1
 800fb14:	428c      	cmp	r4, r1
 800fb16:	d1f6      	bne.n	800fb06 <memchr+0x8>
 800fb18:	bd10      	pop	{r4, pc}

0800fb1a <quorem>:
 800fb1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb1e:	6903      	ldr	r3, [r0, #16]
 800fb20:	4607      	mov	r7, r0
 800fb22:	690c      	ldr	r4, [r1, #16]
 800fb24:	42a3      	cmp	r3, r4
 800fb26:	f2c0 8083 	blt.w	800fc30 <quorem+0x116>
 800fb2a:	3c01      	subs	r4, #1
 800fb2c:	f100 0514 	add.w	r5, r0, #20
 800fb30:	f101 0814 	add.w	r8, r1, #20
 800fb34:	00a3      	lsls	r3, r4, #2
 800fb36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fb3a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fb3e:	9300      	str	r3, [sp, #0]
 800fb40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fb44:	9301      	str	r3, [sp, #4]
 800fb46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	429a      	cmp	r2, r3
 800fb4e:	fbb2 f6f3 	udiv	r6, r2, r3
 800fb52:	d331      	bcc.n	800fbb8 <quorem+0x9e>
 800fb54:	f04f 0a00 	mov.w	sl, #0
 800fb58:	46c4      	mov	ip, r8
 800fb5a:	46ae      	mov	lr, r5
 800fb5c:	46d3      	mov	fp, sl
 800fb5e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fb62:	b298      	uxth	r0, r3
 800fb64:	45e1      	cmp	r9, ip
 800fb66:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800fb6a:	fb06 a000 	mla	r0, r6, r0, sl
 800fb6e:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800fb72:	b280      	uxth	r0, r0
 800fb74:	fb06 2303 	mla	r3, r6, r3, r2
 800fb78:	f8de 2000 	ldr.w	r2, [lr]
 800fb7c:	b292      	uxth	r2, r2
 800fb7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb82:	eba2 0200 	sub.w	r2, r2, r0
 800fb86:	b29b      	uxth	r3, r3
 800fb88:	f8de 0000 	ldr.w	r0, [lr]
 800fb8c:	445a      	add	r2, fp
 800fb8e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fb92:	b292      	uxth	r2, r2
 800fb94:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fb98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fb9c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fba0:	f84e 2b04 	str.w	r2, [lr], #4
 800fba4:	d2db      	bcs.n	800fb5e <quorem+0x44>
 800fba6:	9b00      	ldr	r3, [sp, #0]
 800fba8:	58eb      	ldr	r3, [r5, r3]
 800fbaa:	b92b      	cbnz	r3, 800fbb8 <quorem+0x9e>
 800fbac:	9b01      	ldr	r3, [sp, #4]
 800fbae:	3b04      	subs	r3, #4
 800fbb0:	429d      	cmp	r5, r3
 800fbb2:	461a      	mov	r2, r3
 800fbb4:	d330      	bcc.n	800fc18 <quorem+0xfe>
 800fbb6:	613c      	str	r4, [r7, #16]
 800fbb8:	4638      	mov	r0, r7
 800fbba:	f001 f985 	bl	8010ec8 <__mcmp>
 800fbbe:	2800      	cmp	r0, #0
 800fbc0:	db26      	blt.n	800fc10 <quorem+0xf6>
 800fbc2:	4629      	mov	r1, r5
 800fbc4:	2000      	movs	r0, #0
 800fbc6:	f858 2b04 	ldr.w	r2, [r8], #4
 800fbca:	f8d1 c000 	ldr.w	ip, [r1]
 800fbce:	fa1f fe82 	uxth.w	lr, r2
 800fbd2:	45c1      	cmp	r9, r8
 800fbd4:	fa1f f38c 	uxth.w	r3, ip
 800fbd8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800fbdc:	eba3 030e 	sub.w	r3, r3, lr
 800fbe0:	4403      	add	r3, r0
 800fbe2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fbe6:	b29b      	uxth	r3, r3
 800fbe8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fbec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbf0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fbf4:	f841 3b04 	str.w	r3, [r1], #4
 800fbf8:	d2e5      	bcs.n	800fbc6 <quorem+0xac>
 800fbfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fbfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc02:	b922      	cbnz	r2, 800fc0e <quorem+0xf4>
 800fc04:	3b04      	subs	r3, #4
 800fc06:	429d      	cmp	r5, r3
 800fc08:	461a      	mov	r2, r3
 800fc0a:	d30b      	bcc.n	800fc24 <quorem+0x10a>
 800fc0c:	613c      	str	r4, [r7, #16]
 800fc0e:	3601      	adds	r6, #1
 800fc10:	4630      	mov	r0, r6
 800fc12:	b003      	add	sp, #12
 800fc14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc18:	6812      	ldr	r2, [r2, #0]
 800fc1a:	3b04      	subs	r3, #4
 800fc1c:	2a00      	cmp	r2, #0
 800fc1e:	d1ca      	bne.n	800fbb6 <quorem+0x9c>
 800fc20:	3c01      	subs	r4, #1
 800fc22:	e7c5      	b.n	800fbb0 <quorem+0x96>
 800fc24:	6812      	ldr	r2, [r2, #0]
 800fc26:	3b04      	subs	r3, #4
 800fc28:	2a00      	cmp	r2, #0
 800fc2a:	d1ef      	bne.n	800fc0c <quorem+0xf2>
 800fc2c:	3c01      	subs	r4, #1
 800fc2e:	e7ea      	b.n	800fc06 <quorem+0xec>
 800fc30:	2000      	movs	r0, #0
 800fc32:	e7ee      	b.n	800fc12 <quorem+0xf8>
 800fc34:	0000      	movs	r0, r0
	...

0800fc38 <_dtoa_r>:
 800fc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc3c:	69c7      	ldr	r7, [r0, #28]
 800fc3e:	b097      	sub	sp, #92	@ 0x5c
 800fc40:	4681      	mov	r9, r0
 800fc42:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fc44:	9107      	str	r1, [sp, #28]
 800fc46:	920c      	str	r2, [sp, #48]	@ 0x30
 800fc48:	9311      	str	r3, [sp, #68]	@ 0x44
 800fc4a:	ec55 4b10 	vmov	r4, r5, d0
 800fc4e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fc52:	b97f      	cbnz	r7, 800fc74 <_dtoa_r+0x3c>
 800fc54:	2010      	movs	r0, #16
 800fc56:	f000 fe0b 	bl	8010870 <malloc>
 800fc5a:	4602      	mov	r2, r0
 800fc5c:	f8c9 001c 	str.w	r0, [r9, #28]
 800fc60:	b920      	cbnz	r0, 800fc6c <_dtoa_r+0x34>
 800fc62:	4ba9      	ldr	r3, [pc, #676]	@ (800ff08 <_dtoa_r+0x2d0>)
 800fc64:	21ef      	movs	r1, #239	@ 0xef
 800fc66:	48a9      	ldr	r0, [pc, #676]	@ (800ff0c <_dtoa_r+0x2d4>)
 800fc68:	f001 fc76 	bl	8011558 <__assert_func>
 800fc6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fc70:	6007      	str	r7, [r0, #0]
 800fc72:	60c7      	str	r7, [r0, #12]
 800fc74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fc78:	6819      	ldr	r1, [r3, #0]
 800fc7a:	b159      	cbz	r1, 800fc94 <_dtoa_r+0x5c>
 800fc7c:	685a      	ldr	r2, [r3, #4]
 800fc7e:	2301      	movs	r3, #1
 800fc80:	4648      	mov	r0, r9
 800fc82:	4093      	lsls	r3, r2
 800fc84:	604a      	str	r2, [r1, #4]
 800fc86:	608b      	str	r3, [r1, #8]
 800fc88:	f000 fee8 	bl	8010a5c <_Bfree>
 800fc8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fc90:	2200      	movs	r2, #0
 800fc92:	601a      	str	r2, [r3, #0]
 800fc94:	1e2b      	subs	r3, r5, #0
 800fc96:	bfb7      	itett	lt
 800fc98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fc9c:	2300      	movge	r3, #0
 800fc9e:	2201      	movlt	r2, #1
 800fca0:	9305      	strlt	r3, [sp, #20]
 800fca2:	bfa8      	it	ge
 800fca4:	6033      	strge	r3, [r6, #0]
 800fca6:	9f05      	ldr	r7, [sp, #20]
 800fca8:	4b99      	ldr	r3, [pc, #612]	@ (800ff10 <_dtoa_r+0x2d8>)
 800fcaa:	bfb8      	it	lt
 800fcac:	6032      	strlt	r2, [r6, #0]
 800fcae:	43bb      	bics	r3, r7
 800fcb0:	d112      	bne.n	800fcd8 <_dtoa_r+0xa0>
 800fcb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800fcb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fcb8:	6013      	str	r3, [r2, #0]
 800fcba:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fcbe:	4323      	orrs	r3, r4
 800fcc0:	f000 855a 	beq.w	8010778 <_dtoa_r+0xb40>
 800fcc4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fcc6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ff24 <_dtoa_r+0x2ec>
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	f000 855c 	beq.w	8010788 <_dtoa_r+0xb50>
 800fcd0:	f10a 0303 	add.w	r3, sl, #3
 800fcd4:	f000 bd56 	b.w	8010784 <_dtoa_r+0xb4c>
 800fcd8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	2300      	movs	r3, #0
 800fce0:	ec51 0b17 	vmov	r0, r1, d7
 800fce4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800fce8:	f7f0 ff12 	bl	8000b10 <__aeabi_dcmpeq>
 800fcec:	4680      	mov	r8, r0
 800fcee:	b158      	cbz	r0, 800fd08 <_dtoa_r+0xd0>
 800fcf0:	2301      	movs	r3, #1
 800fcf2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fcf4:	6013      	str	r3, [r2, #0]
 800fcf6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fcf8:	b113      	cbz	r3, 800fd00 <_dtoa_r+0xc8>
 800fcfa:	4b86      	ldr	r3, [pc, #536]	@ (800ff14 <_dtoa_r+0x2dc>)
 800fcfc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fcfe:	6013      	str	r3, [r2, #0]
 800fd00:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800ff28 <_dtoa_r+0x2f0>
 800fd04:	f000 bd40 	b.w	8010788 <_dtoa_r+0xb50>
 800fd08:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800fd0c:	aa14      	add	r2, sp, #80	@ 0x50
 800fd0e:	a915      	add	r1, sp, #84	@ 0x54
 800fd10:	4648      	mov	r0, r9
 800fd12:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800fd16:	f001 f98b 	bl	8011030 <__d2b>
 800fd1a:	9002      	str	r0, [sp, #8]
 800fd1c:	2e00      	cmp	r6, #0
 800fd1e:	d076      	beq.n	800fe0e <_dtoa_r+0x1d6>
 800fd20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd22:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800fd26:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800fd2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fd2e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800fd32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800fd36:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800fd3a:	4619      	mov	r1, r3
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	4b76      	ldr	r3, [pc, #472]	@ (800ff18 <_dtoa_r+0x2e0>)
 800fd40:	f7f0 fac6 	bl	80002d0 <__aeabi_dsub>
 800fd44:	a36a      	add	r3, pc, #424	@ (adr r3, 800fef0 <_dtoa_r+0x2b8>)
 800fd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4a:	f7f0 fc79 	bl	8000640 <__aeabi_dmul>
 800fd4e:	a36a      	add	r3, pc, #424	@ (adr r3, 800fef8 <_dtoa_r+0x2c0>)
 800fd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd54:	f7f0 fabe 	bl	80002d4 <__adddf3>
 800fd58:	4604      	mov	r4, r0
 800fd5a:	460d      	mov	r5, r1
 800fd5c:	4630      	mov	r0, r6
 800fd5e:	f7f0 fc05 	bl	800056c <__aeabi_i2d>
 800fd62:	a367      	add	r3, pc, #412	@ (adr r3, 800ff00 <_dtoa_r+0x2c8>)
 800fd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd68:	f7f0 fc6a 	bl	8000640 <__aeabi_dmul>
 800fd6c:	4602      	mov	r2, r0
 800fd6e:	460b      	mov	r3, r1
 800fd70:	4620      	mov	r0, r4
 800fd72:	4629      	mov	r1, r5
 800fd74:	f7f0 faae 	bl	80002d4 <__adddf3>
 800fd78:	4604      	mov	r4, r0
 800fd7a:	460d      	mov	r5, r1
 800fd7c:	f7f0 ff10 	bl	8000ba0 <__aeabi_d2iz>
 800fd80:	2200      	movs	r2, #0
 800fd82:	4607      	mov	r7, r0
 800fd84:	2300      	movs	r3, #0
 800fd86:	4620      	mov	r0, r4
 800fd88:	4629      	mov	r1, r5
 800fd8a:	f7f0 fecb 	bl	8000b24 <__aeabi_dcmplt>
 800fd8e:	b140      	cbz	r0, 800fda2 <_dtoa_r+0x16a>
 800fd90:	4638      	mov	r0, r7
 800fd92:	f7f0 fbeb 	bl	800056c <__aeabi_i2d>
 800fd96:	4622      	mov	r2, r4
 800fd98:	462b      	mov	r3, r5
 800fd9a:	f7f0 feb9 	bl	8000b10 <__aeabi_dcmpeq>
 800fd9e:	b900      	cbnz	r0, 800fda2 <_dtoa_r+0x16a>
 800fda0:	3f01      	subs	r7, #1
 800fda2:	2f16      	cmp	r7, #22
 800fda4:	d852      	bhi.n	800fe4c <_dtoa_r+0x214>
 800fda6:	4b5d      	ldr	r3, [pc, #372]	@ (800ff1c <_dtoa_r+0x2e4>)
 800fda8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fdac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800fdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb4:	f7f0 feb6 	bl	8000b24 <__aeabi_dcmplt>
 800fdb8:	2800      	cmp	r0, #0
 800fdba:	d049      	beq.n	800fe50 <_dtoa_r+0x218>
 800fdbc:	3f01      	subs	r7, #1
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	9310      	str	r3, [sp, #64]	@ 0x40
 800fdc2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fdc4:	1b9b      	subs	r3, r3, r6
 800fdc6:	1e5a      	subs	r2, r3, #1
 800fdc8:	bf4c      	ite	mi
 800fdca:	f1c3 0301 	rsbmi	r3, r3, #1
 800fdce:	2300      	movpl	r3, #0
 800fdd0:	9206      	str	r2, [sp, #24]
 800fdd2:	bf45      	ittet	mi
 800fdd4:	9300      	strmi	r3, [sp, #0]
 800fdd6:	2300      	movmi	r3, #0
 800fdd8:	9300      	strpl	r3, [sp, #0]
 800fdda:	9306      	strmi	r3, [sp, #24]
 800fddc:	2f00      	cmp	r7, #0
 800fdde:	db39      	blt.n	800fe54 <_dtoa_r+0x21c>
 800fde0:	9b06      	ldr	r3, [sp, #24]
 800fde2:	970d      	str	r7, [sp, #52]	@ 0x34
 800fde4:	443b      	add	r3, r7
 800fde6:	9306      	str	r3, [sp, #24]
 800fde8:	2300      	movs	r3, #0
 800fdea:	9308      	str	r3, [sp, #32]
 800fdec:	9b07      	ldr	r3, [sp, #28]
 800fdee:	2b09      	cmp	r3, #9
 800fdf0:	d863      	bhi.n	800feba <_dtoa_r+0x282>
 800fdf2:	2b05      	cmp	r3, #5
 800fdf4:	bfc5      	ittet	gt
 800fdf6:	3b04      	subgt	r3, #4
 800fdf8:	2400      	movgt	r4, #0
 800fdfa:	2401      	movle	r4, #1
 800fdfc:	9307      	strgt	r3, [sp, #28]
 800fdfe:	9b07      	ldr	r3, [sp, #28]
 800fe00:	3b02      	subs	r3, #2
 800fe02:	2b03      	cmp	r3, #3
 800fe04:	d865      	bhi.n	800fed2 <_dtoa_r+0x29a>
 800fe06:	e8df f003 	tbb	[pc, r3]
 800fe0a:	5654      	.short	0x5654
 800fe0c:	2d39      	.short	0x2d39
 800fe0e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800fe12:	441e      	add	r6, r3
 800fe14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800fe18:	2b20      	cmp	r3, #32
 800fe1a:	bfc9      	itett	gt
 800fe1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800fe20:	f1c3 0320 	rsble	r3, r3, #32
 800fe24:	409f      	lslgt	r7, r3
 800fe26:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800fe2a:	bfd8      	it	le
 800fe2c:	fa04 f003 	lslle.w	r0, r4, r3
 800fe30:	f106 36ff 	add.w	r6, r6, #4294967295
 800fe34:	bfc4      	itt	gt
 800fe36:	fa24 f303 	lsrgt.w	r3, r4, r3
 800fe3a:	ea47 0003 	orrgt.w	r0, r7, r3
 800fe3e:	f7f0 fb85 	bl	800054c <__aeabi_ui2d>
 800fe42:	2201      	movs	r2, #1
 800fe44:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800fe48:	9212      	str	r2, [sp, #72]	@ 0x48
 800fe4a:	e776      	b.n	800fd3a <_dtoa_r+0x102>
 800fe4c:	2301      	movs	r3, #1
 800fe4e:	e7b7      	b.n	800fdc0 <_dtoa_r+0x188>
 800fe50:	9010      	str	r0, [sp, #64]	@ 0x40
 800fe52:	e7b6      	b.n	800fdc2 <_dtoa_r+0x18a>
 800fe54:	9b00      	ldr	r3, [sp, #0]
 800fe56:	1bdb      	subs	r3, r3, r7
 800fe58:	9300      	str	r3, [sp, #0]
 800fe5a:	427b      	negs	r3, r7
 800fe5c:	9308      	str	r3, [sp, #32]
 800fe5e:	2300      	movs	r3, #0
 800fe60:	930d      	str	r3, [sp, #52]	@ 0x34
 800fe62:	e7c3      	b.n	800fdec <_dtoa_r+0x1b4>
 800fe64:	2301      	movs	r3, #1
 800fe66:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fe6a:	eb07 0b03 	add.w	fp, r7, r3
 800fe6e:	f10b 0301 	add.w	r3, fp, #1
 800fe72:	2b01      	cmp	r3, #1
 800fe74:	9303      	str	r3, [sp, #12]
 800fe76:	bfb8      	it	lt
 800fe78:	2301      	movlt	r3, #1
 800fe7a:	e006      	b.n	800fe8a <_dtoa_r+0x252>
 800fe7c:	2301      	movs	r3, #1
 800fe7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	dd28      	ble.n	800fed8 <_dtoa_r+0x2a0>
 800fe86:	469b      	mov	fp, r3
 800fe88:	9303      	str	r3, [sp, #12]
 800fe8a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800fe8e:	2100      	movs	r1, #0
 800fe90:	2204      	movs	r2, #4
 800fe92:	f102 0514 	add.w	r5, r2, #20
 800fe96:	429d      	cmp	r5, r3
 800fe98:	d926      	bls.n	800fee8 <_dtoa_r+0x2b0>
 800fe9a:	6041      	str	r1, [r0, #4]
 800fe9c:	4648      	mov	r0, r9
 800fe9e:	f000 fd9d 	bl	80109dc <_Balloc>
 800fea2:	4682      	mov	sl, r0
 800fea4:	2800      	cmp	r0, #0
 800fea6:	d141      	bne.n	800ff2c <_dtoa_r+0x2f4>
 800fea8:	4b1d      	ldr	r3, [pc, #116]	@ (800ff20 <_dtoa_r+0x2e8>)
 800feaa:	4602      	mov	r2, r0
 800feac:	f240 11af 	movw	r1, #431	@ 0x1af
 800feb0:	e6d9      	b.n	800fc66 <_dtoa_r+0x2e>
 800feb2:	2300      	movs	r3, #0
 800feb4:	e7e3      	b.n	800fe7e <_dtoa_r+0x246>
 800feb6:	2300      	movs	r3, #0
 800feb8:	e7d5      	b.n	800fe66 <_dtoa_r+0x22e>
 800feba:	2401      	movs	r4, #1
 800febc:	2300      	movs	r3, #0
 800febe:	9409      	str	r4, [sp, #36]	@ 0x24
 800fec0:	9307      	str	r3, [sp, #28]
 800fec2:	f04f 3bff 	mov.w	fp, #4294967295
 800fec6:	2200      	movs	r2, #0
 800fec8:	2312      	movs	r3, #18
 800feca:	f8cd b00c 	str.w	fp, [sp, #12]
 800fece:	920c      	str	r2, [sp, #48]	@ 0x30
 800fed0:	e7db      	b.n	800fe8a <_dtoa_r+0x252>
 800fed2:	2301      	movs	r3, #1
 800fed4:	9309      	str	r3, [sp, #36]	@ 0x24
 800fed6:	e7f4      	b.n	800fec2 <_dtoa_r+0x28a>
 800fed8:	f04f 0b01 	mov.w	fp, #1
 800fedc:	465b      	mov	r3, fp
 800fede:	f8cd b00c 	str.w	fp, [sp, #12]
 800fee2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800fee6:	e7d0      	b.n	800fe8a <_dtoa_r+0x252>
 800fee8:	3101      	adds	r1, #1
 800feea:	0052      	lsls	r2, r2, #1
 800feec:	e7d1      	b.n	800fe92 <_dtoa_r+0x25a>
 800feee:	bf00      	nop
 800fef0:	636f4361 	.word	0x636f4361
 800fef4:	3fd287a7 	.word	0x3fd287a7
 800fef8:	8b60c8b3 	.word	0x8b60c8b3
 800fefc:	3fc68a28 	.word	0x3fc68a28
 800ff00:	509f79fb 	.word	0x509f79fb
 800ff04:	3fd34413 	.word	0x3fd34413
 800ff08:	08011d49 	.word	0x08011d49
 800ff0c:	08011d60 	.word	0x08011d60
 800ff10:	7ff00000 	.word	0x7ff00000
 800ff14:	08011d19 	.word	0x08011d19
 800ff18:	3ff80000 	.word	0x3ff80000
 800ff1c:	08011eb0 	.word	0x08011eb0
 800ff20:	08011db8 	.word	0x08011db8
 800ff24:	08011d45 	.word	0x08011d45
 800ff28:	08011d18 	.word	0x08011d18
 800ff2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ff30:	6018      	str	r0, [r3, #0]
 800ff32:	9b03      	ldr	r3, [sp, #12]
 800ff34:	2b0e      	cmp	r3, #14
 800ff36:	f200 80a1 	bhi.w	801007c <_dtoa_r+0x444>
 800ff3a:	2c00      	cmp	r4, #0
 800ff3c:	f000 809e 	beq.w	801007c <_dtoa_r+0x444>
 800ff40:	2f00      	cmp	r7, #0
 800ff42:	dd33      	ble.n	800ffac <_dtoa_r+0x374>
 800ff44:	f007 020f 	and.w	r2, r7, #15
 800ff48:	4b9b      	ldr	r3, [pc, #620]	@ (80101b8 <_dtoa_r+0x580>)
 800ff4a:	05f8      	lsls	r0, r7, #23
 800ff4c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ff50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff54:	ed93 7b00 	vldr	d7, [r3]
 800ff58:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ff5c:	d516      	bpl.n	800ff8c <_dtoa_r+0x354>
 800ff5e:	4b97      	ldr	r3, [pc, #604]	@ (80101bc <_dtoa_r+0x584>)
 800ff60:	f004 040f 	and.w	r4, r4, #15
 800ff64:	2603      	movs	r6, #3
 800ff66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ff6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ff6e:	f7f0 fc91 	bl	8000894 <__aeabi_ddiv>
 800ff72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff76:	4d91      	ldr	r5, [pc, #580]	@ (80101bc <_dtoa_r+0x584>)
 800ff78:	b954      	cbnz	r4, 800ff90 <_dtoa_r+0x358>
 800ff7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ff7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff82:	f7f0 fc87 	bl	8000894 <__aeabi_ddiv>
 800ff86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff8a:	e028      	b.n	800ffde <_dtoa_r+0x3a6>
 800ff8c:	2602      	movs	r6, #2
 800ff8e:	e7f2      	b.n	800ff76 <_dtoa_r+0x33e>
 800ff90:	07e1      	lsls	r1, r4, #31
 800ff92:	d508      	bpl.n	800ffa6 <_dtoa_r+0x36e>
 800ff94:	3601      	adds	r6, #1
 800ff96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ff9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ff9e:	f7f0 fb4f 	bl	8000640 <__aeabi_dmul>
 800ffa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ffa6:	1064      	asrs	r4, r4, #1
 800ffa8:	3508      	adds	r5, #8
 800ffaa:	e7e5      	b.n	800ff78 <_dtoa_r+0x340>
 800ffac:	f000 80af 	beq.w	801010e <_dtoa_r+0x4d6>
 800ffb0:	427c      	negs	r4, r7
 800ffb2:	4b81      	ldr	r3, [pc, #516]	@ (80101b8 <_dtoa_r+0x580>)
 800ffb4:	4d81      	ldr	r5, [pc, #516]	@ (80101bc <_dtoa_r+0x584>)
 800ffb6:	2602      	movs	r6, #2
 800ffb8:	f004 020f 	and.w	r2, r4, #15
 800ffbc:	1124      	asrs	r4, r4, #4
 800ffbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ffc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ffc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffca:	f7f0 fb39 	bl	8000640 <__aeabi_dmul>
 800ffce:	2300      	movs	r3, #0
 800ffd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ffd4:	2c00      	cmp	r4, #0
 800ffd6:	f040 808f 	bne.w	80100f8 <_dtoa_r+0x4c0>
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d1d3      	bne.n	800ff86 <_dtoa_r+0x34e>
 800ffde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ffe0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	f000 8094 	beq.w	8010112 <_dtoa_r+0x4da>
 800ffea:	2200      	movs	r2, #0
 800ffec:	4b74      	ldr	r3, [pc, #464]	@ (80101c0 <_dtoa_r+0x588>)
 800ffee:	4620      	mov	r0, r4
 800fff0:	4629      	mov	r1, r5
 800fff2:	f7f0 fd97 	bl	8000b24 <__aeabi_dcmplt>
 800fff6:	2800      	cmp	r0, #0
 800fff8:	f000 808b 	beq.w	8010112 <_dtoa_r+0x4da>
 800fffc:	9b03      	ldr	r3, [sp, #12]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	f000 8087 	beq.w	8010112 <_dtoa_r+0x4da>
 8010004:	f1bb 0f00 	cmp.w	fp, #0
 8010008:	dd34      	ble.n	8010074 <_dtoa_r+0x43c>
 801000a:	4620      	mov	r0, r4
 801000c:	f107 38ff 	add.w	r8, r7, #4294967295
 8010010:	3601      	adds	r6, #1
 8010012:	465c      	mov	r4, fp
 8010014:	2200      	movs	r2, #0
 8010016:	4b6b      	ldr	r3, [pc, #428]	@ (80101c4 <_dtoa_r+0x58c>)
 8010018:	4629      	mov	r1, r5
 801001a:	f7f0 fb11 	bl	8000640 <__aeabi_dmul>
 801001e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010022:	4630      	mov	r0, r6
 8010024:	f7f0 faa2 	bl	800056c <__aeabi_i2d>
 8010028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801002c:	f7f0 fb08 	bl	8000640 <__aeabi_dmul>
 8010030:	2200      	movs	r2, #0
 8010032:	4b65      	ldr	r3, [pc, #404]	@ (80101c8 <_dtoa_r+0x590>)
 8010034:	f7f0 f94e 	bl	80002d4 <__adddf3>
 8010038:	4605      	mov	r5, r0
 801003a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801003e:	2c00      	cmp	r4, #0
 8010040:	d16a      	bne.n	8010118 <_dtoa_r+0x4e0>
 8010042:	2200      	movs	r2, #0
 8010044:	4b61      	ldr	r3, [pc, #388]	@ (80101cc <_dtoa_r+0x594>)
 8010046:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801004a:	f7f0 f941 	bl	80002d0 <__aeabi_dsub>
 801004e:	4602      	mov	r2, r0
 8010050:	460b      	mov	r3, r1
 8010052:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010056:	462a      	mov	r2, r5
 8010058:	4633      	mov	r3, r6
 801005a:	f7f0 fd81 	bl	8000b60 <__aeabi_dcmpgt>
 801005e:	2800      	cmp	r0, #0
 8010060:	f040 8298 	bne.w	8010594 <_dtoa_r+0x95c>
 8010064:	462a      	mov	r2, r5
 8010066:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801006a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801006e:	f7f0 fd59 	bl	8000b24 <__aeabi_dcmplt>
 8010072:	bb38      	cbnz	r0, 80100c4 <_dtoa_r+0x48c>
 8010074:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010078:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801007c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801007e:	2b00      	cmp	r3, #0
 8010080:	f2c0 8157 	blt.w	8010332 <_dtoa_r+0x6fa>
 8010084:	2f0e      	cmp	r7, #14
 8010086:	f300 8154 	bgt.w	8010332 <_dtoa_r+0x6fa>
 801008a:	4b4b      	ldr	r3, [pc, #300]	@ (80101b8 <_dtoa_r+0x580>)
 801008c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010090:	ed93 7b00 	vldr	d7, [r3]
 8010094:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010096:	2b00      	cmp	r3, #0
 8010098:	ed8d 7b00 	vstr	d7, [sp]
 801009c:	f280 80e5 	bge.w	801026a <_dtoa_r+0x632>
 80100a0:	9b03      	ldr	r3, [sp, #12]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	f300 80e1 	bgt.w	801026a <_dtoa_r+0x632>
 80100a8:	d10c      	bne.n	80100c4 <_dtoa_r+0x48c>
 80100aa:	2200      	movs	r2, #0
 80100ac:	4b47      	ldr	r3, [pc, #284]	@ (80101cc <_dtoa_r+0x594>)
 80100ae:	ec51 0b17 	vmov	r0, r1, d7
 80100b2:	f7f0 fac5 	bl	8000640 <__aeabi_dmul>
 80100b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100ba:	f7f0 fd47 	bl	8000b4c <__aeabi_dcmpge>
 80100be:	2800      	cmp	r0, #0
 80100c0:	f000 8266 	beq.w	8010590 <_dtoa_r+0x958>
 80100c4:	2400      	movs	r4, #0
 80100c6:	4625      	mov	r5, r4
 80100c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80100ca:	4656      	mov	r6, sl
 80100cc:	ea6f 0803 	mvn.w	r8, r3
 80100d0:	2700      	movs	r7, #0
 80100d2:	4621      	mov	r1, r4
 80100d4:	4648      	mov	r0, r9
 80100d6:	f000 fcc1 	bl	8010a5c <_Bfree>
 80100da:	2d00      	cmp	r5, #0
 80100dc:	f000 80bd 	beq.w	801025a <_dtoa_r+0x622>
 80100e0:	b12f      	cbz	r7, 80100ee <_dtoa_r+0x4b6>
 80100e2:	42af      	cmp	r7, r5
 80100e4:	d003      	beq.n	80100ee <_dtoa_r+0x4b6>
 80100e6:	4639      	mov	r1, r7
 80100e8:	4648      	mov	r0, r9
 80100ea:	f000 fcb7 	bl	8010a5c <_Bfree>
 80100ee:	4629      	mov	r1, r5
 80100f0:	4648      	mov	r0, r9
 80100f2:	f000 fcb3 	bl	8010a5c <_Bfree>
 80100f6:	e0b0      	b.n	801025a <_dtoa_r+0x622>
 80100f8:	07e2      	lsls	r2, r4, #31
 80100fa:	d505      	bpl.n	8010108 <_dtoa_r+0x4d0>
 80100fc:	3601      	adds	r6, #1
 80100fe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010102:	f7f0 fa9d 	bl	8000640 <__aeabi_dmul>
 8010106:	2301      	movs	r3, #1
 8010108:	1064      	asrs	r4, r4, #1
 801010a:	3508      	adds	r5, #8
 801010c:	e762      	b.n	800ffd4 <_dtoa_r+0x39c>
 801010e:	2602      	movs	r6, #2
 8010110:	e765      	b.n	800ffde <_dtoa_r+0x3a6>
 8010112:	46b8      	mov	r8, r7
 8010114:	9c03      	ldr	r4, [sp, #12]
 8010116:	e784      	b.n	8010022 <_dtoa_r+0x3ea>
 8010118:	4b27      	ldr	r3, [pc, #156]	@ (80101b8 <_dtoa_r+0x580>)
 801011a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801011c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010120:	4454      	add	r4, sl
 8010122:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010126:	2900      	cmp	r1, #0
 8010128:	d054      	beq.n	80101d4 <_dtoa_r+0x59c>
 801012a:	2000      	movs	r0, #0
 801012c:	4928      	ldr	r1, [pc, #160]	@ (80101d0 <_dtoa_r+0x598>)
 801012e:	f7f0 fbb1 	bl	8000894 <__aeabi_ddiv>
 8010132:	4633      	mov	r3, r6
 8010134:	4656      	mov	r6, sl
 8010136:	462a      	mov	r2, r5
 8010138:	f7f0 f8ca 	bl	80002d0 <__aeabi_dsub>
 801013c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010140:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010144:	f7f0 fd2c 	bl	8000ba0 <__aeabi_d2iz>
 8010148:	4605      	mov	r5, r0
 801014a:	f7f0 fa0f 	bl	800056c <__aeabi_i2d>
 801014e:	4602      	mov	r2, r0
 8010150:	460b      	mov	r3, r1
 8010152:	3530      	adds	r5, #48	@ 0x30
 8010154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010158:	f7f0 f8ba 	bl	80002d0 <__aeabi_dsub>
 801015c:	4602      	mov	r2, r0
 801015e:	460b      	mov	r3, r1
 8010160:	f806 5b01 	strb.w	r5, [r6], #1
 8010164:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010168:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801016c:	f7f0 fcda 	bl	8000b24 <__aeabi_dcmplt>
 8010170:	2800      	cmp	r0, #0
 8010172:	d172      	bne.n	801025a <_dtoa_r+0x622>
 8010174:	2000      	movs	r0, #0
 8010176:	4912      	ldr	r1, [pc, #72]	@ (80101c0 <_dtoa_r+0x588>)
 8010178:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801017c:	f7f0 f8a8 	bl	80002d0 <__aeabi_dsub>
 8010180:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010184:	f7f0 fcce 	bl	8000b24 <__aeabi_dcmplt>
 8010188:	2800      	cmp	r0, #0
 801018a:	f040 80b4 	bne.w	80102f6 <_dtoa_r+0x6be>
 801018e:	42a6      	cmp	r6, r4
 8010190:	f43f af70 	beq.w	8010074 <_dtoa_r+0x43c>
 8010194:	2200      	movs	r2, #0
 8010196:	4b0b      	ldr	r3, [pc, #44]	@ (80101c4 <_dtoa_r+0x58c>)
 8010198:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801019c:	f7f0 fa50 	bl	8000640 <__aeabi_dmul>
 80101a0:	2200      	movs	r2, #0
 80101a2:	4b08      	ldr	r3, [pc, #32]	@ (80101c4 <_dtoa_r+0x58c>)
 80101a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80101a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101ac:	f7f0 fa48 	bl	8000640 <__aeabi_dmul>
 80101b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101b4:	e7c4      	b.n	8010140 <_dtoa_r+0x508>
 80101b6:	bf00      	nop
 80101b8:	08011eb0 	.word	0x08011eb0
 80101bc:	08011e88 	.word	0x08011e88
 80101c0:	3ff00000 	.word	0x3ff00000
 80101c4:	40240000 	.word	0x40240000
 80101c8:	401c0000 	.word	0x401c0000
 80101cc:	40140000 	.word	0x40140000
 80101d0:	3fe00000 	.word	0x3fe00000
 80101d4:	4631      	mov	r1, r6
 80101d6:	4656      	mov	r6, sl
 80101d8:	4628      	mov	r0, r5
 80101da:	f7f0 fa31 	bl	8000640 <__aeabi_dmul>
 80101de:	9413      	str	r4, [sp, #76]	@ 0x4c
 80101e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80101e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101e8:	f7f0 fcda 	bl	8000ba0 <__aeabi_d2iz>
 80101ec:	4605      	mov	r5, r0
 80101ee:	f7f0 f9bd 	bl	800056c <__aeabi_i2d>
 80101f2:	4602      	mov	r2, r0
 80101f4:	3530      	adds	r5, #48	@ 0x30
 80101f6:	460b      	mov	r3, r1
 80101f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101fc:	f7f0 f868 	bl	80002d0 <__aeabi_dsub>
 8010200:	f806 5b01 	strb.w	r5, [r6], #1
 8010204:	4602      	mov	r2, r0
 8010206:	460b      	mov	r3, r1
 8010208:	42a6      	cmp	r6, r4
 801020a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801020e:	f04f 0200 	mov.w	r2, #0
 8010212:	d124      	bne.n	801025e <_dtoa_r+0x626>
 8010214:	4baf      	ldr	r3, [pc, #700]	@ (80104d4 <_dtoa_r+0x89c>)
 8010216:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801021a:	f7f0 f85b 	bl	80002d4 <__adddf3>
 801021e:	4602      	mov	r2, r0
 8010220:	460b      	mov	r3, r1
 8010222:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010226:	f7f0 fc9b 	bl	8000b60 <__aeabi_dcmpgt>
 801022a:	2800      	cmp	r0, #0
 801022c:	d163      	bne.n	80102f6 <_dtoa_r+0x6be>
 801022e:	2000      	movs	r0, #0
 8010230:	49a8      	ldr	r1, [pc, #672]	@ (80104d4 <_dtoa_r+0x89c>)
 8010232:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010236:	f7f0 f84b 	bl	80002d0 <__aeabi_dsub>
 801023a:	4602      	mov	r2, r0
 801023c:	460b      	mov	r3, r1
 801023e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010242:	f7f0 fc6f 	bl	8000b24 <__aeabi_dcmplt>
 8010246:	2800      	cmp	r0, #0
 8010248:	f43f af14 	beq.w	8010074 <_dtoa_r+0x43c>
 801024c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801024e:	1e73      	subs	r3, r6, #1
 8010250:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010252:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010256:	2b30      	cmp	r3, #48	@ 0x30
 8010258:	d0f8      	beq.n	801024c <_dtoa_r+0x614>
 801025a:	4647      	mov	r7, r8
 801025c:	e03b      	b.n	80102d6 <_dtoa_r+0x69e>
 801025e:	4b9e      	ldr	r3, [pc, #632]	@ (80104d8 <_dtoa_r+0x8a0>)
 8010260:	f7f0 f9ee 	bl	8000640 <__aeabi_dmul>
 8010264:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010268:	e7bc      	b.n	80101e4 <_dtoa_r+0x5ac>
 801026a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801026e:	4656      	mov	r6, sl
 8010270:	4620      	mov	r0, r4
 8010272:	4629      	mov	r1, r5
 8010274:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010278:	f7f0 fb0c 	bl	8000894 <__aeabi_ddiv>
 801027c:	f7f0 fc90 	bl	8000ba0 <__aeabi_d2iz>
 8010280:	4680      	mov	r8, r0
 8010282:	f7f0 f973 	bl	800056c <__aeabi_i2d>
 8010286:	e9dd 2300 	ldrd	r2, r3, [sp]
 801028a:	f7f0 f9d9 	bl	8000640 <__aeabi_dmul>
 801028e:	4602      	mov	r2, r0
 8010290:	4620      	mov	r0, r4
 8010292:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010296:	460b      	mov	r3, r1
 8010298:	4629      	mov	r1, r5
 801029a:	f7f0 f819 	bl	80002d0 <__aeabi_dsub>
 801029e:	9d03      	ldr	r5, [sp, #12]
 80102a0:	f806 4b01 	strb.w	r4, [r6], #1
 80102a4:	eba6 040a 	sub.w	r4, r6, sl
 80102a8:	4602      	mov	r2, r0
 80102aa:	460b      	mov	r3, r1
 80102ac:	42a5      	cmp	r5, r4
 80102ae:	d133      	bne.n	8010318 <_dtoa_r+0x6e0>
 80102b0:	f7f0 f810 	bl	80002d4 <__adddf3>
 80102b4:	4604      	mov	r4, r0
 80102b6:	460d      	mov	r5, r1
 80102b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80102bc:	f7f0 fc50 	bl	8000b60 <__aeabi_dcmpgt>
 80102c0:	b9c0      	cbnz	r0, 80102f4 <_dtoa_r+0x6bc>
 80102c2:	4620      	mov	r0, r4
 80102c4:	4629      	mov	r1, r5
 80102c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80102ca:	f7f0 fc21 	bl	8000b10 <__aeabi_dcmpeq>
 80102ce:	b110      	cbz	r0, 80102d6 <_dtoa_r+0x69e>
 80102d0:	f018 0f01 	tst.w	r8, #1
 80102d4:	d10e      	bne.n	80102f4 <_dtoa_r+0x6bc>
 80102d6:	9902      	ldr	r1, [sp, #8]
 80102d8:	4648      	mov	r0, r9
 80102da:	f000 fbbf 	bl	8010a5c <_Bfree>
 80102de:	2300      	movs	r3, #0
 80102e0:	3701      	adds	r7, #1
 80102e2:	7033      	strb	r3, [r6, #0]
 80102e4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80102e6:	601f      	str	r7, [r3, #0]
 80102e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	f000 824c 	beq.w	8010788 <_dtoa_r+0xb50>
 80102f0:	601e      	str	r6, [r3, #0]
 80102f2:	e249      	b.n	8010788 <_dtoa_r+0xb50>
 80102f4:	46b8      	mov	r8, r7
 80102f6:	4633      	mov	r3, r6
 80102f8:	461e      	mov	r6, r3
 80102fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80102fe:	2a39      	cmp	r2, #57	@ 0x39
 8010300:	d106      	bne.n	8010310 <_dtoa_r+0x6d8>
 8010302:	459a      	cmp	sl, r3
 8010304:	d1f8      	bne.n	80102f8 <_dtoa_r+0x6c0>
 8010306:	2230      	movs	r2, #48	@ 0x30
 8010308:	f108 0801 	add.w	r8, r8, #1
 801030c:	f88a 2000 	strb.w	r2, [sl]
 8010310:	781a      	ldrb	r2, [r3, #0]
 8010312:	3201      	adds	r2, #1
 8010314:	701a      	strb	r2, [r3, #0]
 8010316:	e7a0      	b.n	801025a <_dtoa_r+0x622>
 8010318:	2200      	movs	r2, #0
 801031a:	4b6f      	ldr	r3, [pc, #444]	@ (80104d8 <_dtoa_r+0x8a0>)
 801031c:	f7f0 f990 	bl	8000640 <__aeabi_dmul>
 8010320:	2200      	movs	r2, #0
 8010322:	2300      	movs	r3, #0
 8010324:	4604      	mov	r4, r0
 8010326:	460d      	mov	r5, r1
 8010328:	f7f0 fbf2 	bl	8000b10 <__aeabi_dcmpeq>
 801032c:	2800      	cmp	r0, #0
 801032e:	d09f      	beq.n	8010270 <_dtoa_r+0x638>
 8010330:	e7d1      	b.n	80102d6 <_dtoa_r+0x69e>
 8010332:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010334:	2a00      	cmp	r2, #0
 8010336:	f000 80ea 	beq.w	801050e <_dtoa_r+0x8d6>
 801033a:	9a07      	ldr	r2, [sp, #28]
 801033c:	2a01      	cmp	r2, #1
 801033e:	f300 80cd 	bgt.w	80104dc <_dtoa_r+0x8a4>
 8010342:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010344:	2a00      	cmp	r2, #0
 8010346:	f000 80c1 	beq.w	80104cc <_dtoa_r+0x894>
 801034a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801034e:	9c08      	ldr	r4, [sp, #32]
 8010350:	9e00      	ldr	r6, [sp, #0]
 8010352:	9a00      	ldr	r2, [sp, #0]
 8010354:	2101      	movs	r1, #1
 8010356:	4648      	mov	r0, r9
 8010358:	441a      	add	r2, r3
 801035a:	9200      	str	r2, [sp, #0]
 801035c:	9a06      	ldr	r2, [sp, #24]
 801035e:	441a      	add	r2, r3
 8010360:	9206      	str	r2, [sp, #24]
 8010362:	f000 fc31 	bl	8010bc8 <__i2b>
 8010366:	4605      	mov	r5, r0
 8010368:	b166      	cbz	r6, 8010384 <_dtoa_r+0x74c>
 801036a:	9b06      	ldr	r3, [sp, #24]
 801036c:	2b00      	cmp	r3, #0
 801036e:	dd09      	ble.n	8010384 <_dtoa_r+0x74c>
 8010370:	42b3      	cmp	r3, r6
 8010372:	9a00      	ldr	r2, [sp, #0]
 8010374:	bfa8      	it	ge
 8010376:	4633      	movge	r3, r6
 8010378:	1ad2      	subs	r2, r2, r3
 801037a:	1af6      	subs	r6, r6, r3
 801037c:	9200      	str	r2, [sp, #0]
 801037e:	9a06      	ldr	r2, [sp, #24]
 8010380:	1ad3      	subs	r3, r2, r3
 8010382:	9306      	str	r3, [sp, #24]
 8010384:	9b08      	ldr	r3, [sp, #32]
 8010386:	b30b      	cbz	r3, 80103cc <_dtoa_r+0x794>
 8010388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801038a:	2b00      	cmp	r3, #0
 801038c:	f000 80c6 	beq.w	801051c <_dtoa_r+0x8e4>
 8010390:	2c00      	cmp	r4, #0
 8010392:	f000 80c0 	beq.w	8010516 <_dtoa_r+0x8de>
 8010396:	4629      	mov	r1, r5
 8010398:	4622      	mov	r2, r4
 801039a:	4648      	mov	r0, r9
 801039c:	f000 fcce 	bl	8010d3c <__pow5mult>
 80103a0:	9a02      	ldr	r2, [sp, #8]
 80103a2:	4601      	mov	r1, r0
 80103a4:	4605      	mov	r5, r0
 80103a6:	4648      	mov	r0, r9
 80103a8:	f000 fc24 	bl	8010bf4 <__multiply>
 80103ac:	9902      	ldr	r1, [sp, #8]
 80103ae:	4680      	mov	r8, r0
 80103b0:	4648      	mov	r0, r9
 80103b2:	f000 fb53 	bl	8010a5c <_Bfree>
 80103b6:	9b08      	ldr	r3, [sp, #32]
 80103b8:	1b1b      	subs	r3, r3, r4
 80103ba:	9308      	str	r3, [sp, #32]
 80103bc:	f000 80b1 	beq.w	8010522 <_dtoa_r+0x8ea>
 80103c0:	9a08      	ldr	r2, [sp, #32]
 80103c2:	4641      	mov	r1, r8
 80103c4:	4648      	mov	r0, r9
 80103c6:	f000 fcb9 	bl	8010d3c <__pow5mult>
 80103ca:	9002      	str	r0, [sp, #8]
 80103cc:	2101      	movs	r1, #1
 80103ce:	4648      	mov	r0, r9
 80103d0:	f000 fbfa 	bl	8010bc8 <__i2b>
 80103d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80103d6:	4604      	mov	r4, r0
 80103d8:	2b00      	cmp	r3, #0
 80103da:	f000 81d9 	beq.w	8010790 <_dtoa_r+0xb58>
 80103de:	461a      	mov	r2, r3
 80103e0:	4601      	mov	r1, r0
 80103e2:	4648      	mov	r0, r9
 80103e4:	f000 fcaa 	bl	8010d3c <__pow5mult>
 80103e8:	9b07      	ldr	r3, [sp, #28]
 80103ea:	4604      	mov	r4, r0
 80103ec:	2b01      	cmp	r3, #1
 80103ee:	f300 809f 	bgt.w	8010530 <_dtoa_r+0x8f8>
 80103f2:	9b04      	ldr	r3, [sp, #16]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	f040 8097 	bne.w	8010528 <_dtoa_r+0x8f0>
 80103fa:	9b05      	ldr	r3, [sp, #20]
 80103fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010400:	2b00      	cmp	r3, #0
 8010402:	f040 8093 	bne.w	801052c <_dtoa_r+0x8f4>
 8010406:	9b05      	ldr	r3, [sp, #20]
 8010408:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801040c:	0d1b      	lsrs	r3, r3, #20
 801040e:	051b      	lsls	r3, r3, #20
 8010410:	b133      	cbz	r3, 8010420 <_dtoa_r+0x7e8>
 8010412:	9b00      	ldr	r3, [sp, #0]
 8010414:	3301      	adds	r3, #1
 8010416:	9300      	str	r3, [sp, #0]
 8010418:	9b06      	ldr	r3, [sp, #24]
 801041a:	3301      	adds	r3, #1
 801041c:	9306      	str	r3, [sp, #24]
 801041e:	2301      	movs	r3, #1
 8010420:	9308      	str	r3, [sp, #32]
 8010422:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010424:	2b00      	cmp	r3, #0
 8010426:	f000 81b9 	beq.w	801079c <_dtoa_r+0xb64>
 801042a:	6923      	ldr	r3, [r4, #16]
 801042c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010430:	6918      	ldr	r0, [r3, #16]
 8010432:	f000 fb7d 	bl	8010b30 <__hi0bits>
 8010436:	f1c0 0020 	rsb	r0, r0, #32
 801043a:	9b06      	ldr	r3, [sp, #24]
 801043c:	4418      	add	r0, r3
 801043e:	f010 001f 	ands.w	r0, r0, #31
 8010442:	f000 8082 	beq.w	801054a <_dtoa_r+0x912>
 8010446:	f1c0 0320 	rsb	r3, r0, #32
 801044a:	2b04      	cmp	r3, #4
 801044c:	dd73      	ble.n	8010536 <_dtoa_r+0x8fe>
 801044e:	f1c0 001c 	rsb	r0, r0, #28
 8010452:	9b00      	ldr	r3, [sp, #0]
 8010454:	4403      	add	r3, r0
 8010456:	4406      	add	r6, r0
 8010458:	9300      	str	r3, [sp, #0]
 801045a:	9b06      	ldr	r3, [sp, #24]
 801045c:	4403      	add	r3, r0
 801045e:	9306      	str	r3, [sp, #24]
 8010460:	9b00      	ldr	r3, [sp, #0]
 8010462:	2b00      	cmp	r3, #0
 8010464:	dd05      	ble.n	8010472 <_dtoa_r+0x83a>
 8010466:	461a      	mov	r2, r3
 8010468:	9902      	ldr	r1, [sp, #8]
 801046a:	4648      	mov	r0, r9
 801046c:	f000 fcc0 	bl	8010df0 <__lshift>
 8010470:	9002      	str	r0, [sp, #8]
 8010472:	9b06      	ldr	r3, [sp, #24]
 8010474:	2b00      	cmp	r3, #0
 8010476:	dd05      	ble.n	8010484 <_dtoa_r+0x84c>
 8010478:	4621      	mov	r1, r4
 801047a:	461a      	mov	r2, r3
 801047c:	4648      	mov	r0, r9
 801047e:	f000 fcb7 	bl	8010df0 <__lshift>
 8010482:	4604      	mov	r4, r0
 8010484:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010486:	2b00      	cmp	r3, #0
 8010488:	d061      	beq.n	801054e <_dtoa_r+0x916>
 801048a:	4621      	mov	r1, r4
 801048c:	9802      	ldr	r0, [sp, #8]
 801048e:	f000 fd1b 	bl	8010ec8 <__mcmp>
 8010492:	2800      	cmp	r0, #0
 8010494:	da5b      	bge.n	801054e <_dtoa_r+0x916>
 8010496:	2300      	movs	r3, #0
 8010498:	220a      	movs	r2, #10
 801049a:	9902      	ldr	r1, [sp, #8]
 801049c:	4648      	mov	r0, r9
 801049e:	f000 faff 	bl	8010aa0 <__multadd>
 80104a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104a4:	f107 38ff 	add.w	r8, r7, #4294967295
 80104a8:	9002      	str	r0, [sp, #8]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	f000 8178 	beq.w	80107a0 <_dtoa_r+0xb68>
 80104b0:	4629      	mov	r1, r5
 80104b2:	2300      	movs	r3, #0
 80104b4:	220a      	movs	r2, #10
 80104b6:	4648      	mov	r0, r9
 80104b8:	f000 faf2 	bl	8010aa0 <__multadd>
 80104bc:	f1bb 0f00 	cmp.w	fp, #0
 80104c0:	4605      	mov	r5, r0
 80104c2:	dc6f      	bgt.n	80105a4 <_dtoa_r+0x96c>
 80104c4:	9b07      	ldr	r3, [sp, #28]
 80104c6:	2b02      	cmp	r3, #2
 80104c8:	dc49      	bgt.n	801055e <_dtoa_r+0x926>
 80104ca:	e06b      	b.n	80105a4 <_dtoa_r+0x96c>
 80104cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80104ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80104d2:	e73c      	b.n	801034e <_dtoa_r+0x716>
 80104d4:	3fe00000 	.word	0x3fe00000
 80104d8:	40240000 	.word	0x40240000
 80104dc:	9b03      	ldr	r3, [sp, #12]
 80104de:	1e5c      	subs	r4, r3, #1
 80104e0:	9b08      	ldr	r3, [sp, #32]
 80104e2:	42a3      	cmp	r3, r4
 80104e4:	db09      	blt.n	80104fa <_dtoa_r+0x8c2>
 80104e6:	1b1c      	subs	r4, r3, r4
 80104e8:	9b03      	ldr	r3, [sp, #12]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	f6bf af30 	bge.w	8010350 <_dtoa_r+0x718>
 80104f0:	9b00      	ldr	r3, [sp, #0]
 80104f2:	9a03      	ldr	r2, [sp, #12]
 80104f4:	1a9e      	subs	r6, r3, r2
 80104f6:	2300      	movs	r3, #0
 80104f8:	e72b      	b.n	8010352 <_dtoa_r+0x71a>
 80104fa:	9b08      	ldr	r3, [sp, #32]
 80104fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80104fe:	1ae3      	subs	r3, r4, r3
 8010500:	9408      	str	r4, [sp, #32]
 8010502:	9e00      	ldr	r6, [sp, #0]
 8010504:	2400      	movs	r4, #0
 8010506:	441a      	add	r2, r3
 8010508:	9b03      	ldr	r3, [sp, #12]
 801050a:	920d      	str	r2, [sp, #52]	@ 0x34
 801050c:	e721      	b.n	8010352 <_dtoa_r+0x71a>
 801050e:	9c08      	ldr	r4, [sp, #32]
 8010510:	9e00      	ldr	r6, [sp, #0]
 8010512:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010514:	e728      	b.n	8010368 <_dtoa_r+0x730>
 8010516:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801051a:	e751      	b.n	80103c0 <_dtoa_r+0x788>
 801051c:	9a08      	ldr	r2, [sp, #32]
 801051e:	9902      	ldr	r1, [sp, #8]
 8010520:	e750      	b.n	80103c4 <_dtoa_r+0x78c>
 8010522:	f8cd 8008 	str.w	r8, [sp, #8]
 8010526:	e751      	b.n	80103cc <_dtoa_r+0x794>
 8010528:	2300      	movs	r3, #0
 801052a:	e779      	b.n	8010420 <_dtoa_r+0x7e8>
 801052c:	9b04      	ldr	r3, [sp, #16]
 801052e:	e777      	b.n	8010420 <_dtoa_r+0x7e8>
 8010530:	2300      	movs	r3, #0
 8010532:	9308      	str	r3, [sp, #32]
 8010534:	e779      	b.n	801042a <_dtoa_r+0x7f2>
 8010536:	d093      	beq.n	8010460 <_dtoa_r+0x828>
 8010538:	331c      	adds	r3, #28
 801053a:	9a00      	ldr	r2, [sp, #0]
 801053c:	441a      	add	r2, r3
 801053e:	441e      	add	r6, r3
 8010540:	9200      	str	r2, [sp, #0]
 8010542:	9a06      	ldr	r2, [sp, #24]
 8010544:	441a      	add	r2, r3
 8010546:	9206      	str	r2, [sp, #24]
 8010548:	e78a      	b.n	8010460 <_dtoa_r+0x828>
 801054a:	4603      	mov	r3, r0
 801054c:	e7f4      	b.n	8010538 <_dtoa_r+0x900>
 801054e:	9b03      	ldr	r3, [sp, #12]
 8010550:	46b8      	mov	r8, r7
 8010552:	2b00      	cmp	r3, #0
 8010554:	dc20      	bgt.n	8010598 <_dtoa_r+0x960>
 8010556:	469b      	mov	fp, r3
 8010558:	9b07      	ldr	r3, [sp, #28]
 801055a:	2b02      	cmp	r3, #2
 801055c:	dd1e      	ble.n	801059c <_dtoa_r+0x964>
 801055e:	f1bb 0f00 	cmp.w	fp, #0
 8010562:	f47f adb1 	bne.w	80100c8 <_dtoa_r+0x490>
 8010566:	4621      	mov	r1, r4
 8010568:	465b      	mov	r3, fp
 801056a:	2205      	movs	r2, #5
 801056c:	4648      	mov	r0, r9
 801056e:	f000 fa97 	bl	8010aa0 <__multadd>
 8010572:	4601      	mov	r1, r0
 8010574:	4604      	mov	r4, r0
 8010576:	9802      	ldr	r0, [sp, #8]
 8010578:	f000 fca6 	bl	8010ec8 <__mcmp>
 801057c:	2800      	cmp	r0, #0
 801057e:	f77f ada3 	ble.w	80100c8 <_dtoa_r+0x490>
 8010582:	4656      	mov	r6, sl
 8010584:	2331      	movs	r3, #49	@ 0x31
 8010586:	f108 0801 	add.w	r8, r8, #1
 801058a:	f806 3b01 	strb.w	r3, [r6], #1
 801058e:	e59f      	b.n	80100d0 <_dtoa_r+0x498>
 8010590:	46b8      	mov	r8, r7
 8010592:	9c03      	ldr	r4, [sp, #12]
 8010594:	4625      	mov	r5, r4
 8010596:	e7f4      	b.n	8010582 <_dtoa_r+0x94a>
 8010598:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801059c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801059e:	2b00      	cmp	r3, #0
 80105a0:	f000 8102 	beq.w	80107a8 <_dtoa_r+0xb70>
 80105a4:	2e00      	cmp	r6, #0
 80105a6:	dd05      	ble.n	80105b4 <_dtoa_r+0x97c>
 80105a8:	4629      	mov	r1, r5
 80105aa:	4632      	mov	r2, r6
 80105ac:	4648      	mov	r0, r9
 80105ae:	f000 fc1f 	bl	8010df0 <__lshift>
 80105b2:	4605      	mov	r5, r0
 80105b4:	9b08      	ldr	r3, [sp, #32]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d05c      	beq.n	8010674 <_dtoa_r+0xa3c>
 80105ba:	6869      	ldr	r1, [r5, #4]
 80105bc:	4648      	mov	r0, r9
 80105be:	f000 fa0d 	bl	80109dc <_Balloc>
 80105c2:	4606      	mov	r6, r0
 80105c4:	b928      	cbnz	r0, 80105d2 <_dtoa_r+0x99a>
 80105c6:	4b83      	ldr	r3, [pc, #524]	@ (80107d4 <_dtoa_r+0xb9c>)
 80105c8:	4602      	mov	r2, r0
 80105ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80105ce:	f7ff bb4a 	b.w	800fc66 <_dtoa_r+0x2e>
 80105d2:	692a      	ldr	r2, [r5, #16]
 80105d4:	f105 010c 	add.w	r1, r5, #12
 80105d8:	300c      	adds	r0, #12
 80105da:	3202      	adds	r2, #2
 80105dc:	0092      	lsls	r2, r2, #2
 80105de:	f000 ffad 	bl	801153c <memcpy>
 80105e2:	2201      	movs	r2, #1
 80105e4:	4631      	mov	r1, r6
 80105e6:	4648      	mov	r0, r9
 80105e8:	f000 fc02 	bl	8010df0 <__lshift>
 80105ec:	f10a 0301 	add.w	r3, sl, #1
 80105f0:	462f      	mov	r7, r5
 80105f2:	4605      	mov	r5, r0
 80105f4:	9300      	str	r3, [sp, #0]
 80105f6:	eb0a 030b 	add.w	r3, sl, fp
 80105fa:	9308      	str	r3, [sp, #32]
 80105fc:	9b04      	ldr	r3, [sp, #16]
 80105fe:	f003 0301 	and.w	r3, r3, #1
 8010602:	9306      	str	r3, [sp, #24]
 8010604:	9b00      	ldr	r3, [sp, #0]
 8010606:	4621      	mov	r1, r4
 8010608:	9802      	ldr	r0, [sp, #8]
 801060a:	f103 3bff 	add.w	fp, r3, #4294967295
 801060e:	f7ff fa84 	bl	800fb1a <quorem>
 8010612:	4603      	mov	r3, r0
 8010614:	4639      	mov	r1, r7
 8010616:	9003      	str	r0, [sp, #12]
 8010618:	3330      	adds	r3, #48	@ 0x30
 801061a:	9802      	ldr	r0, [sp, #8]
 801061c:	9309      	str	r3, [sp, #36]	@ 0x24
 801061e:	f000 fc53 	bl	8010ec8 <__mcmp>
 8010622:	462a      	mov	r2, r5
 8010624:	9004      	str	r0, [sp, #16]
 8010626:	4621      	mov	r1, r4
 8010628:	4648      	mov	r0, r9
 801062a:	f000 fc69 	bl	8010f00 <__mdiff>
 801062e:	68c2      	ldr	r2, [r0, #12]
 8010630:	4606      	mov	r6, r0
 8010632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010634:	bb02      	cbnz	r2, 8010678 <_dtoa_r+0xa40>
 8010636:	4601      	mov	r1, r0
 8010638:	9802      	ldr	r0, [sp, #8]
 801063a:	f000 fc45 	bl	8010ec8 <__mcmp>
 801063e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010640:	4602      	mov	r2, r0
 8010642:	4631      	mov	r1, r6
 8010644:	4648      	mov	r0, r9
 8010646:	920c      	str	r2, [sp, #48]	@ 0x30
 8010648:	9309      	str	r3, [sp, #36]	@ 0x24
 801064a:	f000 fa07 	bl	8010a5c <_Bfree>
 801064e:	9b07      	ldr	r3, [sp, #28]
 8010650:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010652:	9e00      	ldr	r6, [sp, #0]
 8010654:	ea42 0103 	orr.w	r1, r2, r3
 8010658:	9b06      	ldr	r3, [sp, #24]
 801065a:	4319      	orrs	r1, r3
 801065c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801065e:	d10d      	bne.n	801067c <_dtoa_r+0xa44>
 8010660:	2b39      	cmp	r3, #57	@ 0x39
 8010662:	d027      	beq.n	80106b4 <_dtoa_r+0xa7c>
 8010664:	9a04      	ldr	r2, [sp, #16]
 8010666:	2a00      	cmp	r2, #0
 8010668:	dd01      	ble.n	801066e <_dtoa_r+0xa36>
 801066a:	9b03      	ldr	r3, [sp, #12]
 801066c:	3331      	adds	r3, #49	@ 0x31
 801066e:	f88b 3000 	strb.w	r3, [fp]
 8010672:	e52e      	b.n	80100d2 <_dtoa_r+0x49a>
 8010674:	4628      	mov	r0, r5
 8010676:	e7b9      	b.n	80105ec <_dtoa_r+0x9b4>
 8010678:	2201      	movs	r2, #1
 801067a:	e7e2      	b.n	8010642 <_dtoa_r+0xa0a>
 801067c:	9904      	ldr	r1, [sp, #16]
 801067e:	2900      	cmp	r1, #0
 8010680:	db04      	blt.n	801068c <_dtoa_r+0xa54>
 8010682:	9807      	ldr	r0, [sp, #28]
 8010684:	4301      	orrs	r1, r0
 8010686:	9806      	ldr	r0, [sp, #24]
 8010688:	4301      	orrs	r1, r0
 801068a:	d120      	bne.n	80106ce <_dtoa_r+0xa96>
 801068c:	2a00      	cmp	r2, #0
 801068e:	ddee      	ble.n	801066e <_dtoa_r+0xa36>
 8010690:	2201      	movs	r2, #1
 8010692:	9902      	ldr	r1, [sp, #8]
 8010694:	4648      	mov	r0, r9
 8010696:	9300      	str	r3, [sp, #0]
 8010698:	f000 fbaa 	bl	8010df0 <__lshift>
 801069c:	4621      	mov	r1, r4
 801069e:	9002      	str	r0, [sp, #8]
 80106a0:	f000 fc12 	bl	8010ec8 <__mcmp>
 80106a4:	2800      	cmp	r0, #0
 80106a6:	9b00      	ldr	r3, [sp, #0]
 80106a8:	dc02      	bgt.n	80106b0 <_dtoa_r+0xa78>
 80106aa:	d1e0      	bne.n	801066e <_dtoa_r+0xa36>
 80106ac:	07da      	lsls	r2, r3, #31
 80106ae:	d5de      	bpl.n	801066e <_dtoa_r+0xa36>
 80106b0:	2b39      	cmp	r3, #57	@ 0x39
 80106b2:	d1da      	bne.n	801066a <_dtoa_r+0xa32>
 80106b4:	2339      	movs	r3, #57	@ 0x39
 80106b6:	f88b 3000 	strb.w	r3, [fp]
 80106ba:	4633      	mov	r3, r6
 80106bc:	461e      	mov	r6, r3
 80106be:	3b01      	subs	r3, #1
 80106c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80106c4:	2a39      	cmp	r2, #57	@ 0x39
 80106c6:	d04f      	beq.n	8010768 <_dtoa_r+0xb30>
 80106c8:	3201      	adds	r2, #1
 80106ca:	701a      	strb	r2, [r3, #0]
 80106cc:	e501      	b.n	80100d2 <_dtoa_r+0x49a>
 80106ce:	2a00      	cmp	r2, #0
 80106d0:	dd03      	ble.n	80106da <_dtoa_r+0xaa2>
 80106d2:	2b39      	cmp	r3, #57	@ 0x39
 80106d4:	d0ee      	beq.n	80106b4 <_dtoa_r+0xa7c>
 80106d6:	3301      	adds	r3, #1
 80106d8:	e7c9      	b.n	801066e <_dtoa_r+0xa36>
 80106da:	9a00      	ldr	r2, [sp, #0]
 80106dc:	9908      	ldr	r1, [sp, #32]
 80106de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80106e2:	428a      	cmp	r2, r1
 80106e4:	d029      	beq.n	801073a <_dtoa_r+0xb02>
 80106e6:	2300      	movs	r3, #0
 80106e8:	220a      	movs	r2, #10
 80106ea:	9902      	ldr	r1, [sp, #8]
 80106ec:	4648      	mov	r0, r9
 80106ee:	f000 f9d7 	bl	8010aa0 <__multadd>
 80106f2:	42af      	cmp	r7, r5
 80106f4:	9002      	str	r0, [sp, #8]
 80106f6:	f04f 0300 	mov.w	r3, #0
 80106fa:	f04f 020a 	mov.w	r2, #10
 80106fe:	4639      	mov	r1, r7
 8010700:	4648      	mov	r0, r9
 8010702:	d107      	bne.n	8010714 <_dtoa_r+0xadc>
 8010704:	f000 f9cc 	bl	8010aa0 <__multadd>
 8010708:	4607      	mov	r7, r0
 801070a:	4605      	mov	r5, r0
 801070c:	9b00      	ldr	r3, [sp, #0]
 801070e:	3301      	adds	r3, #1
 8010710:	9300      	str	r3, [sp, #0]
 8010712:	e777      	b.n	8010604 <_dtoa_r+0x9cc>
 8010714:	f000 f9c4 	bl	8010aa0 <__multadd>
 8010718:	4629      	mov	r1, r5
 801071a:	4607      	mov	r7, r0
 801071c:	2300      	movs	r3, #0
 801071e:	220a      	movs	r2, #10
 8010720:	4648      	mov	r0, r9
 8010722:	f000 f9bd 	bl	8010aa0 <__multadd>
 8010726:	4605      	mov	r5, r0
 8010728:	e7f0      	b.n	801070c <_dtoa_r+0xad4>
 801072a:	f1bb 0f00 	cmp.w	fp, #0
 801072e:	f04f 0700 	mov.w	r7, #0
 8010732:	bfcc      	ite	gt
 8010734:	465e      	movgt	r6, fp
 8010736:	2601      	movle	r6, #1
 8010738:	4456      	add	r6, sl
 801073a:	2201      	movs	r2, #1
 801073c:	9902      	ldr	r1, [sp, #8]
 801073e:	4648      	mov	r0, r9
 8010740:	9300      	str	r3, [sp, #0]
 8010742:	f000 fb55 	bl	8010df0 <__lshift>
 8010746:	4621      	mov	r1, r4
 8010748:	9002      	str	r0, [sp, #8]
 801074a:	f000 fbbd 	bl	8010ec8 <__mcmp>
 801074e:	2800      	cmp	r0, #0
 8010750:	dcb3      	bgt.n	80106ba <_dtoa_r+0xa82>
 8010752:	d102      	bne.n	801075a <_dtoa_r+0xb22>
 8010754:	9b00      	ldr	r3, [sp, #0]
 8010756:	07db      	lsls	r3, r3, #31
 8010758:	d4af      	bmi.n	80106ba <_dtoa_r+0xa82>
 801075a:	4633      	mov	r3, r6
 801075c:	461e      	mov	r6, r3
 801075e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010762:	2a30      	cmp	r2, #48	@ 0x30
 8010764:	d0fa      	beq.n	801075c <_dtoa_r+0xb24>
 8010766:	e4b4      	b.n	80100d2 <_dtoa_r+0x49a>
 8010768:	459a      	cmp	sl, r3
 801076a:	d1a7      	bne.n	80106bc <_dtoa_r+0xa84>
 801076c:	2331      	movs	r3, #49	@ 0x31
 801076e:	f108 0801 	add.w	r8, r8, #1
 8010772:	f88a 3000 	strb.w	r3, [sl]
 8010776:	e4ac      	b.n	80100d2 <_dtoa_r+0x49a>
 8010778:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801077a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80107d8 <_dtoa_r+0xba0>
 801077e:	b11b      	cbz	r3, 8010788 <_dtoa_r+0xb50>
 8010780:	f10a 0308 	add.w	r3, sl, #8
 8010784:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010786:	6013      	str	r3, [r2, #0]
 8010788:	4650      	mov	r0, sl
 801078a:	b017      	add	sp, #92	@ 0x5c
 801078c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010790:	9b07      	ldr	r3, [sp, #28]
 8010792:	2b01      	cmp	r3, #1
 8010794:	f77f ae2d 	ble.w	80103f2 <_dtoa_r+0x7ba>
 8010798:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801079a:	9308      	str	r3, [sp, #32]
 801079c:	2001      	movs	r0, #1
 801079e:	e64c      	b.n	801043a <_dtoa_r+0x802>
 80107a0:	f1bb 0f00 	cmp.w	fp, #0
 80107a4:	f77f aed8 	ble.w	8010558 <_dtoa_r+0x920>
 80107a8:	4656      	mov	r6, sl
 80107aa:	4621      	mov	r1, r4
 80107ac:	9802      	ldr	r0, [sp, #8]
 80107ae:	f7ff f9b4 	bl	800fb1a <quorem>
 80107b2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80107b6:	f806 3b01 	strb.w	r3, [r6], #1
 80107ba:	eba6 020a 	sub.w	r2, r6, sl
 80107be:	4593      	cmp	fp, r2
 80107c0:	ddb3      	ble.n	801072a <_dtoa_r+0xaf2>
 80107c2:	2300      	movs	r3, #0
 80107c4:	220a      	movs	r2, #10
 80107c6:	9902      	ldr	r1, [sp, #8]
 80107c8:	4648      	mov	r0, r9
 80107ca:	f000 f969 	bl	8010aa0 <__multadd>
 80107ce:	9002      	str	r0, [sp, #8]
 80107d0:	e7eb      	b.n	80107aa <_dtoa_r+0xb72>
 80107d2:	bf00      	nop
 80107d4:	08011db8 	.word	0x08011db8
 80107d8:	08011d3c 	.word	0x08011d3c

080107dc <_free_r>:
 80107dc:	b538      	push	{r3, r4, r5, lr}
 80107de:	4605      	mov	r5, r0
 80107e0:	2900      	cmp	r1, #0
 80107e2:	d041      	beq.n	8010868 <_free_r+0x8c>
 80107e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107e8:	1f0c      	subs	r4, r1, #4
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	bfb8      	it	lt
 80107ee:	18e4      	addlt	r4, r4, r3
 80107f0:	f000 f8e8 	bl	80109c4 <__malloc_lock>
 80107f4:	4a1d      	ldr	r2, [pc, #116]	@ (801086c <_free_r+0x90>)
 80107f6:	6813      	ldr	r3, [r2, #0]
 80107f8:	b933      	cbnz	r3, 8010808 <_free_r+0x2c>
 80107fa:	6063      	str	r3, [r4, #4]
 80107fc:	6014      	str	r4, [r2, #0]
 80107fe:	4628      	mov	r0, r5
 8010800:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010804:	f000 b8e4 	b.w	80109d0 <__malloc_unlock>
 8010808:	42a3      	cmp	r3, r4
 801080a:	d908      	bls.n	801081e <_free_r+0x42>
 801080c:	6820      	ldr	r0, [r4, #0]
 801080e:	1821      	adds	r1, r4, r0
 8010810:	428b      	cmp	r3, r1
 8010812:	bf01      	itttt	eq
 8010814:	6819      	ldreq	r1, [r3, #0]
 8010816:	685b      	ldreq	r3, [r3, #4]
 8010818:	1809      	addeq	r1, r1, r0
 801081a:	6021      	streq	r1, [r4, #0]
 801081c:	e7ed      	b.n	80107fa <_free_r+0x1e>
 801081e:	461a      	mov	r2, r3
 8010820:	685b      	ldr	r3, [r3, #4]
 8010822:	b10b      	cbz	r3, 8010828 <_free_r+0x4c>
 8010824:	42a3      	cmp	r3, r4
 8010826:	d9fa      	bls.n	801081e <_free_r+0x42>
 8010828:	6811      	ldr	r1, [r2, #0]
 801082a:	1850      	adds	r0, r2, r1
 801082c:	42a0      	cmp	r0, r4
 801082e:	d10b      	bne.n	8010848 <_free_r+0x6c>
 8010830:	6820      	ldr	r0, [r4, #0]
 8010832:	4401      	add	r1, r0
 8010834:	1850      	adds	r0, r2, r1
 8010836:	6011      	str	r1, [r2, #0]
 8010838:	4283      	cmp	r3, r0
 801083a:	d1e0      	bne.n	80107fe <_free_r+0x22>
 801083c:	6818      	ldr	r0, [r3, #0]
 801083e:	685b      	ldr	r3, [r3, #4]
 8010840:	4408      	add	r0, r1
 8010842:	6053      	str	r3, [r2, #4]
 8010844:	6010      	str	r0, [r2, #0]
 8010846:	e7da      	b.n	80107fe <_free_r+0x22>
 8010848:	d902      	bls.n	8010850 <_free_r+0x74>
 801084a:	230c      	movs	r3, #12
 801084c:	602b      	str	r3, [r5, #0]
 801084e:	e7d6      	b.n	80107fe <_free_r+0x22>
 8010850:	6820      	ldr	r0, [r4, #0]
 8010852:	1821      	adds	r1, r4, r0
 8010854:	428b      	cmp	r3, r1
 8010856:	bf02      	ittt	eq
 8010858:	6819      	ldreq	r1, [r3, #0]
 801085a:	685b      	ldreq	r3, [r3, #4]
 801085c:	1809      	addeq	r1, r1, r0
 801085e:	6063      	str	r3, [r4, #4]
 8010860:	bf08      	it	eq
 8010862:	6021      	streq	r1, [r4, #0]
 8010864:	6054      	str	r4, [r2, #4]
 8010866:	e7ca      	b.n	80107fe <_free_r+0x22>
 8010868:	bd38      	pop	{r3, r4, r5, pc}
 801086a:	bf00      	nop
 801086c:	20000c0c 	.word	0x20000c0c

08010870 <malloc>:
 8010870:	4b02      	ldr	r3, [pc, #8]	@ (801087c <malloc+0xc>)
 8010872:	4601      	mov	r1, r0
 8010874:	6818      	ldr	r0, [r3, #0]
 8010876:	f000 b825 	b.w	80108c4 <_malloc_r>
 801087a:	bf00      	nop
 801087c:	20000018 	.word	0x20000018

08010880 <sbrk_aligned>:
 8010880:	b570      	push	{r4, r5, r6, lr}
 8010882:	4e0f      	ldr	r6, [pc, #60]	@ (80108c0 <sbrk_aligned+0x40>)
 8010884:	460c      	mov	r4, r1
 8010886:	4605      	mov	r5, r0
 8010888:	6831      	ldr	r1, [r6, #0]
 801088a:	b911      	cbnz	r1, 8010892 <sbrk_aligned+0x12>
 801088c:	f000 fe46 	bl	801151c <_sbrk_r>
 8010890:	6030      	str	r0, [r6, #0]
 8010892:	4621      	mov	r1, r4
 8010894:	4628      	mov	r0, r5
 8010896:	f000 fe41 	bl	801151c <_sbrk_r>
 801089a:	1c43      	adds	r3, r0, #1
 801089c:	d103      	bne.n	80108a6 <sbrk_aligned+0x26>
 801089e:	f04f 34ff 	mov.w	r4, #4294967295
 80108a2:	4620      	mov	r0, r4
 80108a4:	bd70      	pop	{r4, r5, r6, pc}
 80108a6:	1cc4      	adds	r4, r0, #3
 80108a8:	f024 0403 	bic.w	r4, r4, #3
 80108ac:	42a0      	cmp	r0, r4
 80108ae:	d0f8      	beq.n	80108a2 <sbrk_aligned+0x22>
 80108b0:	1a21      	subs	r1, r4, r0
 80108b2:	4628      	mov	r0, r5
 80108b4:	f000 fe32 	bl	801151c <_sbrk_r>
 80108b8:	3001      	adds	r0, #1
 80108ba:	d1f2      	bne.n	80108a2 <sbrk_aligned+0x22>
 80108bc:	e7ef      	b.n	801089e <sbrk_aligned+0x1e>
 80108be:	bf00      	nop
 80108c0:	20000c08 	.word	0x20000c08

080108c4 <_malloc_r>:
 80108c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80108c8:	1ccd      	adds	r5, r1, #3
 80108ca:	4606      	mov	r6, r0
 80108cc:	f025 0503 	bic.w	r5, r5, #3
 80108d0:	3508      	adds	r5, #8
 80108d2:	2d0c      	cmp	r5, #12
 80108d4:	bf38      	it	cc
 80108d6:	250c      	movcc	r5, #12
 80108d8:	2d00      	cmp	r5, #0
 80108da:	db01      	blt.n	80108e0 <_malloc_r+0x1c>
 80108dc:	42a9      	cmp	r1, r5
 80108de:	d904      	bls.n	80108ea <_malloc_r+0x26>
 80108e0:	230c      	movs	r3, #12
 80108e2:	6033      	str	r3, [r6, #0]
 80108e4:	2000      	movs	r0, #0
 80108e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80109c0 <_malloc_r+0xfc>
 80108ee:	f000 f869 	bl	80109c4 <__malloc_lock>
 80108f2:	f8d8 3000 	ldr.w	r3, [r8]
 80108f6:	461c      	mov	r4, r3
 80108f8:	bb44      	cbnz	r4, 801094c <_malloc_r+0x88>
 80108fa:	4629      	mov	r1, r5
 80108fc:	4630      	mov	r0, r6
 80108fe:	f7ff ffbf 	bl	8010880 <sbrk_aligned>
 8010902:	1c43      	adds	r3, r0, #1
 8010904:	4604      	mov	r4, r0
 8010906:	d158      	bne.n	80109ba <_malloc_r+0xf6>
 8010908:	f8d8 4000 	ldr.w	r4, [r8]
 801090c:	4627      	mov	r7, r4
 801090e:	2f00      	cmp	r7, #0
 8010910:	d143      	bne.n	801099a <_malloc_r+0xd6>
 8010912:	2c00      	cmp	r4, #0
 8010914:	d04b      	beq.n	80109ae <_malloc_r+0xea>
 8010916:	6823      	ldr	r3, [r4, #0]
 8010918:	4639      	mov	r1, r7
 801091a:	4630      	mov	r0, r6
 801091c:	eb04 0903 	add.w	r9, r4, r3
 8010920:	f000 fdfc 	bl	801151c <_sbrk_r>
 8010924:	4581      	cmp	r9, r0
 8010926:	d142      	bne.n	80109ae <_malloc_r+0xea>
 8010928:	6821      	ldr	r1, [r4, #0]
 801092a:	4630      	mov	r0, r6
 801092c:	1a6d      	subs	r5, r5, r1
 801092e:	4629      	mov	r1, r5
 8010930:	f7ff ffa6 	bl	8010880 <sbrk_aligned>
 8010934:	3001      	adds	r0, #1
 8010936:	d03a      	beq.n	80109ae <_malloc_r+0xea>
 8010938:	6823      	ldr	r3, [r4, #0]
 801093a:	442b      	add	r3, r5
 801093c:	6023      	str	r3, [r4, #0]
 801093e:	f8d8 3000 	ldr.w	r3, [r8]
 8010942:	685a      	ldr	r2, [r3, #4]
 8010944:	bb62      	cbnz	r2, 80109a0 <_malloc_r+0xdc>
 8010946:	f8c8 7000 	str.w	r7, [r8]
 801094a:	e00f      	b.n	801096c <_malloc_r+0xa8>
 801094c:	6822      	ldr	r2, [r4, #0]
 801094e:	1b52      	subs	r2, r2, r5
 8010950:	d420      	bmi.n	8010994 <_malloc_r+0xd0>
 8010952:	2a0b      	cmp	r2, #11
 8010954:	d917      	bls.n	8010986 <_malloc_r+0xc2>
 8010956:	1961      	adds	r1, r4, r5
 8010958:	42a3      	cmp	r3, r4
 801095a:	6025      	str	r5, [r4, #0]
 801095c:	bf18      	it	ne
 801095e:	6059      	strne	r1, [r3, #4]
 8010960:	6863      	ldr	r3, [r4, #4]
 8010962:	bf08      	it	eq
 8010964:	f8c8 1000 	streq.w	r1, [r8]
 8010968:	5162      	str	r2, [r4, r5]
 801096a:	604b      	str	r3, [r1, #4]
 801096c:	4630      	mov	r0, r6
 801096e:	f000 f82f 	bl	80109d0 <__malloc_unlock>
 8010972:	f104 000b 	add.w	r0, r4, #11
 8010976:	1d23      	adds	r3, r4, #4
 8010978:	f020 0007 	bic.w	r0, r0, #7
 801097c:	1ac2      	subs	r2, r0, r3
 801097e:	bf1c      	itt	ne
 8010980:	1a1b      	subne	r3, r3, r0
 8010982:	50a3      	strne	r3, [r4, r2]
 8010984:	e7af      	b.n	80108e6 <_malloc_r+0x22>
 8010986:	6862      	ldr	r2, [r4, #4]
 8010988:	42a3      	cmp	r3, r4
 801098a:	bf0c      	ite	eq
 801098c:	f8c8 2000 	streq.w	r2, [r8]
 8010990:	605a      	strne	r2, [r3, #4]
 8010992:	e7eb      	b.n	801096c <_malloc_r+0xa8>
 8010994:	4623      	mov	r3, r4
 8010996:	6864      	ldr	r4, [r4, #4]
 8010998:	e7ae      	b.n	80108f8 <_malloc_r+0x34>
 801099a:	463c      	mov	r4, r7
 801099c:	687f      	ldr	r7, [r7, #4]
 801099e:	e7b6      	b.n	801090e <_malloc_r+0x4a>
 80109a0:	461a      	mov	r2, r3
 80109a2:	685b      	ldr	r3, [r3, #4]
 80109a4:	42a3      	cmp	r3, r4
 80109a6:	d1fb      	bne.n	80109a0 <_malloc_r+0xdc>
 80109a8:	2300      	movs	r3, #0
 80109aa:	6053      	str	r3, [r2, #4]
 80109ac:	e7de      	b.n	801096c <_malloc_r+0xa8>
 80109ae:	230c      	movs	r3, #12
 80109b0:	4630      	mov	r0, r6
 80109b2:	6033      	str	r3, [r6, #0]
 80109b4:	f000 f80c 	bl	80109d0 <__malloc_unlock>
 80109b8:	e794      	b.n	80108e4 <_malloc_r+0x20>
 80109ba:	6005      	str	r5, [r0, #0]
 80109bc:	e7d6      	b.n	801096c <_malloc_r+0xa8>
 80109be:	bf00      	nop
 80109c0:	20000c0c 	.word	0x20000c0c

080109c4 <__malloc_lock>:
 80109c4:	4801      	ldr	r0, [pc, #4]	@ (80109cc <__malloc_lock+0x8>)
 80109c6:	f7ff b898 	b.w	800fafa <__retarget_lock_acquire_recursive>
 80109ca:	bf00      	nop
 80109cc:	20000c04 	.word	0x20000c04

080109d0 <__malloc_unlock>:
 80109d0:	4801      	ldr	r0, [pc, #4]	@ (80109d8 <__malloc_unlock+0x8>)
 80109d2:	f7ff b893 	b.w	800fafc <__retarget_lock_release_recursive>
 80109d6:	bf00      	nop
 80109d8:	20000c04 	.word	0x20000c04

080109dc <_Balloc>:
 80109dc:	b570      	push	{r4, r5, r6, lr}
 80109de:	69c6      	ldr	r6, [r0, #28]
 80109e0:	4604      	mov	r4, r0
 80109e2:	460d      	mov	r5, r1
 80109e4:	b976      	cbnz	r6, 8010a04 <_Balloc+0x28>
 80109e6:	2010      	movs	r0, #16
 80109e8:	f7ff ff42 	bl	8010870 <malloc>
 80109ec:	4602      	mov	r2, r0
 80109ee:	61e0      	str	r0, [r4, #28]
 80109f0:	b920      	cbnz	r0, 80109fc <_Balloc+0x20>
 80109f2:	4b18      	ldr	r3, [pc, #96]	@ (8010a54 <_Balloc+0x78>)
 80109f4:	216b      	movs	r1, #107	@ 0x6b
 80109f6:	4818      	ldr	r0, [pc, #96]	@ (8010a58 <_Balloc+0x7c>)
 80109f8:	f000 fdae 	bl	8011558 <__assert_func>
 80109fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a00:	6006      	str	r6, [r0, #0]
 8010a02:	60c6      	str	r6, [r0, #12]
 8010a04:	69e6      	ldr	r6, [r4, #28]
 8010a06:	68f3      	ldr	r3, [r6, #12]
 8010a08:	b183      	cbz	r3, 8010a2c <_Balloc+0x50>
 8010a0a:	69e3      	ldr	r3, [r4, #28]
 8010a0c:	68db      	ldr	r3, [r3, #12]
 8010a0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010a12:	b9b8      	cbnz	r0, 8010a44 <_Balloc+0x68>
 8010a14:	2101      	movs	r1, #1
 8010a16:	4620      	mov	r0, r4
 8010a18:	fa01 f605 	lsl.w	r6, r1, r5
 8010a1c:	1d72      	adds	r2, r6, #5
 8010a1e:	0092      	lsls	r2, r2, #2
 8010a20:	f000 fdb8 	bl	8011594 <_calloc_r>
 8010a24:	b160      	cbz	r0, 8010a40 <_Balloc+0x64>
 8010a26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010a2a:	e00e      	b.n	8010a4a <_Balloc+0x6e>
 8010a2c:	2221      	movs	r2, #33	@ 0x21
 8010a2e:	2104      	movs	r1, #4
 8010a30:	4620      	mov	r0, r4
 8010a32:	f000 fdaf 	bl	8011594 <_calloc_r>
 8010a36:	69e3      	ldr	r3, [r4, #28]
 8010a38:	60f0      	str	r0, [r6, #12]
 8010a3a:	68db      	ldr	r3, [r3, #12]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d1e4      	bne.n	8010a0a <_Balloc+0x2e>
 8010a40:	2000      	movs	r0, #0
 8010a42:	bd70      	pop	{r4, r5, r6, pc}
 8010a44:	6802      	ldr	r2, [r0, #0]
 8010a46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010a50:	e7f7      	b.n	8010a42 <_Balloc+0x66>
 8010a52:	bf00      	nop
 8010a54:	08011d49 	.word	0x08011d49
 8010a58:	08011dc9 	.word	0x08011dc9

08010a5c <_Bfree>:
 8010a5c:	b570      	push	{r4, r5, r6, lr}
 8010a5e:	69c6      	ldr	r6, [r0, #28]
 8010a60:	4605      	mov	r5, r0
 8010a62:	460c      	mov	r4, r1
 8010a64:	b976      	cbnz	r6, 8010a84 <_Bfree+0x28>
 8010a66:	2010      	movs	r0, #16
 8010a68:	f7ff ff02 	bl	8010870 <malloc>
 8010a6c:	4602      	mov	r2, r0
 8010a6e:	61e8      	str	r0, [r5, #28]
 8010a70:	b920      	cbnz	r0, 8010a7c <_Bfree+0x20>
 8010a72:	4b09      	ldr	r3, [pc, #36]	@ (8010a98 <_Bfree+0x3c>)
 8010a74:	218f      	movs	r1, #143	@ 0x8f
 8010a76:	4809      	ldr	r0, [pc, #36]	@ (8010a9c <_Bfree+0x40>)
 8010a78:	f000 fd6e 	bl	8011558 <__assert_func>
 8010a7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a80:	6006      	str	r6, [r0, #0]
 8010a82:	60c6      	str	r6, [r0, #12]
 8010a84:	b13c      	cbz	r4, 8010a96 <_Bfree+0x3a>
 8010a86:	69eb      	ldr	r3, [r5, #28]
 8010a88:	6862      	ldr	r2, [r4, #4]
 8010a8a:	68db      	ldr	r3, [r3, #12]
 8010a8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010a90:	6021      	str	r1, [r4, #0]
 8010a92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010a96:	bd70      	pop	{r4, r5, r6, pc}
 8010a98:	08011d49 	.word	0x08011d49
 8010a9c:	08011dc9 	.word	0x08011dc9

08010aa0 <__multadd>:
 8010aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010aa4:	f101 0c14 	add.w	ip, r1, #20
 8010aa8:	4607      	mov	r7, r0
 8010aaa:	460c      	mov	r4, r1
 8010aac:	461e      	mov	r6, r3
 8010aae:	690d      	ldr	r5, [r1, #16]
 8010ab0:	2000      	movs	r0, #0
 8010ab2:	f8dc 3000 	ldr.w	r3, [ip]
 8010ab6:	3001      	adds	r0, #1
 8010ab8:	b299      	uxth	r1, r3
 8010aba:	4285      	cmp	r5, r0
 8010abc:	fb02 6101 	mla	r1, r2, r1, r6
 8010ac0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010ac4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8010ac8:	b289      	uxth	r1, r1
 8010aca:	fb02 3306 	mla	r3, r2, r6, r3
 8010ace:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010ad2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010ad6:	f84c 1b04 	str.w	r1, [ip], #4
 8010ada:	dcea      	bgt.n	8010ab2 <__multadd+0x12>
 8010adc:	b30e      	cbz	r6, 8010b22 <__multadd+0x82>
 8010ade:	68a3      	ldr	r3, [r4, #8]
 8010ae0:	42ab      	cmp	r3, r5
 8010ae2:	dc19      	bgt.n	8010b18 <__multadd+0x78>
 8010ae4:	6861      	ldr	r1, [r4, #4]
 8010ae6:	4638      	mov	r0, r7
 8010ae8:	3101      	adds	r1, #1
 8010aea:	f7ff ff77 	bl	80109dc <_Balloc>
 8010aee:	4680      	mov	r8, r0
 8010af0:	b928      	cbnz	r0, 8010afe <__multadd+0x5e>
 8010af2:	4602      	mov	r2, r0
 8010af4:	4b0c      	ldr	r3, [pc, #48]	@ (8010b28 <__multadd+0x88>)
 8010af6:	21ba      	movs	r1, #186	@ 0xba
 8010af8:	480c      	ldr	r0, [pc, #48]	@ (8010b2c <__multadd+0x8c>)
 8010afa:	f000 fd2d 	bl	8011558 <__assert_func>
 8010afe:	6922      	ldr	r2, [r4, #16]
 8010b00:	f104 010c 	add.w	r1, r4, #12
 8010b04:	300c      	adds	r0, #12
 8010b06:	3202      	adds	r2, #2
 8010b08:	0092      	lsls	r2, r2, #2
 8010b0a:	f000 fd17 	bl	801153c <memcpy>
 8010b0e:	4621      	mov	r1, r4
 8010b10:	4644      	mov	r4, r8
 8010b12:	4638      	mov	r0, r7
 8010b14:	f7ff ffa2 	bl	8010a5c <_Bfree>
 8010b18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010b1c:	3501      	adds	r5, #1
 8010b1e:	615e      	str	r6, [r3, #20]
 8010b20:	6125      	str	r5, [r4, #16]
 8010b22:	4620      	mov	r0, r4
 8010b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b28:	08011db8 	.word	0x08011db8
 8010b2c:	08011dc9 	.word	0x08011dc9

08010b30 <__hi0bits>:
 8010b30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010b34:	4603      	mov	r3, r0
 8010b36:	bf36      	itet	cc
 8010b38:	0403      	lslcc	r3, r0, #16
 8010b3a:	2000      	movcs	r0, #0
 8010b3c:	2010      	movcc	r0, #16
 8010b3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010b42:	bf3c      	itt	cc
 8010b44:	021b      	lslcc	r3, r3, #8
 8010b46:	3008      	addcc	r0, #8
 8010b48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b4c:	bf3c      	itt	cc
 8010b4e:	011b      	lslcc	r3, r3, #4
 8010b50:	3004      	addcc	r0, #4
 8010b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b56:	bf3c      	itt	cc
 8010b58:	009b      	lslcc	r3, r3, #2
 8010b5a:	3002      	addcc	r0, #2
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	db05      	blt.n	8010b6c <__hi0bits+0x3c>
 8010b60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010b64:	f100 0001 	add.w	r0, r0, #1
 8010b68:	bf08      	it	eq
 8010b6a:	2020      	moveq	r0, #32
 8010b6c:	4770      	bx	lr

08010b6e <__lo0bits>:
 8010b6e:	6803      	ldr	r3, [r0, #0]
 8010b70:	4602      	mov	r2, r0
 8010b72:	f013 0007 	ands.w	r0, r3, #7
 8010b76:	d00b      	beq.n	8010b90 <__lo0bits+0x22>
 8010b78:	07d9      	lsls	r1, r3, #31
 8010b7a:	d421      	bmi.n	8010bc0 <__lo0bits+0x52>
 8010b7c:	0798      	lsls	r0, r3, #30
 8010b7e:	bf47      	ittee	mi
 8010b80:	085b      	lsrmi	r3, r3, #1
 8010b82:	2001      	movmi	r0, #1
 8010b84:	089b      	lsrpl	r3, r3, #2
 8010b86:	2002      	movpl	r0, #2
 8010b88:	bf4c      	ite	mi
 8010b8a:	6013      	strmi	r3, [r2, #0]
 8010b8c:	6013      	strpl	r3, [r2, #0]
 8010b8e:	4770      	bx	lr
 8010b90:	b299      	uxth	r1, r3
 8010b92:	b909      	cbnz	r1, 8010b98 <__lo0bits+0x2a>
 8010b94:	0c1b      	lsrs	r3, r3, #16
 8010b96:	2010      	movs	r0, #16
 8010b98:	b2d9      	uxtb	r1, r3
 8010b9a:	b909      	cbnz	r1, 8010ba0 <__lo0bits+0x32>
 8010b9c:	3008      	adds	r0, #8
 8010b9e:	0a1b      	lsrs	r3, r3, #8
 8010ba0:	0719      	lsls	r1, r3, #28
 8010ba2:	bf04      	itt	eq
 8010ba4:	091b      	lsreq	r3, r3, #4
 8010ba6:	3004      	addeq	r0, #4
 8010ba8:	0799      	lsls	r1, r3, #30
 8010baa:	bf04      	itt	eq
 8010bac:	089b      	lsreq	r3, r3, #2
 8010bae:	3002      	addeq	r0, #2
 8010bb0:	07d9      	lsls	r1, r3, #31
 8010bb2:	d403      	bmi.n	8010bbc <__lo0bits+0x4e>
 8010bb4:	085b      	lsrs	r3, r3, #1
 8010bb6:	f100 0001 	add.w	r0, r0, #1
 8010bba:	d003      	beq.n	8010bc4 <__lo0bits+0x56>
 8010bbc:	6013      	str	r3, [r2, #0]
 8010bbe:	4770      	bx	lr
 8010bc0:	2000      	movs	r0, #0
 8010bc2:	4770      	bx	lr
 8010bc4:	2020      	movs	r0, #32
 8010bc6:	4770      	bx	lr

08010bc8 <__i2b>:
 8010bc8:	b510      	push	{r4, lr}
 8010bca:	460c      	mov	r4, r1
 8010bcc:	2101      	movs	r1, #1
 8010bce:	f7ff ff05 	bl	80109dc <_Balloc>
 8010bd2:	4602      	mov	r2, r0
 8010bd4:	b928      	cbnz	r0, 8010be2 <__i2b+0x1a>
 8010bd6:	4b05      	ldr	r3, [pc, #20]	@ (8010bec <__i2b+0x24>)
 8010bd8:	f240 1145 	movw	r1, #325	@ 0x145
 8010bdc:	4804      	ldr	r0, [pc, #16]	@ (8010bf0 <__i2b+0x28>)
 8010bde:	f000 fcbb 	bl	8011558 <__assert_func>
 8010be2:	2301      	movs	r3, #1
 8010be4:	6144      	str	r4, [r0, #20]
 8010be6:	6103      	str	r3, [r0, #16]
 8010be8:	bd10      	pop	{r4, pc}
 8010bea:	bf00      	nop
 8010bec:	08011db8 	.word	0x08011db8
 8010bf0:	08011dc9 	.word	0x08011dc9

08010bf4 <__multiply>:
 8010bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bf8:	4617      	mov	r7, r2
 8010bfa:	690a      	ldr	r2, [r1, #16]
 8010bfc:	4689      	mov	r9, r1
 8010bfe:	b085      	sub	sp, #20
 8010c00:	693b      	ldr	r3, [r7, #16]
 8010c02:	429a      	cmp	r2, r3
 8010c04:	bfa2      	ittt	ge
 8010c06:	463b      	movge	r3, r7
 8010c08:	460f      	movge	r7, r1
 8010c0a:	4699      	movge	r9, r3
 8010c0c:	693d      	ldr	r5, [r7, #16]
 8010c0e:	68bb      	ldr	r3, [r7, #8]
 8010c10:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010c14:	6879      	ldr	r1, [r7, #4]
 8010c16:	eb05 060a 	add.w	r6, r5, sl
 8010c1a:	42b3      	cmp	r3, r6
 8010c1c:	bfb8      	it	lt
 8010c1e:	3101      	addlt	r1, #1
 8010c20:	f7ff fedc 	bl	80109dc <_Balloc>
 8010c24:	b930      	cbnz	r0, 8010c34 <__multiply+0x40>
 8010c26:	4602      	mov	r2, r0
 8010c28:	4b42      	ldr	r3, [pc, #264]	@ (8010d34 <__multiply+0x140>)
 8010c2a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010c2e:	4842      	ldr	r0, [pc, #264]	@ (8010d38 <__multiply+0x144>)
 8010c30:	f000 fc92 	bl	8011558 <__assert_func>
 8010c34:	f100 0414 	add.w	r4, r0, #20
 8010c38:	2200      	movs	r2, #0
 8010c3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010c3e:	4623      	mov	r3, r4
 8010c40:	4573      	cmp	r3, lr
 8010c42:	d320      	bcc.n	8010c86 <__multiply+0x92>
 8010c44:	f107 0814 	add.w	r8, r7, #20
 8010c48:	f109 0114 	add.w	r1, r9, #20
 8010c4c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010c50:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010c54:	9302      	str	r3, [sp, #8]
 8010c56:	1beb      	subs	r3, r5, r7
 8010c58:	3715      	adds	r7, #21
 8010c5a:	3b15      	subs	r3, #21
 8010c5c:	f023 0303 	bic.w	r3, r3, #3
 8010c60:	3304      	adds	r3, #4
 8010c62:	42bd      	cmp	r5, r7
 8010c64:	bf38      	it	cc
 8010c66:	2304      	movcc	r3, #4
 8010c68:	9301      	str	r3, [sp, #4]
 8010c6a:	9b02      	ldr	r3, [sp, #8]
 8010c6c:	9103      	str	r1, [sp, #12]
 8010c6e:	428b      	cmp	r3, r1
 8010c70:	d80c      	bhi.n	8010c8c <__multiply+0x98>
 8010c72:	2e00      	cmp	r6, #0
 8010c74:	dd03      	ble.n	8010c7e <__multiply+0x8a>
 8010c76:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d057      	beq.n	8010d2e <__multiply+0x13a>
 8010c7e:	6106      	str	r6, [r0, #16]
 8010c80:	b005      	add	sp, #20
 8010c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c86:	f843 2b04 	str.w	r2, [r3], #4
 8010c8a:	e7d9      	b.n	8010c40 <__multiply+0x4c>
 8010c8c:	f8b1 a000 	ldrh.w	sl, [r1]
 8010c90:	f1ba 0f00 	cmp.w	sl, #0
 8010c94:	d021      	beq.n	8010cda <__multiply+0xe6>
 8010c96:	46c4      	mov	ip, r8
 8010c98:	46a1      	mov	r9, r4
 8010c9a:	2700      	movs	r7, #0
 8010c9c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010ca0:	f8d9 3000 	ldr.w	r3, [r9]
 8010ca4:	fa1f fb82 	uxth.w	fp, r2
 8010ca8:	4565      	cmp	r5, ip
 8010caa:	b29b      	uxth	r3, r3
 8010cac:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8010cb0:	fb0a 330b 	mla	r3, sl, fp, r3
 8010cb4:	443b      	add	r3, r7
 8010cb6:	f8d9 7000 	ldr.w	r7, [r9]
 8010cba:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8010cbe:	fb0a 7202 	mla	r2, sl, r2, r7
 8010cc2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010cc6:	b29b      	uxth	r3, r3
 8010cc8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010ccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010cd0:	f849 3b04 	str.w	r3, [r9], #4
 8010cd4:	d8e2      	bhi.n	8010c9c <__multiply+0xa8>
 8010cd6:	9b01      	ldr	r3, [sp, #4]
 8010cd8:	50e7      	str	r7, [r4, r3]
 8010cda:	9b03      	ldr	r3, [sp, #12]
 8010cdc:	3104      	adds	r1, #4
 8010cde:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010ce2:	f1b9 0f00 	cmp.w	r9, #0
 8010ce6:	d020      	beq.n	8010d2a <__multiply+0x136>
 8010ce8:	6823      	ldr	r3, [r4, #0]
 8010cea:	4647      	mov	r7, r8
 8010cec:	46a4      	mov	ip, r4
 8010cee:	f04f 0a00 	mov.w	sl, #0
 8010cf2:	f8b7 b000 	ldrh.w	fp, [r7]
 8010cf6:	b29b      	uxth	r3, r3
 8010cf8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010cfc:	fb09 220b 	mla	r2, r9, fp, r2
 8010d00:	4452      	add	r2, sl
 8010d02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d06:	f84c 3b04 	str.w	r3, [ip], #4
 8010d0a:	f857 3b04 	ldr.w	r3, [r7], #4
 8010d0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d12:	f8bc 3000 	ldrh.w	r3, [ip]
 8010d16:	42bd      	cmp	r5, r7
 8010d18:	fb09 330a 	mla	r3, r9, sl, r3
 8010d1c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010d20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d24:	d8e5      	bhi.n	8010cf2 <__multiply+0xfe>
 8010d26:	9a01      	ldr	r2, [sp, #4]
 8010d28:	50a3      	str	r3, [r4, r2]
 8010d2a:	3404      	adds	r4, #4
 8010d2c:	e79d      	b.n	8010c6a <__multiply+0x76>
 8010d2e:	3e01      	subs	r6, #1
 8010d30:	e79f      	b.n	8010c72 <__multiply+0x7e>
 8010d32:	bf00      	nop
 8010d34:	08011db8 	.word	0x08011db8
 8010d38:	08011dc9 	.word	0x08011dc9

08010d3c <__pow5mult>:
 8010d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d40:	4615      	mov	r5, r2
 8010d42:	f012 0203 	ands.w	r2, r2, #3
 8010d46:	4607      	mov	r7, r0
 8010d48:	460e      	mov	r6, r1
 8010d4a:	d007      	beq.n	8010d5c <__pow5mult+0x20>
 8010d4c:	3a01      	subs	r2, #1
 8010d4e:	4c25      	ldr	r4, [pc, #148]	@ (8010de4 <__pow5mult+0xa8>)
 8010d50:	2300      	movs	r3, #0
 8010d52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010d56:	f7ff fea3 	bl	8010aa0 <__multadd>
 8010d5a:	4606      	mov	r6, r0
 8010d5c:	10ad      	asrs	r5, r5, #2
 8010d5e:	d03d      	beq.n	8010ddc <__pow5mult+0xa0>
 8010d60:	69fc      	ldr	r4, [r7, #28]
 8010d62:	b97c      	cbnz	r4, 8010d84 <__pow5mult+0x48>
 8010d64:	2010      	movs	r0, #16
 8010d66:	f7ff fd83 	bl	8010870 <malloc>
 8010d6a:	4602      	mov	r2, r0
 8010d6c:	61f8      	str	r0, [r7, #28]
 8010d6e:	b928      	cbnz	r0, 8010d7c <__pow5mult+0x40>
 8010d70:	4b1d      	ldr	r3, [pc, #116]	@ (8010de8 <__pow5mult+0xac>)
 8010d72:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010d76:	481d      	ldr	r0, [pc, #116]	@ (8010dec <__pow5mult+0xb0>)
 8010d78:	f000 fbee 	bl	8011558 <__assert_func>
 8010d7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010d80:	6004      	str	r4, [r0, #0]
 8010d82:	60c4      	str	r4, [r0, #12]
 8010d84:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010d88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010d8c:	b94c      	cbnz	r4, 8010da2 <__pow5mult+0x66>
 8010d8e:	f240 2171 	movw	r1, #625	@ 0x271
 8010d92:	4638      	mov	r0, r7
 8010d94:	f7ff ff18 	bl	8010bc8 <__i2b>
 8010d98:	2300      	movs	r3, #0
 8010d9a:	4604      	mov	r4, r0
 8010d9c:	f8c8 0008 	str.w	r0, [r8, #8]
 8010da0:	6003      	str	r3, [r0, #0]
 8010da2:	f04f 0900 	mov.w	r9, #0
 8010da6:	07eb      	lsls	r3, r5, #31
 8010da8:	d50a      	bpl.n	8010dc0 <__pow5mult+0x84>
 8010daa:	4631      	mov	r1, r6
 8010dac:	4622      	mov	r2, r4
 8010dae:	4638      	mov	r0, r7
 8010db0:	f7ff ff20 	bl	8010bf4 <__multiply>
 8010db4:	4680      	mov	r8, r0
 8010db6:	4631      	mov	r1, r6
 8010db8:	4638      	mov	r0, r7
 8010dba:	4646      	mov	r6, r8
 8010dbc:	f7ff fe4e 	bl	8010a5c <_Bfree>
 8010dc0:	106d      	asrs	r5, r5, #1
 8010dc2:	d00b      	beq.n	8010ddc <__pow5mult+0xa0>
 8010dc4:	6820      	ldr	r0, [r4, #0]
 8010dc6:	b938      	cbnz	r0, 8010dd8 <__pow5mult+0x9c>
 8010dc8:	4622      	mov	r2, r4
 8010dca:	4621      	mov	r1, r4
 8010dcc:	4638      	mov	r0, r7
 8010dce:	f7ff ff11 	bl	8010bf4 <__multiply>
 8010dd2:	6020      	str	r0, [r4, #0]
 8010dd4:	f8c0 9000 	str.w	r9, [r0]
 8010dd8:	4604      	mov	r4, r0
 8010dda:	e7e4      	b.n	8010da6 <__pow5mult+0x6a>
 8010ddc:	4630      	mov	r0, r6
 8010dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010de2:	bf00      	nop
 8010de4:	08011e7c 	.word	0x08011e7c
 8010de8:	08011d49 	.word	0x08011d49
 8010dec:	08011dc9 	.word	0x08011dc9

08010df0 <__lshift>:
 8010df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010df4:	460c      	mov	r4, r1
 8010df6:	4607      	mov	r7, r0
 8010df8:	4691      	mov	r9, r2
 8010dfa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010dfe:	6923      	ldr	r3, [r4, #16]
 8010e00:	6849      	ldr	r1, [r1, #4]
 8010e02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010e06:	68a3      	ldr	r3, [r4, #8]
 8010e08:	f108 0601 	add.w	r6, r8, #1
 8010e0c:	42b3      	cmp	r3, r6
 8010e0e:	db0b      	blt.n	8010e28 <__lshift+0x38>
 8010e10:	4638      	mov	r0, r7
 8010e12:	f7ff fde3 	bl	80109dc <_Balloc>
 8010e16:	4605      	mov	r5, r0
 8010e18:	b948      	cbnz	r0, 8010e2e <__lshift+0x3e>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	4b28      	ldr	r3, [pc, #160]	@ (8010ec0 <__lshift+0xd0>)
 8010e1e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010e22:	4828      	ldr	r0, [pc, #160]	@ (8010ec4 <__lshift+0xd4>)
 8010e24:	f000 fb98 	bl	8011558 <__assert_func>
 8010e28:	3101      	adds	r1, #1
 8010e2a:	005b      	lsls	r3, r3, #1
 8010e2c:	e7ee      	b.n	8010e0c <__lshift+0x1c>
 8010e2e:	2300      	movs	r3, #0
 8010e30:	f100 0114 	add.w	r1, r0, #20
 8010e34:	f100 0210 	add.w	r2, r0, #16
 8010e38:	4618      	mov	r0, r3
 8010e3a:	4553      	cmp	r3, sl
 8010e3c:	db33      	blt.n	8010ea6 <__lshift+0xb6>
 8010e3e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010e42:	f104 0314 	add.w	r3, r4, #20
 8010e46:	6920      	ldr	r0, [r4, #16]
 8010e48:	f019 091f 	ands.w	r9, r9, #31
 8010e4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010e54:	d02b      	beq.n	8010eae <__lshift+0xbe>
 8010e56:	f1c9 0e20 	rsb	lr, r9, #32
 8010e5a:	468a      	mov	sl, r1
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	6818      	ldr	r0, [r3, #0]
 8010e60:	fa00 f009 	lsl.w	r0, r0, r9
 8010e64:	4310      	orrs	r0, r2
 8010e66:	f84a 0b04 	str.w	r0, [sl], #4
 8010e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e6e:	459c      	cmp	ip, r3
 8010e70:	fa22 f20e 	lsr.w	r2, r2, lr
 8010e74:	d8f3      	bhi.n	8010e5e <__lshift+0x6e>
 8010e76:	ebac 0304 	sub.w	r3, ip, r4
 8010e7a:	f104 0015 	add.w	r0, r4, #21
 8010e7e:	3b15      	subs	r3, #21
 8010e80:	f023 0303 	bic.w	r3, r3, #3
 8010e84:	3304      	adds	r3, #4
 8010e86:	4560      	cmp	r0, ip
 8010e88:	bf88      	it	hi
 8010e8a:	2304      	movhi	r3, #4
 8010e8c:	50ca      	str	r2, [r1, r3]
 8010e8e:	b10a      	cbz	r2, 8010e94 <__lshift+0xa4>
 8010e90:	f108 0602 	add.w	r6, r8, #2
 8010e94:	3e01      	subs	r6, #1
 8010e96:	4638      	mov	r0, r7
 8010e98:	4621      	mov	r1, r4
 8010e9a:	612e      	str	r6, [r5, #16]
 8010e9c:	f7ff fdde 	bl	8010a5c <_Bfree>
 8010ea0:	4628      	mov	r0, r5
 8010ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	f842 0f04 	str.w	r0, [r2, #4]!
 8010eac:	e7c5      	b.n	8010e3a <__lshift+0x4a>
 8010eae:	3904      	subs	r1, #4
 8010eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010eb4:	459c      	cmp	ip, r3
 8010eb6:	f841 2f04 	str.w	r2, [r1, #4]!
 8010eba:	d8f9      	bhi.n	8010eb0 <__lshift+0xc0>
 8010ebc:	e7ea      	b.n	8010e94 <__lshift+0xa4>
 8010ebe:	bf00      	nop
 8010ec0:	08011db8 	.word	0x08011db8
 8010ec4:	08011dc9 	.word	0x08011dc9

08010ec8 <__mcmp>:
 8010ec8:	4603      	mov	r3, r0
 8010eca:	690a      	ldr	r2, [r1, #16]
 8010ecc:	6900      	ldr	r0, [r0, #16]
 8010ece:	1a80      	subs	r0, r0, r2
 8010ed0:	b530      	push	{r4, r5, lr}
 8010ed2:	d10e      	bne.n	8010ef2 <__mcmp+0x2a>
 8010ed4:	3314      	adds	r3, #20
 8010ed6:	3114      	adds	r1, #20
 8010ed8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010edc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010ee0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010ee4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010ee8:	4295      	cmp	r5, r2
 8010eea:	d003      	beq.n	8010ef4 <__mcmp+0x2c>
 8010eec:	d205      	bcs.n	8010efa <__mcmp+0x32>
 8010eee:	f04f 30ff 	mov.w	r0, #4294967295
 8010ef2:	bd30      	pop	{r4, r5, pc}
 8010ef4:	42a3      	cmp	r3, r4
 8010ef6:	d3f3      	bcc.n	8010ee0 <__mcmp+0x18>
 8010ef8:	e7fb      	b.n	8010ef2 <__mcmp+0x2a>
 8010efa:	2001      	movs	r0, #1
 8010efc:	e7f9      	b.n	8010ef2 <__mcmp+0x2a>
	...

08010f00 <__mdiff>:
 8010f00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f04:	4689      	mov	r9, r1
 8010f06:	4606      	mov	r6, r0
 8010f08:	4611      	mov	r1, r2
 8010f0a:	4614      	mov	r4, r2
 8010f0c:	4648      	mov	r0, r9
 8010f0e:	f7ff ffdb 	bl	8010ec8 <__mcmp>
 8010f12:	1e05      	subs	r5, r0, #0
 8010f14:	d112      	bne.n	8010f3c <__mdiff+0x3c>
 8010f16:	4629      	mov	r1, r5
 8010f18:	4630      	mov	r0, r6
 8010f1a:	f7ff fd5f 	bl	80109dc <_Balloc>
 8010f1e:	4602      	mov	r2, r0
 8010f20:	b928      	cbnz	r0, 8010f2e <__mdiff+0x2e>
 8010f22:	4b41      	ldr	r3, [pc, #260]	@ (8011028 <__mdiff+0x128>)
 8010f24:	f240 2137 	movw	r1, #567	@ 0x237
 8010f28:	4840      	ldr	r0, [pc, #256]	@ (801102c <__mdiff+0x12c>)
 8010f2a:	f000 fb15 	bl	8011558 <__assert_func>
 8010f2e:	2301      	movs	r3, #1
 8010f30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010f34:	4610      	mov	r0, r2
 8010f36:	b003      	add	sp, #12
 8010f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f3c:	bfbc      	itt	lt
 8010f3e:	464b      	movlt	r3, r9
 8010f40:	46a1      	movlt	r9, r4
 8010f42:	4630      	mov	r0, r6
 8010f44:	bfb8      	it	lt
 8010f46:	2501      	movlt	r5, #1
 8010f48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010f4c:	bfb4      	ite	lt
 8010f4e:	461c      	movlt	r4, r3
 8010f50:	2500      	movge	r5, #0
 8010f52:	f7ff fd43 	bl	80109dc <_Balloc>
 8010f56:	4602      	mov	r2, r0
 8010f58:	b918      	cbnz	r0, 8010f62 <__mdiff+0x62>
 8010f5a:	4b33      	ldr	r3, [pc, #204]	@ (8011028 <__mdiff+0x128>)
 8010f5c:	f240 2145 	movw	r1, #581	@ 0x245
 8010f60:	e7e2      	b.n	8010f28 <__mdiff+0x28>
 8010f62:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010f66:	f104 0e14 	add.w	lr, r4, #20
 8010f6a:	6926      	ldr	r6, [r4, #16]
 8010f6c:	f100 0b14 	add.w	fp, r0, #20
 8010f70:	60c5      	str	r5, [r0, #12]
 8010f72:	f109 0514 	add.w	r5, r9, #20
 8010f76:	f109 0310 	add.w	r3, r9, #16
 8010f7a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010f7e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010f82:	46d9      	mov	r9, fp
 8010f84:	f04f 0c00 	mov.w	ip, #0
 8010f88:	9301      	str	r3, [sp, #4]
 8010f8a:	9b01      	ldr	r3, [sp, #4]
 8010f8c:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010f90:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010f94:	4576      	cmp	r6, lr
 8010f96:	9301      	str	r3, [sp, #4]
 8010f98:	fa1f f38a 	uxth.w	r3, sl
 8010f9c:	4619      	mov	r1, r3
 8010f9e:	b283      	uxth	r3, r0
 8010fa0:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8010fa4:	eba1 0303 	sub.w	r3, r1, r3
 8010fa8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010fac:	4463      	add	r3, ip
 8010fae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010fb2:	b29b      	uxth	r3, r3
 8010fb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010fb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010fbc:	f849 3b04 	str.w	r3, [r9], #4
 8010fc0:	d8e3      	bhi.n	8010f8a <__mdiff+0x8a>
 8010fc2:	1b33      	subs	r3, r6, r4
 8010fc4:	3415      	adds	r4, #21
 8010fc6:	3b15      	subs	r3, #21
 8010fc8:	f023 0303 	bic.w	r3, r3, #3
 8010fcc:	3304      	adds	r3, #4
 8010fce:	42a6      	cmp	r6, r4
 8010fd0:	bf38      	it	cc
 8010fd2:	2304      	movcc	r3, #4
 8010fd4:	441d      	add	r5, r3
 8010fd6:	445b      	add	r3, fp
 8010fd8:	462c      	mov	r4, r5
 8010fda:	461e      	mov	r6, r3
 8010fdc:	4544      	cmp	r4, r8
 8010fde:	d30e      	bcc.n	8010ffe <__mdiff+0xfe>
 8010fe0:	f108 0103 	add.w	r1, r8, #3
 8010fe4:	1b49      	subs	r1, r1, r5
 8010fe6:	3d03      	subs	r5, #3
 8010fe8:	f021 0103 	bic.w	r1, r1, #3
 8010fec:	45a8      	cmp	r8, r5
 8010fee:	bf38      	it	cc
 8010ff0:	2100      	movcc	r1, #0
 8010ff2:	440b      	add	r3, r1
 8010ff4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010ff8:	b199      	cbz	r1, 8011022 <__mdiff+0x122>
 8010ffa:	6117      	str	r7, [r2, #16]
 8010ffc:	e79a      	b.n	8010f34 <__mdiff+0x34>
 8010ffe:	f854 1b04 	ldr.w	r1, [r4], #4
 8011002:	46e6      	mov	lr, ip
 8011004:	fa1f fc81 	uxth.w	ip, r1
 8011008:	0c08      	lsrs	r0, r1, #16
 801100a:	4471      	add	r1, lr
 801100c:	44f4      	add	ip, lr
 801100e:	b289      	uxth	r1, r1
 8011010:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011014:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011018:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801101c:	f846 1b04 	str.w	r1, [r6], #4
 8011020:	e7dc      	b.n	8010fdc <__mdiff+0xdc>
 8011022:	3f01      	subs	r7, #1
 8011024:	e7e6      	b.n	8010ff4 <__mdiff+0xf4>
 8011026:	bf00      	nop
 8011028:	08011db8 	.word	0x08011db8
 801102c:	08011dc9 	.word	0x08011dc9

08011030 <__d2b>:
 8011030:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011034:	460f      	mov	r7, r1
 8011036:	2101      	movs	r1, #1
 8011038:	4616      	mov	r6, r2
 801103a:	ec59 8b10 	vmov	r8, r9, d0
 801103e:	f7ff fccd 	bl	80109dc <_Balloc>
 8011042:	4604      	mov	r4, r0
 8011044:	b930      	cbnz	r0, 8011054 <__d2b+0x24>
 8011046:	4602      	mov	r2, r0
 8011048:	4b23      	ldr	r3, [pc, #140]	@ (80110d8 <__d2b+0xa8>)
 801104a:	f240 310f 	movw	r1, #783	@ 0x30f
 801104e:	4823      	ldr	r0, [pc, #140]	@ (80110dc <__d2b+0xac>)
 8011050:	f000 fa82 	bl	8011558 <__assert_func>
 8011054:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011058:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801105c:	b10d      	cbz	r5, 8011062 <__d2b+0x32>
 801105e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011062:	9301      	str	r3, [sp, #4]
 8011064:	f1b8 0300 	subs.w	r3, r8, #0
 8011068:	d023      	beq.n	80110b2 <__d2b+0x82>
 801106a:	4668      	mov	r0, sp
 801106c:	9300      	str	r3, [sp, #0]
 801106e:	f7ff fd7e 	bl	8010b6e <__lo0bits>
 8011072:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011076:	b1d0      	cbz	r0, 80110ae <__d2b+0x7e>
 8011078:	f1c0 0320 	rsb	r3, r0, #32
 801107c:	fa02 f303 	lsl.w	r3, r2, r3
 8011080:	40c2      	lsrs	r2, r0
 8011082:	430b      	orrs	r3, r1
 8011084:	9201      	str	r2, [sp, #4]
 8011086:	6163      	str	r3, [r4, #20]
 8011088:	9b01      	ldr	r3, [sp, #4]
 801108a:	2b00      	cmp	r3, #0
 801108c:	61a3      	str	r3, [r4, #24]
 801108e:	bf0c      	ite	eq
 8011090:	2201      	moveq	r2, #1
 8011092:	2202      	movne	r2, #2
 8011094:	6122      	str	r2, [r4, #16]
 8011096:	b1a5      	cbz	r5, 80110c2 <__d2b+0x92>
 8011098:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801109c:	4405      	add	r5, r0
 801109e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80110a2:	603d      	str	r5, [r7, #0]
 80110a4:	6030      	str	r0, [r6, #0]
 80110a6:	4620      	mov	r0, r4
 80110a8:	b003      	add	sp, #12
 80110aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80110ae:	6161      	str	r1, [r4, #20]
 80110b0:	e7ea      	b.n	8011088 <__d2b+0x58>
 80110b2:	a801      	add	r0, sp, #4
 80110b4:	f7ff fd5b 	bl	8010b6e <__lo0bits>
 80110b8:	9b01      	ldr	r3, [sp, #4]
 80110ba:	3020      	adds	r0, #32
 80110bc:	2201      	movs	r2, #1
 80110be:	6163      	str	r3, [r4, #20]
 80110c0:	e7e8      	b.n	8011094 <__d2b+0x64>
 80110c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80110c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80110ca:	6038      	str	r0, [r7, #0]
 80110cc:	6918      	ldr	r0, [r3, #16]
 80110ce:	f7ff fd2f 	bl	8010b30 <__hi0bits>
 80110d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80110d6:	e7e5      	b.n	80110a4 <__d2b+0x74>
 80110d8:	08011db8 	.word	0x08011db8
 80110dc:	08011dc9 	.word	0x08011dc9

080110e0 <__ssputs_r>:
 80110e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80110e4:	461f      	mov	r7, r3
 80110e6:	688e      	ldr	r6, [r1, #8]
 80110e8:	4682      	mov	sl, r0
 80110ea:	460c      	mov	r4, r1
 80110ec:	42be      	cmp	r6, r7
 80110ee:	4690      	mov	r8, r2
 80110f0:	680b      	ldr	r3, [r1, #0]
 80110f2:	d82d      	bhi.n	8011150 <__ssputs_r+0x70>
 80110f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80110f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80110fc:	d026      	beq.n	801114c <__ssputs_r+0x6c>
 80110fe:	6965      	ldr	r5, [r4, #20]
 8011100:	6909      	ldr	r1, [r1, #16]
 8011102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011106:	eba3 0901 	sub.w	r9, r3, r1
 801110a:	1c7b      	adds	r3, r7, #1
 801110c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011110:	444b      	add	r3, r9
 8011112:	106d      	asrs	r5, r5, #1
 8011114:	429d      	cmp	r5, r3
 8011116:	bf38      	it	cc
 8011118:	461d      	movcc	r5, r3
 801111a:	0553      	lsls	r3, r2, #21
 801111c:	d527      	bpl.n	801116e <__ssputs_r+0x8e>
 801111e:	4629      	mov	r1, r5
 8011120:	f7ff fbd0 	bl	80108c4 <_malloc_r>
 8011124:	4606      	mov	r6, r0
 8011126:	b360      	cbz	r0, 8011182 <__ssputs_r+0xa2>
 8011128:	464a      	mov	r2, r9
 801112a:	6921      	ldr	r1, [r4, #16]
 801112c:	f000 fa06 	bl	801153c <memcpy>
 8011130:	89a3      	ldrh	r3, [r4, #12]
 8011132:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801113a:	81a3      	strh	r3, [r4, #12]
 801113c:	6126      	str	r6, [r4, #16]
 801113e:	444e      	add	r6, r9
 8011140:	6165      	str	r5, [r4, #20]
 8011142:	eba5 0509 	sub.w	r5, r5, r9
 8011146:	6026      	str	r6, [r4, #0]
 8011148:	463e      	mov	r6, r7
 801114a:	60a5      	str	r5, [r4, #8]
 801114c:	42be      	cmp	r6, r7
 801114e:	d900      	bls.n	8011152 <__ssputs_r+0x72>
 8011150:	463e      	mov	r6, r7
 8011152:	4632      	mov	r2, r6
 8011154:	4641      	mov	r1, r8
 8011156:	6820      	ldr	r0, [r4, #0]
 8011158:	f000 f9c6 	bl	80114e8 <memmove>
 801115c:	68a3      	ldr	r3, [r4, #8]
 801115e:	2000      	movs	r0, #0
 8011160:	1b9b      	subs	r3, r3, r6
 8011162:	60a3      	str	r3, [r4, #8]
 8011164:	6823      	ldr	r3, [r4, #0]
 8011166:	4433      	add	r3, r6
 8011168:	6023      	str	r3, [r4, #0]
 801116a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801116e:	462a      	mov	r2, r5
 8011170:	f000 fa36 	bl	80115e0 <_realloc_r>
 8011174:	4606      	mov	r6, r0
 8011176:	2800      	cmp	r0, #0
 8011178:	d1e0      	bne.n	801113c <__ssputs_r+0x5c>
 801117a:	6921      	ldr	r1, [r4, #16]
 801117c:	4650      	mov	r0, sl
 801117e:	f7ff fb2d 	bl	80107dc <_free_r>
 8011182:	230c      	movs	r3, #12
 8011184:	f04f 30ff 	mov.w	r0, #4294967295
 8011188:	f8ca 3000 	str.w	r3, [sl]
 801118c:	89a3      	ldrh	r3, [r4, #12]
 801118e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011192:	81a3      	strh	r3, [r4, #12]
 8011194:	e7e9      	b.n	801116a <__ssputs_r+0x8a>
	...

08011198 <_svfiprintf_r>:
 8011198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801119c:	4698      	mov	r8, r3
 801119e:	898b      	ldrh	r3, [r1, #12]
 80111a0:	b09d      	sub	sp, #116	@ 0x74
 80111a2:	4607      	mov	r7, r0
 80111a4:	061b      	lsls	r3, r3, #24
 80111a6:	460d      	mov	r5, r1
 80111a8:	4614      	mov	r4, r2
 80111aa:	d510      	bpl.n	80111ce <_svfiprintf_r+0x36>
 80111ac:	690b      	ldr	r3, [r1, #16]
 80111ae:	b973      	cbnz	r3, 80111ce <_svfiprintf_r+0x36>
 80111b0:	2140      	movs	r1, #64	@ 0x40
 80111b2:	f7ff fb87 	bl	80108c4 <_malloc_r>
 80111b6:	6028      	str	r0, [r5, #0]
 80111b8:	6128      	str	r0, [r5, #16]
 80111ba:	b930      	cbnz	r0, 80111ca <_svfiprintf_r+0x32>
 80111bc:	230c      	movs	r3, #12
 80111be:	603b      	str	r3, [r7, #0]
 80111c0:	f04f 30ff 	mov.w	r0, #4294967295
 80111c4:	b01d      	add	sp, #116	@ 0x74
 80111c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111ca:	2340      	movs	r3, #64	@ 0x40
 80111cc:	616b      	str	r3, [r5, #20]
 80111ce:	2300      	movs	r3, #0
 80111d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80111d4:	f04f 0901 	mov.w	r9, #1
 80111d8:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 801137c <_svfiprintf_r+0x1e4>
 80111dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80111de:	2320      	movs	r3, #32
 80111e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80111e4:	2330      	movs	r3, #48	@ 0x30
 80111e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80111ea:	4623      	mov	r3, r4
 80111ec:	469a      	mov	sl, r3
 80111ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80111f2:	b10a      	cbz	r2, 80111f8 <_svfiprintf_r+0x60>
 80111f4:	2a25      	cmp	r2, #37	@ 0x25
 80111f6:	d1f9      	bne.n	80111ec <_svfiprintf_r+0x54>
 80111f8:	ebba 0b04 	subs.w	fp, sl, r4
 80111fc:	d00b      	beq.n	8011216 <_svfiprintf_r+0x7e>
 80111fe:	465b      	mov	r3, fp
 8011200:	4622      	mov	r2, r4
 8011202:	4629      	mov	r1, r5
 8011204:	4638      	mov	r0, r7
 8011206:	f7ff ff6b 	bl	80110e0 <__ssputs_r>
 801120a:	3001      	adds	r0, #1
 801120c:	f000 80a7 	beq.w	801135e <_svfiprintf_r+0x1c6>
 8011210:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011212:	445a      	add	r2, fp
 8011214:	9209      	str	r2, [sp, #36]	@ 0x24
 8011216:	f89a 3000 	ldrb.w	r3, [sl]
 801121a:	2b00      	cmp	r3, #0
 801121c:	f000 809f 	beq.w	801135e <_svfiprintf_r+0x1c6>
 8011220:	2300      	movs	r3, #0
 8011222:	f04f 32ff 	mov.w	r2, #4294967295
 8011226:	f10a 0a01 	add.w	sl, sl, #1
 801122a:	9304      	str	r3, [sp, #16]
 801122c:	9307      	str	r3, [sp, #28]
 801122e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011232:	931a      	str	r3, [sp, #104]	@ 0x68
 8011234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011238:	4654      	mov	r4, sl
 801123a:	2205      	movs	r2, #5
 801123c:	484f      	ldr	r0, [pc, #316]	@ (801137c <_svfiprintf_r+0x1e4>)
 801123e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011242:	f7fe fc5c 	bl	800fafe <memchr>
 8011246:	9a04      	ldr	r2, [sp, #16]
 8011248:	b9d8      	cbnz	r0, 8011282 <_svfiprintf_r+0xea>
 801124a:	06d0      	lsls	r0, r2, #27
 801124c:	bf44      	itt	mi
 801124e:	2320      	movmi	r3, #32
 8011250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011254:	0711      	lsls	r1, r2, #28
 8011256:	bf44      	itt	mi
 8011258:	232b      	movmi	r3, #43	@ 0x2b
 801125a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801125e:	f89a 3000 	ldrb.w	r3, [sl]
 8011262:	2b2a      	cmp	r3, #42	@ 0x2a
 8011264:	d015      	beq.n	8011292 <_svfiprintf_r+0xfa>
 8011266:	9a07      	ldr	r2, [sp, #28]
 8011268:	4654      	mov	r4, sl
 801126a:	2000      	movs	r0, #0
 801126c:	f04f 0c0a 	mov.w	ip, #10
 8011270:	4621      	mov	r1, r4
 8011272:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011276:	3b30      	subs	r3, #48	@ 0x30
 8011278:	2b09      	cmp	r3, #9
 801127a:	d94b      	bls.n	8011314 <_svfiprintf_r+0x17c>
 801127c:	b1b0      	cbz	r0, 80112ac <_svfiprintf_r+0x114>
 801127e:	9207      	str	r2, [sp, #28]
 8011280:	e014      	b.n	80112ac <_svfiprintf_r+0x114>
 8011282:	eba0 0308 	sub.w	r3, r0, r8
 8011286:	46a2      	mov	sl, r4
 8011288:	fa09 f303 	lsl.w	r3, r9, r3
 801128c:	4313      	orrs	r3, r2
 801128e:	9304      	str	r3, [sp, #16]
 8011290:	e7d2      	b.n	8011238 <_svfiprintf_r+0xa0>
 8011292:	9b03      	ldr	r3, [sp, #12]
 8011294:	1d19      	adds	r1, r3, #4
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	2b00      	cmp	r3, #0
 801129a:	9103      	str	r1, [sp, #12]
 801129c:	bfbb      	ittet	lt
 801129e:	425b      	neglt	r3, r3
 80112a0:	f042 0202 	orrlt.w	r2, r2, #2
 80112a4:	9307      	strge	r3, [sp, #28]
 80112a6:	9307      	strlt	r3, [sp, #28]
 80112a8:	bfb8      	it	lt
 80112aa:	9204      	strlt	r2, [sp, #16]
 80112ac:	7823      	ldrb	r3, [r4, #0]
 80112ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80112b0:	d10a      	bne.n	80112c8 <_svfiprintf_r+0x130>
 80112b2:	7863      	ldrb	r3, [r4, #1]
 80112b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80112b6:	d132      	bne.n	801131e <_svfiprintf_r+0x186>
 80112b8:	9b03      	ldr	r3, [sp, #12]
 80112ba:	3402      	adds	r4, #2
 80112bc:	1d1a      	adds	r2, r3, #4
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80112c4:	9203      	str	r2, [sp, #12]
 80112c6:	9305      	str	r3, [sp, #20]
 80112c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801138c <_svfiprintf_r+0x1f4>
 80112cc:	2203      	movs	r2, #3
 80112ce:	7821      	ldrb	r1, [r4, #0]
 80112d0:	4650      	mov	r0, sl
 80112d2:	f7fe fc14 	bl	800fafe <memchr>
 80112d6:	b138      	cbz	r0, 80112e8 <_svfiprintf_r+0x150>
 80112d8:	eba0 000a 	sub.w	r0, r0, sl
 80112dc:	2240      	movs	r2, #64	@ 0x40
 80112de:	9b04      	ldr	r3, [sp, #16]
 80112e0:	3401      	adds	r4, #1
 80112e2:	4082      	lsls	r2, r0
 80112e4:	4313      	orrs	r3, r2
 80112e6:	9304      	str	r3, [sp, #16]
 80112e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112ec:	2206      	movs	r2, #6
 80112ee:	4824      	ldr	r0, [pc, #144]	@ (8011380 <_svfiprintf_r+0x1e8>)
 80112f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80112f4:	f7fe fc03 	bl	800fafe <memchr>
 80112f8:	2800      	cmp	r0, #0
 80112fa:	d036      	beq.n	801136a <_svfiprintf_r+0x1d2>
 80112fc:	4b21      	ldr	r3, [pc, #132]	@ (8011384 <_svfiprintf_r+0x1ec>)
 80112fe:	bb1b      	cbnz	r3, 8011348 <_svfiprintf_r+0x1b0>
 8011300:	9b03      	ldr	r3, [sp, #12]
 8011302:	3307      	adds	r3, #7
 8011304:	f023 0307 	bic.w	r3, r3, #7
 8011308:	3308      	adds	r3, #8
 801130a:	9303      	str	r3, [sp, #12]
 801130c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801130e:	4433      	add	r3, r6
 8011310:	9309      	str	r3, [sp, #36]	@ 0x24
 8011312:	e76a      	b.n	80111ea <_svfiprintf_r+0x52>
 8011314:	fb0c 3202 	mla	r2, ip, r2, r3
 8011318:	460c      	mov	r4, r1
 801131a:	2001      	movs	r0, #1
 801131c:	e7a8      	b.n	8011270 <_svfiprintf_r+0xd8>
 801131e:	2300      	movs	r3, #0
 8011320:	3401      	adds	r4, #1
 8011322:	f04f 0c0a 	mov.w	ip, #10
 8011326:	4619      	mov	r1, r3
 8011328:	9305      	str	r3, [sp, #20]
 801132a:	4620      	mov	r0, r4
 801132c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011330:	3a30      	subs	r2, #48	@ 0x30
 8011332:	2a09      	cmp	r2, #9
 8011334:	d903      	bls.n	801133e <_svfiprintf_r+0x1a6>
 8011336:	2b00      	cmp	r3, #0
 8011338:	d0c6      	beq.n	80112c8 <_svfiprintf_r+0x130>
 801133a:	9105      	str	r1, [sp, #20]
 801133c:	e7c4      	b.n	80112c8 <_svfiprintf_r+0x130>
 801133e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011342:	4604      	mov	r4, r0
 8011344:	2301      	movs	r3, #1
 8011346:	e7f0      	b.n	801132a <_svfiprintf_r+0x192>
 8011348:	ab03      	add	r3, sp, #12
 801134a:	462a      	mov	r2, r5
 801134c:	a904      	add	r1, sp, #16
 801134e:	4638      	mov	r0, r7
 8011350:	9300      	str	r3, [sp, #0]
 8011352:	4b0d      	ldr	r3, [pc, #52]	@ (8011388 <_svfiprintf_r+0x1f0>)
 8011354:	f7fd fe5e 	bl	800f014 <_printf_float>
 8011358:	1c42      	adds	r2, r0, #1
 801135a:	4606      	mov	r6, r0
 801135c:	d1d6      	bne.n	801130c <_svfiprintf_r+0x174>
 801135e:	89ab      	ldrh	r3, [r5, #12]
 8011360:	065b      	lsls	r3, r3, #25
 8011362:	f53f af2d 	bmi.w	80111c0 <_svfiprintf_r+0x28>
 8011366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011368:	e72c      	b.n	80111c4 <_svfiprintf_r+0x2c>
 801136a:	ab03      	add	r3, sp, #12
 801136c:	462a      	mov	r2, r5
 801136e:	a904      	add	r1, sp, #16
 8011370:	4638      	mov	r0, r7
 8011372:	9300      	str	r3, [sp, #0]
 8011374:	4b04      	ldr	r3, [pc, #16]	@ (8011388 <_svfiprintf_r+0x1f0>)
 8011376:	f7fe f8e9 	bl	800f54c <_printf_i>
 801137a:	e7ed      	b.n	8011358 <_svfiprintf_r+0x1c0>
 801137c:	08011e22 	.word	0x08011e22
 8011380:	08011e2c 	.word	0x08011e2c
 8011384:	0800f015 	.word	0x0800f015
 8011388:	080110e1 	.word	0x080110e1
 801138c:	08011e28 	.word	0x08011e28

08011390 <__sflush_r>:
 8011390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011398:	0716      	lsls	r6, r2, #28
 801139a:	4605      	mov	r5, r0
 801139c:	460c      	mov	r4, r1
 801139e:	d454      	bmi.n	801144a <__sflush_r+0xba>
 80113a0:	684b      	ldr	r3, [r1, #4]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	dc02      	bgt.n	80113ac <__sflush_r+0x1c>
 80113a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	dd48      	ble.n	801143e <__sflush_r+0xae>
 80113ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113ae:	2e00      	cmp	r6, #0
 80113b0:	d045      	beq.n	801143e <__sflush_r+0xae>
 80113b2:	2300      	movs	r3, #0
 80113b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80113b8:	682f      	ldr	r7, [r5, #0]
 80113ba:	6a21      	ldr	r1, [r4, #32]
 80113bc:	602b      	str	r3, [r5, #0]
 80113be:	d030      	beq.n	8011422 <__sflush_r+0x92>
 80113c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80113c2:	89a3      	ldrh	r3, [r4, #12]
 80113c4:	0759      	lsls	r1, r3, #29
 80113c6:	d505      	bpl.n	80113d4 <__sflush_r+0x44>
 80113c8:	6863      	ldr	r3, [r4, #4]
 80113ca:	1ad2      	subs	r2, r2, r3
 80113cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80113ce:	b10b      	cbz	r3, 80113d4 <__sflush_r+0x44>
 80113d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113d2:	1ad2      	subs	r2, r2, r3
 80113d4:	2300      	movs	r3, #0
 80113d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113d8:	6a21      	ldr	r1, [r4, #32]
 80113da:	4628      	mov	r0, r5
 80113dc:	47b0      	blx	r6
 80113de:	1c43      	adds	r3, r0, #1
 80113e0:	89a3      	ldrh	r3, [r4, #12]
 80113e2:	d106      	bne.n	80113f2 <__sflush_r+0x62>
 80113e4:	6829      	ldr	r1, [r5, #0]
 80113e6:	291d      	cmp	r1, #29
 80113e8:	d82b      	bhi.n	8011442 <__sflush_r+0xb2>
 80113ea:	4a2a      	ldr	r2, [pc, #168]	@ (8011494 <__sflush_r+0x104>)
 80113ec:	40ca      	lsrs	r2, r1
 80113ee:	07d6      	lsls	r6, r2, #31
 80113f0:	d527      	bpl.n	8011442 <__sflush_r+0xb2>
 80113f2:	2200      	movs	r2, #0
 80113f4:	04d9      	lsls	r1, r3, #19
 80113f6:	6062      	str	r2, [r4, #4]
 80113f8:	6922      	ldr	r2, [r4, #16]
 80113fa:	6022      	str	r2, [r4, #0]
 80113fc:	d504      	bpl.n	8011408 <__sflush_r+0x78>
 80113fe:	1c42      	adds	r2, r0, #1
 8011400:	d101      	bne.n	8011406 <__sflush_r+0x76>
 8011402:	682b      	ldr	r3, [r5, #0]
 8011404:	b903      	cbnz	r3, 8011408 <__sflush_r+0x78>
 8011406:	6560      	str	r0, [r4, #84]	@ 0x54
 8011408:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801140a:	602f      	str	r7, [r5, #0]
 801140c:	b1b9      	cbz	r1, 801143e <__sflush_r+0xae>
 801140e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011412:	4299      	cmp	r1, r3
 8011414:	d002      	beq.n	801141c <__sflush_r+0x8c>
 8011416:	4628      	mov	r0, r5
 8011418:	f7ff f9e0 	bl	80107dc <_free_r>
 801141c:	2300      	movs	r3, #0
 801141e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011420:	e00d      	b.n	801143e <__sflush_r+0xae>
 8011422:	2301      	movs	r3, #1
 8011424:	4628      	mov	r0, r5
 8011426:	47b0      	blx	r6
 8011428:	4602      	mov	r2, r0
 801142a:	1c50      	adds	r0, r2, #1
 801142c:	d1c9      	bne.n	80113c2 <__sflush_r+0x32>
 801142e:	682b      	ldr	r3, [r5, #0]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d0c6      	beq.n	80113c2 <__sflush_r+0x32>
 8011434:	2b1d      	cmp	r3, #29
 8011436:	d001      	beq.n	801143c <__sflush_r+0xac>
 8011438:	2b16      	cmp	r3, #22
 801143a:	d11d      	bne.n	8011478 <__sflush_r+0xe8>
 801143c:	602f      	str	r7, [r5, #0]
 801143e:	2000      	movs	r0, #0
 8011440:	e021      	b.n	8011486 <__sflush_r+0xf6>
 8011442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011446:	b21b      	sxth	r3, r3
 8011448:	e01a      	b.n	8011480 <__sflush_r+0xf0>
 801144a:	690f      	ldr	r7, [r1, #16]
 801144c:	2f00      	cmp	r7, #0
 801144e:	d0f6      	beq.n	801143e <__sflush_r+0xae>
 8011450:	0793      	lsls	r3, r2, #30
 8011452:	680e      	ldr	r6, [r1, #0]
 8011454:	600f      	str	r7, [r1, #0]
 8011456:	bf0c      	ite	eq
 8011458:	694b      	ldreq	r3, [r1, #20]
 801145a:	2300      	movne	r3, #0
 801145c:	eba6 0807 	sub.w	r8, r6, r7
 8011460:	608b      	str	r3, [r1, #8]
 8011462:	f1b8 0f00 	cmp.w	r8, #0
 8011466:	ddea      	ble.n	801143e <__sflush_r+0xae>
 8011468:	4643      	mov	r3, r8
 801146a:	463a      	mov	r2, r7
 801146c:	6a21      	ldr	r1, [r4, #32]
 801146e:	4628      	mov	r0, r5
 8011470:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011472:	47b0      	blx	r6
 8011474:	2800      	cmp	r0, #0
 8011476:	dc08      	bgt.n	801148a <__sflush_r+0xfa>
 8011478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801147c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011480:	f04f 30ff 	mov.w	r0, #4294967295
 8011484:	81a3      	strh	r3, [r4, #12]
 8011486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801148a:	4407      	add	r7, r0
 801148c:	eba8 0800 	sub.w	r8, r8, r0
 8011490:	e7e7      	b.n	8011462 <__sflush_r+0xd2>
 8011492:	bf00      	nop
 8011494:	20400001 	.word	0x20400001

08011498 <_fflush_r>:
 8011498:	b538      	push	{r3, r4, r5, lr}
 801149a:	690b      	ldr	r3, [r1, #16]
 801149c:	4605      	mov	r5, r0
 801149e:	460c      	mov	r4, r1
 80114a0:	b913      	cbnz	r3, 80114a8 <_fflush_r+0x10>
 80114a2:	2500      	movs	r5, #0
 80114a4:	4628      	mov	r0, r5
 80114a6:	bd38      	pop	{r3, r4, r5, pc}
 80114a8:	b118      	cbz	r0, 80114b2 <_fflush_r+0x1a>
 80114aa:	6a03      	ldr	r3, [r0, #32]
 80114ac:	b90b      	cbnz	r3, 80114b2 <_fflush_r+0x1a>
 80114ae:	f7fe f9f7 	bl	800f8a0 <__sinit>
 80114b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d0f3      	beq.n	80114a2 <_fflush_r+0xa>
 80114ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80114bc:	07d0      	lsls	r0, r2, #31
 80114be:	d404      	bmi.n	80114ca <_fflush_r+0x32>
 80114c0:	0599      	lsls	r1, r3, #22
 80114c2:	d402      	bmi.n	80114ca <_fflush_r+0x32>
 80114c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114c6:	f7fe fb18 	bl	800fafa <__retarget_lock_acquire_recursive>
 80114ca:	4628      	mov	r0, r5
 80114cc:	4621      	mov	r1, r4
 80114ce:	f7ff ff5f 	bl	8011390 <__sflush_r>
 80114d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80114d4:	4605      	mov	r5, r0
 80114d6:	07da      	lsls	r2, r3, #31
 80114d8:	d4e4      	bmi.n	80114a4 <_fflush_r+0xc>
 80114da:	89a3      	ldrh	r3, [r4, #12]
 80114dc:	059b      	lsls	r3, r3, #22
 80114de:	d4e1      	bmi.n	80114a4 <_fflush_r+0xc>
 80114e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114e2:	f7fe fb0b 	bl	800fafc <__retarget_lock_release_recursive>
 80114e6:	e7dd      	b.n	80114a4 <_fflush_r+0xc>

080114e8 <memmove>:
 80114e8:	4288      	cmp	r0, r1
 80114ea:	b510      	push	{r4, lr}
 80114ec:	eb01 0402 	add.w	r4, r1, r2
 80114f0:	d902      	bls.n	80114f8 <memmove+0x10>
 80114f2:	4284      	cmp	r4, r0
 80114f4:	4623      	mov	r3, r4
 80114f6:	d807      	bhi.n	8011508 <memmove+0x20>
 80114f8:	1e43      	subs	r3, r0, #1
 80114fa:	42a1      	cmp	r1, r4
 80114fc:	d008      	beq.n	8011510 <memmove+0x28>
 80114fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011502:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011506:	e7f8      	b.n	80114fa <memmove+0x12>
 8011508:	4402      	add	r2, r0
 801150a:	4601      	mov	r1, r0
 801150c:	428a      	cmp	r2, r1
 801150e:	d100      	bne.n	8011512 <memmove+0x2a>
 8011510:	bd10      	pop	{r4, pc}
 8011512:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011516:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801151a:	e7f7      	b.n	801150c <memmove+0x24>

0801151c <_sbrk_r>:
 801151c:	b538      	push	{r3, r4, r5, lr}
 801151e:	2300      	movs	r3, #0
 8011520:	4d05      	ldr	r5, [pc, #20]	@ (8011538 <_sbrk_r+0x1c>)
 8011522:	4604      	mov	r4, r0
 8011524:	4608      	mov	r0, r1
 8011526:	602b      	str	r3, [r5, #0]
 8011528:	f7f1 f9b2 	bl	8002890 <_sbrk>
 801152c:	1c43      	adds	r3, r0, #1
 801152e:	d102      	bne.n	8011536 <_sbrk_r+0x1a>
 8011530:	682b      	ldr	r3, [r5, #0]
 8011532:	b103      	cbz	r3, 8011536 <_sbrk_r+0x1a>
 8011534:	6023      	str	r3, [r4, #0]
 8011536:	bd38      	pop	{r3, r4, r5, pc}
 8011538:	20000c00 	.word	0x20000c00

0801153c <memcpy>:
 801153c:	440a      	add	r2, r1
 801153e:	1e43      	subs	r3, r0, #1
 8011540:	4291      	cmp	r1, r2
 8011542:	d100      	bne.n	8011546 <memcpy+0xa>
 8011544:	4770      	bx	lr
 8011546:	b510      	push	{r4, lr}
 8011548:	f811 4b01 	ldrb.w	r4, [r1], #1
 801154c:	4291      	cmp	r1, r2
 801154e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011552:	d1f9      	bne.n	8011548 <memcpy+0xc>
 8011554:	bd10      	pop	{r4, pc}
	...

08011558 <__assert_func>:
 8011558:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801155a:	4614      	mov	r4, r2
 801155c:	461a      	mov	r2, r3
 801155e:	4b09      	ldr	r3, [pc, #36]	@ (8011584 <__assert_func+0x2c>)
 8011560:	4605      	mov	r5, r0
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	68d8      	ldr	r0, [r3, #12]
 8011566:	b14c      	cbz	r4, 801157c <__assert_func+0x24>
 8011568:	4b07      	ldr	r3, [pc, #28]	@ (8011588 <__assert_func+0x30>)
 801156a:	9100      	str	r1, [sp, #0]
 801156c:	4907      	ldr	r1, [pc, #28]	@ (801158c <__assert_func+0x34>)
 801156e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011572:	462b      	mov	r3, r5
 8011574:	f000 f870 	bl	8011658 <fiprintf>
 8011578:	f000 f880 	bl	801167c <abort>
 801157c:	4b04      	ldr	r3, [pc, #16]	@ (8011590 <__assert_func+0x38>)
 801157e:	461c      	mov	r4, r3
 8011580:	e7f3      	b.n	801156a <__assert_func+0x12>
 8011582:	bf00      	nop
 8011584:	20000018 	.word	0x20000018
 8011588:	08011e3d 	.word	0x08011e3d
 801158c:	08011e4a 	.word	0x08011e4a
 8011590:	08011e78 	.word	0x08011e78

08011594 <_calloc_r>:
 8011594:	b570      	push	{r4, r5, r6, lr}
 8011596:	fba1 5402 	umull	r5, r4, r1, r2
 801159a:	b934      	cbnz	r4, 80115aa <_calloc_r+0x16>
 801159c:	4629      	mov	r1, r5
 801159e:	f7ff f991 	bl	80108c4 <_malloc_r>
 80115a2:	4606      	mov	r6, r0
 80115a4:	b928      	cbnz	r0, 80115b2 <_calloc_r+0x1e>
 80115a6:	4630      	mov	r0, r6
 80115a8:	bd70      	pop	{r4, r5, r6, pc}
 80115aa:	220c      	movs	r2, #12
 80115ac:	2600      	movs	r6, #0
 80115ae:	6002      	str	r2, [r0, #0]
 80115b0:	e7f9      	b.n	80115a6 <_calloc_r+0x12>
 80115b2:	462a      	mov	r2, r5
 80115b4:	4621      	mov	r1, r4
 80115b6:	f7fe fa22 	bl	800f9fe <memset>
 80115ba:	e7f4      	b.n	80115a6 <_calloc_r+0x12>

080115bc <__ascii_mbtowc>:
 80115bc:	b082      	sub	sp, #8
 80115be:	b901      	cbnz	r1, 80115c2 <__ascii_mbtowc+0x6>
 80115c0:	a901      	add	r1, sp, #4
 80115c2:	b142      	cbz	r2, 80115d6 <__ascii_mbtowc+0x1a>
 80115c4:	b14b      	cbz	r3, 80115da <__ascii_mbtowc+0x1e>
 80115c6:	7813      	ldrb	r3, [r2, #0]
 80115c8:	600b      	str	r3, [r1, #0]
 80115ca:	7812      	ldrb	r2, [r2, #0]
 80115cc:	1e10      	subs	r0, r2, #0
 80115ce:	bf18      	it	ne
 80115d0:	2001      	movne	r0, #1
 80115d2:	b002      	add	sp, #8
 80115d4:	4770      	bx	lr
 80115d6:	4610      	mov	r0, r2
 80115d8:	e7fb      	b.n	80115d2 <__ascii_mbtowc+0x16>
 80115da:	f06f 0001 	mvn.w	r0, #1
 80115de:	e7f8      	b.n	80115d2 <__ascii_mbtowc+0x16>

080115e0 <_realloc_r>:
 80115e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115e4:	4607      	mov	r7, r0
 80115e6:	4614      	mov	r4, r2
 80115e8:	460d      	mov	r5, r1
 80115ea:	b921      	cbnz	r1, 80115f6 <_realloc_r+0x16>
 80115ec:	4611      	mov	r1, r2
 80115ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80115f2:	f7ff b967 	b.w	80108c4 <_malloc_r>
 80115f6:	b92a      	cbnz	r2, 8011604 <_realloc_r+0x24>
 80115f8:	4625      	mov	r5, r4
 80115fa:	f7ff f8ef 	bl	80107dc <_free_r>
 80115fe:	4628      	mov	r0, r5
 8011600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011604:	f000 f841 	bl	801168a <_malloc_usable_size_r>
 8011608:	4284      	cmp	r4, r0
 801160a:	4606      	mov	r6, r0
 801160c:	d802      	bhi.n	8011614 <_realloc_r+0x34>
 801160e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011612:	d8f4      	bhi.n	80115fe <_realloc_r+0x1e>
 8011614:	4621      	mov	r1, r4
 8011616:	4638      	mov	r0, r7
 8011618:	f7ff f954 	bl	80108c4 <_malloc_r>
 801161c:	4680      	mov	r8, r0
 801161e:	b908      	cbnz	r0, 8011624 <_realloc_r+0x44>
 8011620:	4645      	mov	r5, r8
 8011622:	e7ec      	b.n	80115fe <_realloc_r+0x1e>
 8011624:	42b4      	cmp	r4, r6
 8011626:	4622      	mov	r2, r4
 8011628:	4629      	mov	r1, r5
 801162a:	bf28      	it	cs
 801162c:	4632      	movcs	r2, r6
 801162e:	f7ff ff85 	bl	801153c <memcpy>
 8011632:	4629      	mov	r1, r5
 8011634:	4638      	mov	r0, r7
 8011636:	f7ff f8d1 	bl	80107dc <_free_r>
 801163a:	e7f1      	b.n	8011620 <_realloc_r+0x40>

0801163c <__ascii_wctomb>:
 801163c:	4603      	mov	r3, r0
 801163e:	4608      	mov	r0, r1
 8011640:	b141      	cbz	r1, 8011654 <__ascii_wctomb+0x18>
 8011642:	2aff      	cmp	r2, #255	@ 0xff
 8011644:	d904      	bls.n	8011650 <__ascii_wctomb+0x14>
 8011646:	228a      	movs	r2, #138	@ 0x8a
 8011648:	f04f 30ff 	mov.w	r0, #4294967295
 801164c:	601a      	str	r2, [r3, #0]
 801164e:	4770      	bx	lr
 8011650:	2001      	movs	r0, #1
 8011652:	700a      	strb	r2, [r1, #0]
 8011654:	4770      	bx	lr
	...

08011658 <fiprintf>:
 8011658:	b40e      	push	{r1, r2, r3}
 801165a:	b503      	push	{r0, r1, lr}
 801165c:	ab03      	add	r3, sp, #12
 801165e:	4601      	mov	r1, r0
 8011660:	4805      	ldr	r0, [pc, #20]	@ (8011678 <fiprintf+0x20>)
 8011662:	f853 2b04 	ldr.w	r2, [r3], #4
 8011666:	6800      	ldr	r0, [r0, #0]
 8011668:	9301      	str	r3, [sp, #4]
 801166a:	f000 f83f 	bl	80116ec <_vfiprintf_r>
 801166e:	b002      	add	sp, #8
 8011670:	f85d eb04 	ldr.w	lr, [sp], #4
 8011674:	b003      	add	sp, #12
 8011676:	4770      	bx	lr
 8011678:	20000018 	.word	0x20000018

0801167c <abort>:
 801167c:	2006      	movs	r0, #6
 801167e:	b508      	push	{r3, lr}
 8011680:	f000 fa08 	bl	8011a94 <raise>
 8011684:	2001      	movs	r0, #1
 8011686:	f7f1 f88b 	bl	80027a0 <_exit>

0801168a <_malloc_usable_size_r>:
 801168a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801168e:	1f18      	subs	r0, r3, #4
 8011690:	2b00      	cmp	r3, #0
 8011692:	bfbc      	itt	lt
 8011694:	580b      	ldrlt	r3, [r1, r0]
 8011696:	18c0      	addlt	r0, r0, r3
 8011698:	4770      	bx	lr

0801169a <__sfputc_r>:
 801169a:	6893      	ldr	r3, [r2, #8]
 801169c:	3b01      	subs	r3, #1
 801169e:	2b00      	cmp	r3, #0
 80116a0:	b410      	push	{r4}
 80116a2:	6093      	str	r3, [r2, #8]
 80116a4:	da08      	bge.n	80116b8 <__sfputc_r+0x1e>
 80116a6:	6994      	ldr	r4, [r2, #24]
 80116a8:	42a3      	cmp	r3, r4
 80116aa:	db01      	blt.n	80116b0 <__sfputc_r+0x16>
 80116ac:	290a      	cmp	r1, #10
 80116ae:	d103      	bne.n	80116b8 <__sfputc_r+0x1e>
 80116b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116b4:	f000 b932 	b.w	801191c <__swbuf_r>
 80116b8:	6813      	ldr	r3, [r2, #0]
 80116ba:	1c58      	adds	r0, r3, #1
 80116bc:	6010      	str	r0, [r2, #0]
 80116be:	4608      	mov	r0, r1
 80116c0:	7019      	strb	r1, [r3, #0]
 80116c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116c6:	4770      	bx	lr

080116c8 <__sfputs_r>:
 80116c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116ca:	4606      	mov	r6, r0
 80116cc:	460f      	mov	r7, r1
 80116ce:	4614      	mov	r4, r2
 80116d0:	18d5      	adds	r5, r2, r3
 80116d2:	42ac      	cmp	r4, r5
 80116d4:	d101      	bne.n	80116da <__sfputs_r+0x12>
 80116d6:	2000      	movs	r0, #0
 80116d8:	e007      	b.n	80116ea <__sfputs_r+0x22>
 80116da:	463a      	mov	r2, r7
 80116dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116e0:	4630      	mov	r0, r6
 80116e2:	f7ff ffda 	bl	801169a <__sfputc_r>
 80116e6:	1c43      	adds	r3, r0, #1
 80116e8:	d1f3      	bne.n	80116d2 <__sfputs_r+0xa>
 80116ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080116ec <_vfiprintf_r>:
 80116ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116f0:	460d      	mov	r5, r1
 80116f2:	b09d      	sub	sp, #116	@ 0x74
 80116f4:	4614      	mov	r4, r2
 80116f6:	4698      	mov	r8, r3
 80116f8:	4606      	mov	r6, r0
 80116fa:	b118      	cbz	r0, 8011704 <_vfiprintf_r+0x18>
 80116fc:	6a03      	ldr	r3, [r0, #32]
 80116fe:	b90b      	cbnz	r3, 8011704 <_vfiprintf_r+0x18>
 8011700:	f7fe f8ce 	bl	800f8a0 <__sinit>
 8011704:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011706:	07d9      	lsls	r1, r3, #31
 8011708:	d405      	bmi.n	8011716 <_vfiprintf_r+0x2a>
 801170a:	89ab      	ldrh	r3, [r5, #12]
 801170c:	059a      	lsls	r2, r3, #22
 801170e:	d402      	bmi.n	8011716 <_vfiprintf_r+0x2a>
 8011710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011712:	f7fe f9f2 	bl	800fafa <__retarget_lock_acquire_recursive>
 8011716:	89ab      	ldrh	r3, [r5, #12]
 8011718:	071b      	lsls	r3, r3, #28
 801171a:	d501      	bpl.n	8011720 <_vfiprintf_r+0x34>
 801171c:	692b      	ldr	r3, [r5, #16]
 801171e:	b99b      	cbnz	r3, 8011748 <_vfiprintf_r+0x5c>
 8011720:	4629      	mov	r1, r5
 8011722:	4630      	mov	r0, r6
 8011724:	f000 f938 	bl	8011998 <__swsetup_r>
 8011728:	b170      	cbz	r0, 8011748 <_vfiprintf_r+0x5c>
 801172a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801172c:	07dc      	lsls	r4, r3, #31
 801172e:	d504      	bpl.n	801173a <_vfiprintf_r+0x4e>
 8011730:	f04f 30ff 	mov.w	r0, #4294967295
 8011734:	b01d      	add	sp, #116	@ 0x74
 8011736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801173a:	89ab      	ldrh	r3, [r5, #12]
 801173c:	0598      	lsls	r0, r3, #22
 801173e:	d4f7      	bmi.n	8011730 <_vfiprintf_r+0x44>
 8011740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011742:	f7fe f9db 	bl	800fafc <__retarget_lock_release_recursive>
 8011746:	e7f3      	b.n	8011730 <_vfiprintf_r+0x44>
 8011748:	2300      	movs	r3, #0
 801174a:	f8cd 800c 	str.w	r8, [sp, #12]
 801174e:	f04f 0901 	mov.w	r9, #1
 8011752:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8011908 <_vfiprintf_r+0x21c>
 8011756:	9309      	str	r3, [sp, #36]	@ 0x24
 8011758:	2320      	movs	r3, #32
 801175a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801175e:	2330      	movs	r3, #48	@ 0x30
 8011760:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011764:	4623      	mov	r3, r4
 8011766:	469a      	mov	sl, r3
 8011768:	f813 2b01 	ldrb.w	r2, [r3], #1
 801176c:	b10a      	cbz	r2, 8011772 <_vfiprintf_r+0x86>
 801176e:	2a25      	cmp	r2, #37	@ 0x25
 8011770:	d1f9      	bne.n	8011766 <_vfiprintf_r+0x7a>
 8011772:	ebba 0b04 	subs.w	fp, sl, r4
 8011776:	d00b      	beq.n	8011790 <_vfiprintf_r+0xa4>
 8011778:	465b      	mov	r3, fp
 801177a:	4622      	mov	r2, r4
 801177c:	4629      	mov	r1, r5
 801177e:	4630      	mov	r0, r6
 8011780:	f7ff ffa2 	bl	80116c8 <__sfputs_r>
 8011784:	3001      	adds	r0, #1
 8011786:	f000 80a7 	beq.w	80118d8 <_vfiprintf_r+0x1ec>
 801178a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801178c:	445a      	add	r2, fp
 801178e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011790:	f89a 3000 	ldrb.w	r3, [sl]
 8011794:	2b00      	cmp	r3, #0
 8011796:	f000 809f 	beq.w	80118d8 <_vfiprintf_r+0x1ec>
 801179a:	2300      	movs	r3, #0
 801179c:	f04f 32ff 	mov.w	r2, #4294967295
 80117a0:	f10a 0a01 	add.w	sl, sl, #1
 80117a4:	9304      	str	r3, [sp, #16]
 80117a6:	9307      	str	r3, [sp, #28]
 80117a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80117ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80117ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117b2:	4654      	mov	r4, sl
 80117b4:	2205      	movs	r2, #5
 80117b6:	4854      	ldr	r0, [pc, #336]	@ (8011908 <_vfiprintf_r+0x21c>)
 80117b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117bc:	f7fe f99f 	bl	800fafe <memchr>
 80117c0:	9a04      	ldr	r2, [sp, #16]
 80117c2:	b9d8      	cbnz	r0, 80117fc <_vfiprintf_r+0x110>
 80117c4:	06d1      	lsls	r1, r2, #27
 80117c6:	bf44      	itt	mi
 80117c8:	2320      	movmi	r3, #32
 80117ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80117ce:	0713      	lsls	r3, r2, #28
 80117d0:	bf44      	itt	mi
 80117d2:	232b      	movmi	r3, #43	@ 0x2b
 80117d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80117d8:	f89a 3000 	ldrb.w	r3, [sl]
 80117dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80117de:	d015      	beq.n	801180c <_vfiprintf_r+0x120>
 80117e0:	9a07      	ldr	r2, [sp, #28]
 80117e2:	4654      	mov	r4, sl
 80117e4:	2000      	movs	r0, #0
 80117e6:	f04f 0c0a 	mov.w	ip, #10
 80117ea:	4621      	mov	r1, r4
 80117ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80117f0:	3b30      	subs	r3, #48	@ 0x30
 80117f2:	2b09      	cmp	r3, #9
 80117f4:	d94b      	bls.n	801188e <_vfiprintf_r+0x1a2>
 80117f6:	b1b0      	cbz	r0, 8011826 <_vfiprintf_r+0x13a>
 80117f8:	9207      	str	r2, [sp, #28]
 80117fa:	e014      	b.n	8011826 <_vfiprintf_r+0x13a>
 80117fc:	eba0 0308 	sub.w	r3, r0, r8
 8011800:	46a2      	mov	sl, r4
 8011802:	fa09 f303 	lsl.w	r3, r9, r3
 8011806:	4313      	orrs	r3, r2
 8011808:	9304      	str	r3, [sp, #16]
 801180a:	e7d2      	b.n	80117b2 <_vfiprintf_r+0xc6>
 801180c:	9b03      	ldr	r3, [sp, #12]
 801180e:	1d19      	adds	r1, r3, #4
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	2b00      	cmp	r3, #0
 8011814:	9103      	str	r1, [sp, #12]
 8011816:	bfbb      	ittet	lt
 8011818:	425b      	neglt	r3, r3
 801181a:	f042 0202 	orrlt.w	r2, r2, #2
 801181e:	9307      	strge	r3, [sp, #28]
 8011820:	9307      	strlt	r3, [sp, #28]
 8011822:	bfb8      	it	lt
 8011824:	9204      	strlt	r2, [sp, #16]
 8011826:	7823      	ldrb	r3, [r4, #0]
 8011828:	2b2e      	cmp	r3, #46	@ 0x2e
 801182a:	d10a      	bne.n	8011842 <_vfiprintf_r+0x156>
 801182c:	7863      	ldrb	r3, [r4, #1]
 801182e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011830:	d132      	bne.n	8011898 <_vfiprintf_r+0x1ac>
 8011832:	9b03      	ldr	r3, [sp, #12]
 8011834:	3402      	adds	r4, #2
 8011836:	1d1a      	adds	r2, r3, #4
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801183e:	9203      	str	r2, [sp, #12]
 8011840:	9305      	str	r3, [sp, #20]
 8011842:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011918 <_vfiprintf_r+0x22c>
 8011846:	2203      	movs	r2, #3
 8011848:	7821      	ldrb	r1, [r4, #0]
 801184a:	4650      	mov	r0, sl
 801184c:	f7fe f957 	bl	800fafe <memchr>
 8011850:	b138      	cbz	r0, 8011862 <_vfiprintf_r+0x176>
 8011852:	eba0 000a 	sub.w	r0, r0, sl
 8011856:	2240      	movs	r2, #64	@ 0x40
 8011858:	9b04      	ldr	r3, [sp, #16]
 801185a:	3401      	adds	r4, #1
 801185c:	4082      	lsls	r2, r0
 801185e:	4313      	orrs	r3, r2
 8011860:	9304      	str	r3, [sp, #16]
 8011862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011866:	2206      	movs	r2, #6
 8011868:	4828      	ldr	r0, [pc, #160]	@ (801190c <_vfiprintf_r+0x220>)
 801186a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801186e:	f7fe f946 	bl	800fafe <memchr>
 8011872:	2800      	cmp	r0, #0
 8011874:	d03f      	beq.n	80118f6 <_vfiprintf_r+0x20a>
 8011876:	4b26      	ldr	r3, [pc, #152]	@ (8011910 <_vfiprintf_r+0x224>)
 8011878:	bb1b      	cbnz	r3, 80118c2 <_vfiprintf_r+0x1d6>
 801187a:	9b03      	ldr	r3, [sp, #12]
 801187c:	3307      	adds	r3, #7
 801187e:	f023 0307 	bic.w	r3, r3, #7
 8011882:	3308      	adds	r3, #8
 8011884:	9303      	str	r3, [sp, #12]
 8011886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011888:	443b      	add	r3, r7
 801188a:	9309      	str	r3, [sp, #36]	@ 0x24
 801188c:	e76a      	b.n	8011764 <_vfiprintf_r+0x78>
 801188e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011892:	460c      	mov	r4, r1
 8011894:	2001      	movs	r0, #1
 8011896:	e7a8      	b.n	80117ea <_vfiprintf_r+0xfe>
 8011898:	2300      	movs	r3, #0
 801189a:	3401      	adds	r4, #1
 801189c:	f04f 0c0a 	mov.w	ip, #10
 80118a0:	4619      	mov	r1, r3
 80118a2:	9305      	str	r3, [sp, #20]
 80118a4:	4620      	mov	r0, r4
 80118a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118aa:	3a30      	subs	r2, #48	@ 0x30
 80118ac:	2a09      	cmp	r2, #9
 80118ae:	d903      	bls.n	80118b8 <_vfiprintf_r+0x1cc>
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d0c6      	beq.n	8011842 <_vfiprintf_r+0x156>
 80118b4:	9105      	str	r1, [sp, #20]
 80118b6:	e7c4      	b.n	8011842 <_vfiprintf_r+0x156>
 80118b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80118bc:	4604      	mov	r4, r0
 80118be:	2301      	movs	r3, #1
 80118c0:	e7f0      	b.n	80118a4 <_vfiprintf_r+0x1b8>
 80118c2:	ab03      	add	r3, sp, #12
 80118c4:	462a      	mov	r2, r5
 80118c6:	a904      	add	r1, sp, #16
 80118c8:	4630      	mov	r0, r6
 80118ca:	9300      	str	r3, [sp, #0]
 80118cc:	4b11      	ldr	r3, [pc, #68]	@ (8011914 <_vfiprintf_r+0x228>)
 80118ce:	f7fd fba1 	bl	800f014 <_printf_float>
 80118d2:	4607      	mov	r7, r0
 80118d4:	1c78      	adds	r0, r7, #1
 80118d6:	d1d6      	bne.n	8011886 <_vfiprintf_r+0x19a>
 80118d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80118da:	07d9      	lsls	r1, r3, #31
 80118dc:	d405      	bmi.n	80118ea <_vfiprintf_r+0x1fe>
 80118de:	89ab      	ldrh	r3, [r5, #12]
 80118e0:	059a      	lsls	r2, r3, #22
 80118e2:	d402      	bmi.n	80118ea <_vfiprintf_r+0x1fe>
 80118e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80118e6:	f7fe f909 	bl	800fafc <__retarget_lock_release_recursive>
 80118ea:	89ab      	ldrh	r3, [r5, #12]
 80118ec:	065b      	lsls	r3, r3, #25
 80118ee:	f53f af1f 	bmi.w	8011730 <_vfiprintf_r+0x44>
 80118f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80118f4:	e71e      	b.n	8011734 <_vfiprintf_r+0x48>
 80118f6:	ab03      	add	r3, sp, #12
 80118f8:	462a      	mov	r2, r5
 80118fa:	a904      	add	r1, sp, #16
 80118fc:	4630      	mov	r0, r6
 80118fe:	9300      	str	r3, [sp, #0]
 8011900:	4b04      	ldr	r3, [pc, #16]	@ (8011914 <_vfiprintf_r+0x228>)
 8011902:	f7fd fe23 	bl	800f54c <_printf_i>
 8011906:	e7e4      	b.n	80118d2 <_vfiprintf_r+0x1e6>
 8011908:	08011e22 	.word	0x08011e22
 801190c:	08011e2c 	.word	0x08011e2c
 8011910:	0800f015 	.word	0x0800f015
 8011914:	080116c9 	.word	0x080116c9
 8011918:	08011e28 	.word	0x08011e28

0801191c <__swbuf_r>:
 801191c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801191e:	460e      	mov	r6, r1
 8011920:	4614      	mov	r4, r2
 8011922:	4605      	mov	r5, r0
 8011924:	b118      	cbz	r0, 801192e <__swbuf_r+0x12>
 8011926:	6a03      	ldr	r3, [r0, #32]
 8011928:	b90b      	cbnz	r3, 801192e <__swbuf_r+0x12>
 801192a:	f7fd ffb9 	bl	800f8a0 <__sinit>
 801192e:	69a3      	ldr	r3, [r4, #24]
 8011930:	60a3      	str	r3, [r4, #8]
 8011932:	89a3      	ldrh	r3, [r4, #12]
 8011934:	071a      	lsls	r2, r3, #28
 8011936:	d501      	bpl.n	801193c <__swbuf_r+0x20>
 8011938:	6923      	ldr	r3, [r4, #16]
 801193a:	b943      	cbnz	r3, 801194e <__swbuf_r+0x32>
 801193c:	4621      	mov	r1, r4
 801193e:	4628      	mov	r0, r5
 8011940:	f000 f82a 	bl	8011998 <__swsetup_r>
 8011944:	b118      	cbz	r0, 801194e <__swbuf_r+0x32>
 8011946:	f04f 37ff 	mov.w	r7, #4294967295
 801194a:	4638      	mov	r0, r7
 801194c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801194e:	6823      	ldr	r3, [r4, #0]
 8011950:	b2f6      	uxtb	r6, r6
 8011952:	6922      	ldr	r2, [r4, #16]
 8011954:	4637      	mov	r7, r6
 8011956:	1a98      	subs	r0, r3, r2
 8011958:	6963      	ldr	r3, [r4, #20]
 801195a:	4283      	cmp	r3, r0
 801195c:	dc05      	bgt.n	801196a <__swbuf_r+0x4e>
 801195e:	4621      	mov	r1, r4
 8011960:	4628      	mov	r0, r5
 8011962:	f7ff fd99 	bl	8011498 <_fflush_r>
 8011966:	2800      	cmp	r0, #0
 8011968:	d1ed      	bne.n	8011946 <__swbuf_r+0x2a>
 801196a:	68a3      	ldr	r3, [r4, #8]
 801196c:	3b01      	subs	r3, #1
 801196e:	60a3      	str	r3, [r4, #8]
 8011970:	6823      	ldr	r3, [r4, #0]
 8011972:	1c5a      	adds	r2, r3, #1
 8011974:	6022      	str	r2, [r4, #0]
 8011976:	701e      	strb	r6, [r3, #0]
 8011978:	1c43      	adds	r3, r0, #1
 801197a:	6962      	ldr	r2, [r4, #20]
 801197c:	429a      	cmp	r2, r3
 801197e:	d004      	beq.n	801198a <__swbuf_r+0x6e>
 8011980:	89a3      	ldrh	r3, [r4, #12]
 8011982:	07db      	lsls	r3, r3, #31
 8011984:	d5e1      	bpl.n	801194a <__swbuf_r+0x2e>
 8011986:	2e0a      	cmp	r6, #10
 8011988:	d1df      	bne.n	801194a <__swbuf_r+0x2e>
 801198a:	4621      	mov	r1, r4
 801198c:	4628      	mov	r0, r5
 801198e:	f7ff fd83 	bl	8011498 <_fflush_r>
 8011992:	2800      	cmp	r0, #0
 8011994:	d0d9      	beq.n	801194a <__swbuf_r+0x2e>
 8011996:	e7d6      	b.n	8011946 <__swbuf_r+0x2a>

08011998 <__swsetup_r>:
 8011998:	b538      	push	{r3, r4, r5, lr}
 801199a:	4b29      	ldr	r3, [pc, #164]	@ (8011a40 <__swsetup_r+0xa8>)
 801199c:	4605      	mov	r5, r0
 801199e:	460c      	mov	r4, r1
 80119a0:	6818      	ldr	r0, [r3, #0]
 80119a2:	b118      	cbz	r0, 80119ac <__swsetup_r+0x14>
 80119a4:	6a03      	ldr	r3, [r0, #32]
 80119a6:	b90b      	cbnz	r3, 80119ac <__swsetup_r+0x14>
 80119a8:	f7fd ff7a 	bl	800f8a0 <__sinit>
 80119ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80119b0:	0719      	lsls	r1, r3, #28
 80119b2:	d422      	bmi.n	80119fa <__swsetup_r+0x62>
 80119b4:	06da      	lsls	r2, r3, #27
 80119b6:	d407      	bmi.n	80119c8 <__swsetup_r+0x30>
 80119b8:	2209      	movs	r2, #9
 80119ba:	602a      	str	r2, [r5, #0]
 80119bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80119c0:	f04f 30ff 	mov.w	r0, #4294967295
 80119c4:	81a3      	strh	r3, [r4, #12]
 80119c6:	e033      	b.n	8011a30 <__swsetup_r+0x98>
 80119c8:	0758      	lsls	r0, r3, #29
 80119ca:	d512      	bpl.n	80119f2 <__swsetup_r+0x5a>
 80119cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80119ce:	b141      	cbz	r1, 80119e2 <__swsetup_r+0x4a>
 80119d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80119d4:	4299      	cmp	r1, r3
 80119d6:	d002      	beq.n	80119de <__swsetup_r+0x46>
 80119d8:	4628      	mov	r0, r5
 80119da:	f7fe feff 	bl	80107dc <_free_r>
 80119de:	2300      	movs	r3, #0
 80119e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80119e2:	89a3      	ldrh	r3, [r4, #12]
 80119e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80119e8:	81a3      	strh	r3, [r4, #12]
 80119ea:	2300      	movs	r3, #0
 80119ec:	6063      	str	r3, [r4, #4]
 80119ee:	6923      	ldr	r3, [r4, #16]
 80119f0:	6023      	str	r3, [r4, #0]
 80119f2:	89a3      	ldrh	r3, [r4, #12]
 80119f4:	f043 0308 	orr.w	r3, r3, #8
 80119f8:	81a3      	strh	r3, [r4, #12]
 80119fa:	6923      	ldr	r3, [r4, #16]
 80119fc:	b94b      	cbnz	r3, 8011a12 <__swsetup_r+0x7a>
 80119fe:	89a3      	ldrh	r3, [r4, #12]
 8011a00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011a04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011a08:	d003      	beq.n	8011a12 <__swsetup_r+0x7a>
 8011a0a:	4621      	mov	r1, r4
 8011a0c:	4628      	mov	r0, r5
 8011a0e:	f000 f882 	bl	8011b16 <__smakebuf_r>
 8011a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a16:	f013 0201 	ands.w	r2, r3, #1
 8011a1a:	d00a      	beq.n	8011a32 <__swsetup_r+0x9a>
 8011a1c:	2200      	movs	r2, #0
 8011a1e:	60a2      	str	r2, [r4, #8]
 8011a20:	6962      	ldr	r2, [r4, #20]
 8011a22:	4252      	negs	r2, r2
 8011a24:	61a2      	str	r2, [r4, #24]
 8011a26:	6922      	ldr	r2, [r4, #16]
 8011a28:	b942      	cbnz	r2, 8011a3c <__swsetup_r+0xa4>
 8011a2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011a2e:	d1c5      	bne.n	80119bc <__swsetup_r+0x24>
 8011a30:	bd38      	pop	{r3, r4, r5, pc}
 8011a32:	0799      	lsls	r1, r3, #30
 8011a34:	bf58      	it	pl
 8011a36:	6962      	ldrpl	r2, [r4, #20]
 8011a38:	60a2      	str	r2, [r4, #8]
 8011a3a:	e7f4      	b.n	8011a26 <__swsetup_r+0x8e>
 8011a3c:	2000      	movs	r0, #0
 8011a3e:	e7f7      	b.n	8011a30 <__swsetup_r+0x98>
 8011a40:	20000018 	.word	0x20000018

08011a44 <_raise_r>:
 8011a44:	291f      	cmp	r1, #31
 8011a46:	b538      	push	{r3, r4, r5, lr}
 8011a48:	4605      	mov	r5, r0
 8011a4a:	460c      	mov	r4, r1
 8011a4c:	d904      	bls.n	8011a58 <_raise_r+0x14>
 8011a4e:	2316      	movs	r3, #22
 8011a50:	6003      	str	r3, [r0, #0]
 8011a52:	f04f 30ff 	mov.w	r0, #4294967295
 8011a56:	bd38      	pop	{r3, r4, r5, pc}
 8011a58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011a5a:	b112      	cbz	r2, 8011a62 <_raise_r+0x1e>
 8011a5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011a60:	b94b      	cbnz	r3, 8011a76 <_raise_r+0x32>
 8011a62:	4628      	mov	r0, r5
 8011a64:	f000 f830 	bl	8011ac8 <_getpid_r>
 8011a68:	4622      	mov	r2, r4
 8011a6a:	4601      	mov	r1, r0
 8011a6c:	4628      	mov	r0, r5
 8011a6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a72:	f000 b817 	b.w	8011aa4 <_kill_r>
 8011a76:	2b01      	cmp	r3, #1
 8011a78:	d00a      	beq.n	8011a90 <_raise_r+0x4c>
 8011a7a:	1c59      	adds	r1, r3, #1
 8011a7c:	d103      	bne.n	8011a86 <_raise_r+0x42>
 8011a7e:	2316      	movs	r3, #22
 8011a80:	6003      	str	r3, [r0, #0]
 8011a82:	2001      	movs	r0, #1
 8011a84:	e7e7      	b.n	8011a56 <_raise_r+0x12>
 8011a86:	2100      	movs	r1, #0
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011a8e:	4798      	blx	r3
 8011a90:	2000      	movs	r0, #0
 8011a92:	e7e0      	b.n	8011a56 <_raise_r+0x12>

08011a94 <raise>:
 8011a94:	4b02      	ldr	r3, [pc, #8]	@ (8011aa0 <raise+0xc>)
 8011a96:	4601      	mov	r1, r0
 8011a98:	6818      	ldr	r0, [r3, #0]
 8011a9a:	f7ff bfd3 	b.w	8011a44 <_raise_r>
 8011a9e:	bf00      	nop
 8011aa0:	20000018 	.word	0x20000018

08011aa4 <_kill_r>:
 8011aa4:	b538      	push	{r3, r4, r5, lr}
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	4d06      	ldr	r5, [pc, #24]	@ (8011ac4 <_kill_r+0x20>)
 8011aaa:	4604      	mov	r4, r0
 8011aac:	4608      	mov	r0, r1
 8011aae:	4611      	mov	r1, r2
 8011ab0:	602b      	str	r3, [r5, #0]
 8011ab2:	f7f0 fe65 	bl	8002780 <_kill>
 8011ab6:	1c43      	adds	r3, r0, #1
 8011ab8:	d102      	bne.n	8011ac0 <_kill_r+0x1c>
 8011aba:	682b      	ldr	r3, [r5, #0]
 8011abc:	b103      	cbz	r3, 8011ac0 <_kill_r+0x1c>
 8011abe:	6023      	str	r3, [r4, #0]
 8011ac0:	bd38      	pop	{r3, r4, r5, pc}
 8011ac2:	bf00      	nop
 8011ac4:	20000c00 	.word	0x20000c00

08011ac8 <_getpid_r>:
 8011ac8:	f7f0 be52 	b.w	8002770 <_getpid>

08011acc <__swhatbuf_r>:
 8011acc:	b570      	push	{r4, r5, r6, lr}
 8011ace:	460c      	mov	r4, r1
 8011ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ad4:	b096      	sub	sp, #88	@ 0x58
 8011ad6:	4615      	mov	r5, r2
 8011ad8:	2900      	cmp	r1, #0
 8011ada:	461e      	mov	r6, r3
 8011adc:	da0c      	bge.n	8011af8 <__swhatbuf_r+0x2c>
 8011ade:	89a3      	ldrh	r3, [r4, #12]
 8011ae0:	2100      	movs	r1, #0
 8011ae2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011ae6:	bf14      	ite	ne
 8011ae8:	2340      	movne	r3, #64	@ 0x40
 8011aea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011aee:	2000      	movs	r0, #0
 8011af0:	6031      	str	r1, [r6, #0]
 8011af2:	602b      	str	r3, [r5, #0]
 8011af4:	b016      	add	sp, #88	@ 0x58
 8011af6:	bd70      	pop	{r4, r5, r6, pc}
 8011af8:	466a      	mov	r2, sp
 8011afa:	f000 f849 	bl	8011b90 <_fstat_r>
 8011afe:	2800      	cmp	r0, #0
 8011b00:	dbed      	blt.n	8011ade <__swhatbuf_r+0x12>
 8011b02:	9901      	ldr	r1, [sp, #4]
 8011b04:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011b08:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011b0c:	4259      	negs	r1, r3
 8011b0e:	4159      	adcs	r1, r3
 8011b10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b14:	e7eb      	b.n	8011aee <__swhatbuf_r+0x22>

08011b16 <__smakebuf_r>:
 8011b16:	898b      	ldrh	r3, [r1, #12]
 8011b18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b1a:	079d      	lsls	r5, r3, #30
 8011b1c:	4606      	mov	r6, r0
 8011b1e:	460c      	mov	r4, r1
 8011b20:	d507      	bpl.n	8011b32 <__smakebuf_r+0x1c>
 8011b22:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011b26:	6023      	str	r3, [r4, #0]
 8011b28:	6123      	str	r3, [r4, #16]
 8011b2a:	2301      	movs	r3, #1
 8011b2c:	6163      	str	r3, [r4, #20]
 8011b2e:	b003      	add	sp, #12
 8011b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b32:	ab01      	add	r3, sp, #4
 8011b34:	466a      	mov	r2, sp
 8011b36:	f7ff ffc9 	bl	8011acc <__swhatbuf_r>
 8011b3a:	9f00      	ldr	r7, [sp, #0]
 8011b3c:	4605      	mov	r5, r0
 8011b3e:	4630      	mov	r0, r6
 8011b40:	4639      	mov	r1, r7
 8011b42:	f7fe febf 	bl	80108c4 <_malloc_r>
 8011b46:	b948      	cbnz	r0, 8011b5c <__smakebuf_r+0x46>
 8011b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b4c:	059a      	lsls	r2, r3, #22
 8011b4e:	d4ee      	bmi.n	8011b2e <__smakebuf_r+0x18>
 8011b50:	f023 0303 	bic.w	r3, r3, #3
 8011b54:	f043 0302 	orr.w	r3, r3, #2
 8011b58:	81a3      	strh	r3, [r4, #12]
 8011b5a:	e7e2      	b.n	8011b22 <__smakebuf_r+0xc>
 8011b5c:	89a3      	ldrh	r3, [r4, #12]
 8011b5e:	6020      	str	r0, [r4, #0]
 8011b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b64:	81a3      	strh	r3, [r4, #12]
 8011b66:	9b01      	ldr	r3, [sp, #4]
 8011b68:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011b6c:	b15b      	cbz	r3, 8011b86 <__smakebuf_r+0x70>
 8011b6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b72:	4630      	mov	r0, r6
 8011b74:	f000 f81e 	bl	8011bb4 <_isatty_r>
 8011b78:	b128      	cbz	r0, 8011b86 <__smakebuf_r+0x70>
 8011b7a:	89a3      	ldrh	r3, [r4, #12]
 8011b7c:	f023 0303 	bic.w	r3, r3, #3
 8011b80:	f043 0301 	orr.w	r3, r3, #1
 8011b84:	81a3      	strh	r3, [r4, #12]
 8011b86:	89a3      	ldrh	r3, [r4, #12]
 8011b88:	431d      	orrs	r5, r3
 8011b8a:	81a5      	strh	r5, [r4, #12]
 8011b8c:	e7cf      	b.n	8011b2e <__smakebuf_r+0x18>
	...

08011b90 <_fstat_r>:
 8011b90:	b538      	push	{r3, r4, r5, lr}
 8011b92:	2300      	movs	r3, #0
 8011b94:	4d06      	ldr	r5, [pc, #24]	@ (8011bb0 <_fstat_r+0x20>)
 8011b96:	4604      	mov	r4, r0
 8011b98:	4608      	mov	r0, r1
 8011b9a:	4611      	mov	r1, r2
 8011b9c:	602b      	str	r3, [r5, #0]
 8011b9e:	f7f0 fe4f 	bl	8002840 <_fstat>
 8011ba2:	1c43      	adds	r3, r0, #1
 8011ba4:	d102      	bne.n	8011bac <_fstat_r+0x1c>
 8011ba6:	682b      	ldr	r3, [r5, #0]
 8011ba8:	b103      	cbz	r3, 8011bac <_fstat_r+0x1c>
 8011baa:	6023      	str	r3, [r4, #0]
 8011bac:	bd38      	pop	{r3, r4, r5, pc}
 8011bae:	bf00      	nop
 8011bb0:	20000c00 	.word	0x20000c00

08011bb4 <_isatty_r>:
 8011bb4:	b538      	push	{r3, r4, r5, lr}
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	4d05      	ldr	r5, [pc, #20]	@ (8011bd0 <_isatty_r+0x1c>)
 8011bba:	4604      	mov	r4, r0
 8011bbc:	4608      	mov	r0, r1
 8011bbe:	602b      	str	r3, [r5, #0]
 8011bc0:	f7f0 fe4e 	bl	8002860 <_isatty>
 8011bc4:	1c43      	adds	r3, r0, #1
 8011bc6:	d102      	bne.n	8011bce <_isatty_r+0x1a>
 8011bc8:	682b      	ldr	r3, [r5, #0]
 8011bca:	b103      	cbz	r3, 8011bce <_isatty_r+0x1a>
 8011bcc:	6023      	str	r3, [r4, #0]
 8011bce:	bd38      	pop	{r3, r4, r5, pc}
 8011bd0:	20000c00 	.word	0x20000c00

08011bd4 <_init>:
 8011bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bd6:	bf00      	nop
 8011bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bda:	bc08      	pop	{r3}
 8011bdc:	469e      	mov	lr, r3
 8011bde:	4770      	bx	lr

08011be0 <_fini>:
 8011be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011be2:	bf00      	nop
 8011be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011be6:	bc08      	pop	{r3}
 8011be8:	469e      	mov	lr, r3
 8011bea:	4770      	bx	lr
