
Projet_CIJ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005790  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08005954  08005954  00006954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d44  08005d44  00007018  2**0
                  CONTENTS
  4 .ARM          00000008  08005d44  08005d44  00006d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d4c  08005d4c  00007018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d4c  08005d4c  00006d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d50  08005d50  00006d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08005d54  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000077c  20000018  08005d6c  00007018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000794  08005d6c  00007794  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ee0  00000000  00000000  00007048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029bb  00000000  00000000  00017f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed8  00000000  00000000  0001a8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7e  00000000  00000000  0001b7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ea3  00000000  00000000  0001c33e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013394  00000000  00000000  0003f1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2ead  00000000  00000000  00052575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125422  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ebc  00000000  00000000  00125468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00129324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000018 	.word	0x20000018
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800593c 	.word	0x0800593c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000001c 	.word	0x2000001c
 8000200:	0800593c 	.word	0x0800593c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac1;

/* DAC init function */
void MX_DAC_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80004fa:	463b      	mov	r3, r7
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000502:	4b0f      	ldr	r3, [pc, #60]	@ (8000540 <MX_DAC_Init+0x4c>)
 8000504:	4a0f      	ldr	r2, [pc, #60]	@ (8000544 <MX_DAC_Init+0x50>)
 8000506:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000508:	480d      	ldr	r0, [pc, #52]	@ (8000540 <MX_DAC_Init+0x4c>)
 800050a:	f001 f808 	bl	800151e <HAL_DAC_Init>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000514:	f000 fc3c 	bl	8000d90 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000518:	2304      	movs	r3, #4
 800051a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800051c:	2302      	movs	r3, #2
 800051e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000520:	463b      	mov	r3, r7
 8000522:	2200      	movs	r2, #0
 8000524:	4619      	mov	r1, r3
 8000526:	4806      	ldr	r0, [pc, #24]	@ (8000540 <MX_DAC_Init+0x4c>)
 8000528:	f001 f9c9 	bl	80018be <HAL_DAC_ConfigChannel>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000532:	f000 fc2d 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000034 	.word	0x20000034
 8000544:	40007400 	.word	0x40007400

08000548 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b08a      	sub	sp, #40	@ 0x28
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000550:	f107 0314 	add.w	r3, r7, #20
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	605a      	str	r2, [r3, #4]
 800055a:	609a      	str	r2, [r3, #8]
 800055c:	60da      	str	r2, [r3, #12]
 800055e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a38      	ldr	r2, [pc, #224]	@ (8000648 <HAL_DAC_MspInit+0x100>)
 8000566:	4293      	cmp	r3, r2
 8000568:	d16a      	bne.n	8000640 <HAL_DAC_MspInit+0xf8>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800056a:	2300      	movs	r3, #0
 800056c:	613b      	str	r3, [r7, #16]
 800056e:	4b37      	ldr	r3, [pc, #220]	@ (800064c <HAL_DAC_MspInit+0x104>)
 8000570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000572:	4a36      	ldr	r2, [pc, #216]	@ (800064c <HAL_DAC_MspInit+0x104>)
 8000574:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000578:	6413      	str	r3, [r2, #64]	@ 0x40
 800057a:	4b34      	ldr	r3, [pc, #208]	@ (800064c <HAL_DAC_MspInit+0x104>)
 800057c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800057e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000582:	613b      	str	r3, [r7, #16]
 8000584:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	60fb      	str	r3, [r7, #12]
 800058a:	4b30      	ldr	r3, [pc, #192]	@ (800064c <HAL_DAC_MspInit+0x104>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a2f      	ldr	r2, [pc, #188]	@ (800064c <HAL_DAC_MspInit+0x104>)
 8000590:	f043 0301 	orr.w	r3, r3, #1
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
 8000596:	4b2d      	ldr	r3, [pc, #180]	@ (800064c <HAL_DAC_MspInit+0x104>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0301 	and.w	r3, r3, #1
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80005a2:	2310      	movs	r3, #16
 80005a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a6:	2303      	movs	r3, #3
 80005a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ae:	f107 0314 	add.w	r3, r7, #20
 80005b2:	4619      	mov	r1, r3
 80005b4:	4826      	ldr	r0, [pc, #152]	@ (8000650 <HAL_DAC_MspInit+0x108>)
 80005b6:	f001 fe71 	bl	800229c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80005ba:	4b26      	ldr	r3, [pc, #152]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005bc:	4a26      	ldr	r2, [pc, #152]	@ (8000658 <HAL_DAC_MspInit+0x110>)
 80005be:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80005c0:	4b24      	ldr	r3, [pc, #144]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005c2:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80005c6:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005c8:	4b22      	ldr	r3, [pc, #136]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005ca:	2240      	movs	r2, #64	@ 0x40
 80005cc:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005da:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005e2:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005ea:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80005ec:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005f2:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 80005f4:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80005fa:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80005fc:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 80005fe:	2204      	movs	r2, #4
 8000600:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000602:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 8000604:	2201      	movs	r2, #1
 8000606:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_dac1.Init.MemBurst = DMA_MBURST_SINGLE;
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 800060a:	2200      	movs	r2, #0
 800060c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800060e:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 8000610:	2200      	movs	r2, #0
 8000612:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8000614:	480f      	ldr	r0, [pc, #60]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 8000616:	f001 fa3f 	bl	8001a98 <HAL_DMA_Init>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <HAL_DAC_MspInit+0xdc>
    {
      Error_Handler();
 8000620:	f000 fbb6 	bl	8000d90 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a0b      	ldr	r2, [pc, #44]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	4a0a      	ldr	r2, [pc, #40]	@ (8000654 <HAL_DAC_MspInit+0x10c>)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	2102      	movs	r1, #2
 8000634:	2036      	movs	r0, #54	@ 0x36
 8000636:	f000 ff3c 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800063a:	2036      	movs	r0, #54	@ 0x36
 800063c:	f000 ff55 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000640:	bf00      	nop
 8000642:	3728      	adds	r7, #40	@ 0x28
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40007400 	.word	0x40007400
 800064c:	40023800 	.word	0x40023800
 8000650:	40020000 	.word	0x40020000
 8000654:	20000048 	.word	0x20000048
 8000658:	40026088 	.word	0x40026088

0800065c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <MX_DMA_Init+0x3c>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0b      	ldr	r2, [pc, #44]	@ (8000698 <MX_DMA_Init+0x3c>)
 800066c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <MX_DMA_Init+0x3c>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 800067e:	2200      	movs	r2, #0
 8000680:	2101      	movs	r1, #1
 8000682:	2010      	movs	r0, #16
 8000684:	f000 ff15 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000688:	2010      	movs	r0, #16
 800068a:	f000 ff2e 	bl	80014ea <HAL_NVIC_EnableIRQ>

}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800

0800069c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08a      	sub	sp, #40	@ 0x28
 80006a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]
 80006ae:	60da      	str	r2, [r3, #12]
 80006b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	613b      	str	r3, [r7, #16]
 80006b6:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a23      	ldr	r2, [pc, #140]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006bc:	f043 0304 	orr.w	r3, r3, #4
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0304 	and.w	r3, r3, #4
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	4a1c      	ldr	r2, [pc, #112]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006de:	4b1a      	ldr	r3, [pc, #104]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	4b16      	ldr	r3, [pc, #88]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	4a15      	ldr	r2, [pc, #84]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fa:	4b13      	ldr	r3, [pc, #76]	@ (8000748 <MX_GPIO_Init+0xac>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	4b0f      	ldr	r3, [pc, #60]	@ (8000748 <MX_GPIO_Init+0xac>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	4a0e      	ldr	r2, [pc, #56]	@ (8000748 <MX_GPIO_Init+0xac>)
 8000710:	f043 0302 	orr.w	r3, r3, #2
 8000714:	6313      	str	r3, [r2, #48]	@ 0x30
 8000716:	4b0c      	ldr	r3, [pc, #48]	@ (8000748 <MX_GPIO_Init+0xac>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000722:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000728:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800072c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	2300      	movs	r3, #0
 8000730:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	4619      	mov	r1, r3
 8000738:	4804      	ldr	r0, [pc, #16]	@ (800074c <MX_GPIO_Init+0xb0>)
 800073a:	f001 fdaf 	bl	800229c <HAL_GPIO_Init>

}
 800073e:	bf00      	nop
 8000740:	3728      	adds	r7, #40	@ 0x28
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40020800 	.word	0x40020800

08000750 <GenerateSineTable>:
/* USER CODE BEGIN 0 */


// Initialisation : écrire les valeurs de la fonction sinus de base
void GenerateSineTable(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	ed2d 8b02 	vpush	{d8}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
    for (int i = 0; i < TABLE_SIZE; i++)
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	e036      	b.n	80007ce <GenerateSineTable+0x7e>
    {
        float angle = 2.0f * 3.1415926f * i / TABLE_SIZE;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	ee07 3a90 	vmov	s15, r3
 8000766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800076a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80007ec <GenerateSineTable+0x9c>
 800076e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000772:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <GenerateSineTable+0xa0>)
 8000774:	881b      	ldrh	r3, [r3, #0]
 8000776:	b29b      	uxth	r3, r3
 8000778:	ee07 3a90 	vmov	s15, r3
 800077c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000780:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000784:	edc7 7a00 	vstr	s15, [r7]
        sine_table[i] = (uint16_t)(xx + (xx-1) * sinf(angle));
 8000788:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <GenerateSineTable+0xa4>)
 800078a:	881b      	ldrh	r3, [r3, #0]
 800078c:	ee07 3a90 	vmov	s15, r3
 8000790:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000794:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <GenerateSineTable+0xa4>)
 8000796:	881b      	ldrh	r3, [r3, #0]
 8000798:	3b01      	subs	r3, #1
 800079a:	ee07 3a90 	vmov	s15, r3
 800079e:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 80007a2:	ed97 0a00 	vldr	s0, [r7]
 80007a6:	f004 fb8f 	bl	8004ec8 <sinf>
 80007aa:	eef0 7a40 	vmov.f32	s15, s0
 80007ae:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80007b2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80007b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007ba:	ee17 3a90 	vmov	r3, s15
 80007be:	b299      	uxth	r1, r3
 80007c0:	4a0d      	ldr	r2, [pc, #52]	@ (80007f8 <GenerateSineTable+0xa8>)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < TABLE_SIZE; i++)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3301      	adds	r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <GenerateSineTable+0xa0>)
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	461a      	mov	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4293      	cmp	r3, r2
 80007da:	dbc1      	blt.n	8000760 <GenerateSineTable+0x10>
    }
}
 80007dc:	bf00      	nop
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	ecbd 8b02 	vpop	{d8}
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40c90fda 	.word	0x40c90fda
 80007f0:	20000000 	.word	0x20000000
 80007f4:	20000008 	.word	0x20000008
 80007f8:	200000b4 	.word	0x200000b4

080007fc <UpdateScaledTable>:

// Ajuster le tableau sinus en fonction de l'amplitude d'entrée
void UpdateScaledTable(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
	//   Vider le tableau de mise à l'échelle de l'amplitude du sinus,
	//   initialiser tous les éléments à 0
	memset(sineamp_table, 0, sizeof(sineamp_table));
 8000802:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000806:	2100      	movs	r1, #0
 8000808:	481f      	ldr	r0, [pc, #124]	@ (8000888 <UpdateScaledTable+0x8c>)
 800080a:	f004 fb31 	bl	8004e70 <memset>

	//   Parcourir le tableau sinus original et calculer la mise
	//   à l'échelle de l'amplitude pour chaque élément
    for (int i = 0; i < TABLE_SIZE; i++)
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	e02c      	b.n	800086e <UpdateScaledTable+0x72>
    {
        float centered = sine_table[i] - xx;
 8000814:	4a1d      	ldr	r2, [pc, #116]	@ (800088c <UpdateScaledTable+0x90>)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800081c:	461a      	mov	r2, r3
 800081e:	4b1c      	ldr	r3, [pc, #112]	@ (8000890 <UpdateScaledTable+0x94>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	1ad3      	subs	r3, r2, r3
 8000824:	ee07 3a90 	vmov	s15, r3
 8000828:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800082c:	edc7 7a00 	vstr	s15, [r7]
        centered *= amplitude_scale;
 8000830:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <UpdateScaledTable+0x98>)
 8000832:	edd3 7a00 	vldr	s15, [r3]
 8000836:	ed97 7a00 	vldr	s14, [r7]
 800083a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800083e:	edc7 7a00 	vstr	s15, [r7]
        sineamp_table[i] = (uint16_t)(xx + centered);
 8000842:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <UpdateScaledTable+0x94>)
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	ee07 3a90 	vmov	s15, r3
 800084a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800084e:	edd7 7a00 	vldr	s15, [r7]
 8000852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800085a:	ee17 3a90 	vmov	r3, s15
 800085e:	b299      	uxth	r1, r3
 8000860:	4a09      	ldr	r2, [pc, #36]	@ (8000888 <UpdateScaledTable+0x8c>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < TABLE_SIZE; i++)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	3301      	adds	r3, #1
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <UpdateScaledTable+0x9c>)
 8000870:	881b      	ldrh	r3, [r3, #0]
 8000872:	b29b      	uxth	r3, r3
 8000874:	461a      	mov	r2, r3
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4293      	cmp	r3, r2
 800087a:	dbcb      	blt.n	8000814 <UpdateScaledTable+0x18>
    }
}
 800087c:	bf00      	nop
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200002b4 	.word	0x200002b4
 800088c:	200000b4 	.word	0x200000b4
 8000890:	20000008 	.word	0x20000008
 8000894:	20000004 	.word	0x20000004
 8000898:	20000000 	.word	0x20000000

0800089c <Updatephase>:

// Ajuster le tableau sinus en fonction de le phase d'entrée
void Updatephase()
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
	memset(sinphase_table, 0, sizeof(sinphase_table));
 80008a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008a6:	2100      	movs	r1, #0
 80008a8:	4815      	ldr	r0, [pc, #84]	@ (8000900 <Updatephase+0x64>)
 80008aa:	f004 fae1 	bl	8004e70 <memset>
	//    Parcourir le tableau de mise à l'échelle d'amplitude et
	//    remplir le tableau de phase via le décalage de phase
	for(int i = 0;i < TABLE_SIZE;i++)
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	e018      	b.n	80008e6 <Updatephase+0x4a>
	{
		int index = (i + phase_offset)% TABLE_SIZE;
 80008b4:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <Updatephase+0x68>)
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4413      	add	r3, r2
 80008be:	4a12      	ldr	r2, [pc, #72]	@ (8000908 <Updatephase+0x6c>)
 80008c0:	8812      	ldrh	r2, [r2, #0]
 80008c2:	b292      	uxth	r2, r2
 80008c4:	fb93 f1f2 	sdiv	r1, r3, r2
 80008c8:	fb01 f202 	mul.w	r2, r1, r2
 80008cc:	1a9b      	subs	r3, r3, r2
 80008ce:	603b      	str	r3, [r7, #0]
		sinphase_table[index] = sineamp_table[i];
 80008d0:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <Updatephase+0x70>)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80008d8:	4a09      	ldr	r2, [pc, #36]	@ (8000900 <Updatephase+0x64>)
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0;i < TABLE_SIZE;i++)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3301      	adds	r3, #1
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <Updatephase+0x6c>)
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	461a      	mov	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4293      	cmp	r3, r2
 80008f2:	dbdf      	blt.n	80008b4 <Updatephase+0x18>
	}
}
 80008f4:	bf00      	nop
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200004b4 	.word	0x200004b4
 8000904:	200006b4 	.word	0x200006b4
 8000908:	20000000 	.word	0x20000000
 800090c:	200002b4 	.word	0x200002b4

08000910 <SetAmplitude>:


void SetAmplitude(uint8_t amp)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
    amplitude_scale = (float)amp / 255.0f;;
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	ee07 3a90 	vmov	s15, r3
 8000920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000924:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000940 <SetAmplitude+0x30>
 8000928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800092c:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <SetAmplitude+0x34>)
 800092e:	edc3 7a00 	vstr	s15, [r3]
    UpdateScaledTable();
 8000932:	f7ff ff63 	bl	80007fc <UpdateScaledTable>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	437f0000 	.word	0x437f0000
 8000944:	20000004 	.word	0x20000004

08000948 <Setphase>:

void Setphase(uint16_t phase)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	80fb      	strh	r3, [r7, #6]
	uint16_t phase_midi = phase*TABLE_SIZE/360;
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	4a0a      	ldr	r2, [pc, #40]	@ (8000980 <Setphase+0x38>)
 8000956:	8812      	ldrh	r2, [r2, #0]
 8000958:	b292      	uxth	r2, r2
 800095a:	fb02 f303 	mul.w	r3, r2, r3
 800095e:	4a09      	ldr	r2, [pc, #36]	@ (8000984 <Setphase+0x3c>)
 8000960:	fb82 1203 	smull	r1, r2, r2, r3
 8000964:	441a      	add	r2, r3
 8000966:	1212      	asrs	r2, r2, #8
 8000968:	17db      	asrs	r3, r3, #31
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	81fb      	strh	r3, [r7, #14]
	phase_offset = phase_midi;
 800096e:	4a06      	ldr	r2, [pc, #24]	@ (8000988 <Setphase+0x40>)
 8000970:	89fb      	ldrh	r3, [r7, #14]
 8000972:	8013      	strh	r3, [r2, #0]
	Updatephase();
 8000974:	f7ff ff92 	bl	800089c <Updatephase>
}
 8000978:	bf00      	nop
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000000 	.word	0x20000000
 8000984:	b60b60b7 	.word	0xb60b60b7
 8000988:	200006b4 	.word	0x200006b4

0800098c <SetFrequency>:



void SetFrequency(uint8_t freq,uint8_t amp,uint16_t phase)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08c      	sub	sp, #48	@ 0x30
 8000990:	af02      	add	r7, sp, #8
 8000992:	4603      	mov	r3, r0
 8000994:	71fb      	strb	r3, [r7, #7]
 8000996:	460b      	mov	r3, r1
 8000998:	71bb      	strb	r3, [r7, #6]
 800099a:	4613      	mov	r3, r2
 800099c:	80bb      	strh	r3, [r7, #4]
    if (freq == 0) return;
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	f000 8087 	beq.w	8000ab4 <SetFrequency+0x128>

    uint32_t real_freq = freq*1000;  //
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009ac:	fb02 f303 	mul.w	r3, r2, r3
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t timer_clk = 84000000;   // APB1 Timer Clock = 84MHz
 80009b2:	4b42      	ldr	r3, [pc, #264]	@ (8000abc <SetFrequency+0x130>)
 80009b4:	623b      	str	r3, [r7, #32]
    HAL_TIM_Base_Stop(&htim6);
 80009b6:	4842      	ldr	r0, [pc, #264]	@ (8000ac0 <SetFrequency+0x134>)
 80009b8:	f002 fca4 	bl	8003304 <HAL_TIM_Base_Stop>
    HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80009bc:	2100      	movs	r1, #0
 80009be:	4841      	ldr	r0, [pc, #260]	@ (8000ac4 <SetFrequency+0x138>)
 80009c0:	f000 feb2 	bl	8001728 <HAL_DAC_Stop_DMA>

    // Modifier la taille du tableau pour faciliter la sortie
    if (real_freq > 80000)      TABLE_SIZE = 16;    // 80k~100kHz 16
 80009c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c6:	4a40      	ldr	r2, [pc, #256]	@ (8000ac8 <SetFrequency+0x13c>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d903      	bls.n	80009d4 <SetFrequency+0x48>
 80009cc:	4b3f      	ldr	r3, [pc, #252]	@ (8000acc <SetFrequency+0x140>)
 80009ce:	2210      	movs	r2, #16
 80009d0:	801a      	strh	r2, [r3, #0]
 80009d2:	e013      	b.n	80009fc <SetFrequency+0x70>
        else if (real_freq > 32000) TABLE_SIZE = 32;    // 32k~80kHz 32
 80009d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d6:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80009da:	d903      	bls.n	80009e4 <SetFrequency+0x58>
 80009dc:	4b3b      	ldr	r3, [pc, #236]	@ (8000acc <SetFrequency+0x140>)
 80009de:	2220      	movs	r2, #32
 80009e0:	801a      	strh	r2, [r3, #0]
 80009e2:	e00b      	b.n	80009fc <SetFrequency+0x70>
        else if (real_freq > 16000) TABLE_SIZE = 64;    // 16k~32kHz 64
 80009e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e6:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80009ea:	d903      	bls.n	80009f4 <SetFrequency+0x68>
 80009ec:	4b37      	ldr	r3, [pc, #220]	@ (8000acc <SetFrequency+0x140>)
 80009ee:	2240      	movs	r2, #64	@ 0x40
 80009f0:	801a      	strh	r2, [r3, #0]
 80009f2:	e003      	b.n	80009fc <SetFrequency+0x70>
        else                        TABLE_SIZE = 256;   // <16kHz 256
 80009f4:	4b35      	ldr	r3, [pc, #212]	@ (8000acc <SetFrequency+0x140>)
 80009f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009fa:	801a      	strh	r2, [r3, #0]
    GenerateSineTable();
 80009fc:	f7ff fea8 	bl	8000750 <GenerateSineTable>
    SetAmplitude(amp);
 8000a00:	79bb      	ldrb	r3, [r7, #6]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff84 	bl	8000910 <SetAmplitude>
    Setphase(phase);
 8000a08:	88bb      	ldrh	r3, [r7, #4]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff ff9c 	bl	8000948 <Setphase>

    // Calculer la PWM sur TIM2 et la sortie DMA sur TIM6 en modifiant ARR et PSC
    uint32_t psc =0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
    uint32_t arr_base = (timer_clk/real_freq);
 8000a14:	6a3a      	ldr	r2, [r7, #32]
 8000a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1c:	61bb      	str	r3, [r7, #24]
    uint32_t arr_dac = (arr_base/TABLE_SIZE);
 8000a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <SetFrequency+0x140>)
 8000a20:	881b      	ldrh	r3, [r3, #0]
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	461a      	mov	r2, r3
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a2c:	617b      	str	r3, [r7, #20]
    uint32_t final_arr_pwm = (arr_dac*TABLE_SIZE) -1;
 8000a2e:	4b27      	ldr	r3, [pc, #156]	@ (8000acc <SetFrequency+0x140>)
 8000a30:	881b      	ldrh	r3, [r3, #0]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	461a      	mov	r2, r3
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	fb02 f303 	mul.w	r3, r2, r3
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	613b      	str	r3, [r7, #16]
    uint32_t final_arr_dac = arr_dac -1;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	3b01      	subs	r3, #1
 8000a44:	60fb      	str	r3, [r7, #12]
    uint32_t comp = final_arr_pwm/trigger_period;
 8000a46:	4b22      	ldr	r3, [pc, #136]	@ (8000ad0 <SetFrequency+0x144>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]

    //eable le tim
    htim2.Instance->PSC = psc;
 8000a54:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad4 <SetFrequency+0x148>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	69fa      	ldr	r2, [r7, #28]
 8000a5a:	629a      	str	r2, [r3, #40]	@ 0x28
    htim2.Instance->ARR = final_arr_pwm;
 8000a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad4 <SetFrequency+0x148>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	693a      	ldr	r2, [r7, #16]
 8000a62:	62da      	str	r2, [r3, #44]	@ 0x2c
    htim6.Instance->PSC = psc;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <SetFrequency+0x134>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	69fa      	ldr	r2, [r7, #28]
 8000a6a:	629a      	str	r2, [r3, #40]	@ 0x28
    htim6.Instance->ARR = final_arr_dac;
 8000a6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ac0 <SetFrequency+0x134>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	68fa      	ldr	r2, [r7, #12]
 8000a72:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, comp);
 8000a74:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <SetFrequency+0x148>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000a7c:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <SetFrequency+0x148>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2200      	movs	r2, #0
 8000a82:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 8000a84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <SetFrequency+0x134>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2200      	movs	r2, #0
 8000a8a:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)sinphase_table, TABLE_SIZE, DAC_ALIGN_12B_R);
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <SetFrequency+0x140>)
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	461a      	mov	r2, r3
 8000a94:	2300      	movs	r3, #0
 8000a96:	9300      	str	r3, [sp, #0]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad8 <SetFrequency+0x14c>)
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4809      	ldr	r0, [pc, #36]	@ (8000ac4 <SetFrequency+0x138>)
 8000aa0:	f000 fd82 	bl	80015a8 <HAL_DAC_Start_DMA>
    HAL_TIM_Base_Start(&htim6);
 8000aa4:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <SetFrequency+0x134>)
 8000aa6:	f002 fbc5 	bl	8003234 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000aaa:	2100      	movs	r1, #0
 8000aac:	4809      	ldr	r0, [pc, #36]	@ (8000ad4 <SetFrequency+0x148>)
 8000aae:	f002 fc9f 	bl	80033f0 <HAL_TIM_PWM_Start>
 8000ab2:	e000      	b.n	8000ab6 <SetFrequency+0x12a>
    if (freq == 0) return;
 8000ab4:	bf00      	nop

}
 8000ab6:	3728      	adds	r7, #40	@ 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	0501bd00 	.word	0x0501bd00
 8000ac0:	20000700 	.word	0x20000700
 8000ac4:	20000034 	.word	0x20000034
 8000ac8:	00013880 	.word	0x00013880
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20000002 	.word	0x20000002
 8000ad4:	200006b8 	.word	0x200006b8
 8000ad8:	200004b4 	.word	0x200004b4

08000adc <CalcCRC>:



uint8_t CalcCRC(uint8_t *buf)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    uint8_t sum = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	73fb      	strb	r3, [r7, #15]
    sum += buf[1];  // F
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3301      	adds	r3, #1
 8000aec:	781a      	ldrb	r2, [r3, #0]
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	4413      	add	r3, r2
 8000af2:	73fb      	strb	r3, [r7, #15]
    sum += buf[2];  // A
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	3302      	adds	r3, #2
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	4413      	add	r3, r2
 8000afe:	73fb      	strb	r3, [r7, #15]
    sum += buf[3];  // P
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3303      	adds	r3, #3
 8000b04:	781a      	ldrb	r2, [r3, #0]
 8000b06:	7bfb      	ldrb	r3, [r7, #15]
 8000b08:	4413      	add	r3, r2
 8000b0a:	73fb      	strb	r3, [r7, #15]
    sum += buf[4];
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3304      	adds	r3, #4
 8000b10:	781a      	ldrb	r2, [r3, #0]
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	4413      	add	r3, r2
 8000b16:	73fb      	strb	r3, [r7, #15]
    return sum & 0xFF;
 8000b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3714      	adds	r7, #20
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <ProcessFrame>:

void ProcessFrame(uint8_t *buf)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b084      	sub	sp, #16
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
    if (buf[0] != 0xAA)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2baa      	cmp	r3, #170	@ 0xaa
 8000b34:	d123      	bne.n	8000b7e <ProcessFrame+0x58>
        return;

    uint8_t freq  = buf[1];
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	785b      	ldrb	r3, [r3, #1]
 8000b3a:	73fb      	strb	r3, [r7, #15]
    uint8_t amp   = buf[2];
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	789b      	ldrb	r3, [r3, #2]
 8000b40:	73bb      	strb	r3, [r7, #14]
    uint16_t phase = buf[3] + (buf[4] << 8);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	3303      	adds	r3, #3
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	021b      	lsls	r3, r3, #8
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	4413      	add	r3, r2
 8000b56:	81bb      	strh	r3, [r7, #12]
    uint8_t crc   = buf[5];
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	795b      	ldrb	r3, [r3, #5]
 8000b5c:	72fb      	strb	r3, [r7, #11]

    uint8_t calc = CalcCRC(buf);
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f7ff ffbc 	bl	8000adc <CalcCRC>
 8000b64:	4603      	mov	r3, r0
 8000b66:	72bb      	strb	r3, [r7, #10]
    if (calc != crc){
 8000b68:	7aba      	ldrb	r2, [r7, #10]
 8000b6a:	7afb      	ldrb	r3, [r7, #11]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d108      	bne.n	8000b82 <ProcessFrame+0x5c>
        return;}

    SetFrequency(freq,amp,phase);
 8000b70:	89ba      	ldrh	r2, [r7, #12]
 8000b72:	7bb9      	ldrb	r1, [r7, #14]
 8000b74:	7bfb      	ldrb	r3, [r7, #15]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff ff08 	bl	800098c <SetFrequency>
 8000b7c:	e002      	b.n	8000b84 <ProcessFrame+0x5e>
        return;
 8000b7e:	bf00      	nop
 8000b80:	e000      	b.n	8000b84 <ProcessFrame+0x5e>
        return;}
 8000b82:	bf00      	nop


}
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
	...

08000b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b92:	f000 fb41 	bl	8001218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b96:	f000 f83f 	bl	8000c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9a:	f7ff fd7f 	bl	800069c <MX_GPIO_Init>
  MX_DMA_Init();
 8000b9e:	f7ff fd5d 	bl	800065c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ba2:	f000 fa95 	bl	80010d0 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8000ba6:	f7ff fca5 	bl	80004f4 <MX_DAC_Init>
  MX_TIM6_Init();
 8000baa:	f000 f9db 	bl	8000f64 <MX_TIM6_Init>
  MX_TIM2_Init();
 8000bae:	f000 f981 	bl	8000eb4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4911      	ldr	r1, [pc, #68]	@ (8000bfc <main+0x70>)
 8000bb6:	4812      	ldr	r0, [pc, #72]	@ (8000c00 <main+0x74>)
 8000bb8:	f003 fa22 	bl	8004000 <HAL_UART_Receive_IT>
	GenerateSineTable();
 8000bbc:	f7ff fdc8 	bl	8000750 <GenerateSineTable>
	UpdateScaledTable();
 8000bc0:	f7ff fe1c 	bl	80007fc <UpdateScaledTable>
	HAL_TIM_Base_Start(&htim6);
 8000bc4:	480f      	ldr	r0, [pc, #60]	@ (8000c04 <main+0x78>)
 8000bc6:	f002 fb35 	bl	8003234 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 8000bca:	480f      	ldr	r0, [pc, #60]	@ (8000c08 <main+0x7c>)
 8000bcc:	f002 fb32 	bl	8003234 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	480d      	ldr	r0, [pc, #52]	@ (8000c08 <main+0x7c>)
 8000bd4:	f002 fc0c 	bl	80033f0 <HAL_TIM_PWM_Start>
	HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8000bd8:	2100      	movs	r1, #0
 8000bda:	480c      	ldr	r0, [pc, #48]	@ (8000c0c <main+0x80>)
 8000bdc:	f000 fcc1 	bl	8001562 <HAL_DAC_Stop>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)sinphase_table, TABLE_SIZE, DAC_ALIGN_12B_R);
 8000be0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <main+0x84>)
 8000be2:	881b      	ldrh	r3, [r3, #0]
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	461a      	mov	r2, r3
 8000be8:	2300      	movs	r3, #0
 8000bea:	9300      	str	r3, [sp, #0]
 8000bec:	4613      	mov	r3, r2
 8000bee:	4a09      	ldr	r2, [pc, #36]	@ (8000c14 <main+0x88>)
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4806      	ldr	r0, [pc, #24]	@ (8000c0c <main+0x80>)
 8000bf4:	f000 fcd8 	bl	80015a8 <HAL_DAC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <main+0x6c>
 8000bfc:	200000a8 	.word	0x200000a8
 8000c00:	20000748 	.word	0x20000748
 8000c04:	20000700 	.word	0x20000700
 8000c08:	200006b8 	.word	0x200006b8
 8000c0c:	20000034 	.word	0x20000034
 8000c10:	20000000 	.word	0x20000000
 8000c14:	200004b4 	.word	0x200004b4

08000c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b094      	sub	sp, #80	@ 0x50
 8000c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c1e:	f107 031c 	add.w	r3, r7, #28
 8000c22:	2234      	movs	r2, #52	@ 0x34
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f004 f922 	bl	8004e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2c:	f107 0308 	add.w	r3, r7, #8
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	4b2a      	ldr	r3, [pc, #168]	@ (8000cec <SystemClock_Config+0xd4>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c44:	4a29      	ldr	r2, [pc, #164]	@ (8000cec <SystemClock_Config+0xd4>)
 8000c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4c:	4b27      	ldr	r3, [pc, #156]	@ (8000cec <SystemClock_Config+0xd4>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c54:	607b      	str	r3, [r7, #4]
 8000c56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c58:	2300      	movs	r3, #0
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	4b24      	ldr	r3, [pc, #144]	@ (8000cf0 <SystemClock_Config+0xd8>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c64:	4a22      	ldr	r2, [pc, #136]	@ (8000cf0 <SystemClock_Config+0xd8>)
 8000c66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c6a:	6013      	str	r3, [r2, #0]
 8000c6c:	4b20      	ldr	r3, [pc, #128]	@ (8000cf0 <SystemClock_Config+0xd8>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c74:	603b      	str	r3, [r7, #0]
 8000c76:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c80:	2310      	movs	r3, #16
 8000c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c84:	2302      	movs	r3, #2
 8000c86:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c8c:	2310      	movs	r3, #16
 8000c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c90:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c94:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c96:	2304      	movs	r3, #4
 8000c98:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca2:	f107 031c 	add.w	r3, r7, #28
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 ffd6 	bl	8002c58 <HAL_RCC_OscConfig>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000cb2:	f000 f86d 	bl	8000d90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ccc:	f107 0308 	add.w	r3, r7, #8
 8000cd0:	2102      	movs	r1, #2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f001 fc76 	bl	80025c4 <HAL_RCC_ClockConfig>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000cde:	f000 f857 	bl	8000d90 <Error_Handler>
  }
}
 8000ce2:	bf00      	nop
 8000ce4:	3750      	adds	r7, #80	@ 0x50
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40007000 	.word	0x40007000

08000cf4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	    if (huart->Instance == USART2)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a1d      	ldr	r2, [pc, #116]	@ (8000d78 <HAL_UART_RxCpltCallback+0x84>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d133      	bne.n	8000d6e <HAL_UART_RxCpltCallback+0x7a>
	    {
	        uint8_t b = rx_byte;
 8000d06:	4b1d      	ldr	r3, [pc, #116]	@ (8000d7c <HAL_UART_RxCpltCallback+0x88>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	73fb      	strb	r3, [r7, #15]

	        if (!receiving)
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <HAL_UART_RxCpltCallback+0x8c>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d113      	bne.n	8000d3c <HAL_UART_RxCpltCallback+0x48>
	        {
	            if (b == 0xAA)
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	2baa      	cmp	r3, #170	@ 0xaa
 8000d18:	d124      	bne.n	8000d64 <HAL_UART_RxCpltCallback+0x70>
	            {
	                receiving = 1;
 8000d1a:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <HAL_UART_RxCpltCallback+0x8c>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	701a      	strb	r2, [r3, #0]
	                frame_index = 0;
 8000d20:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <HAL_UART_RxCpltCallback+0x90>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
	                frame_buf[frame_index++] = b;
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <HAL_UART_RxCpltCallback+0x90>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	1c5a      	adds	r2, r3, #1
 8000d2c:	b2d1      	uxtb	r1, r2
 8000d2e:	4a15      	ldr	r2, [pc, #84]	@ (8000d84 <HAL_UART_RxCpltCallback+0x90>)
 8000d30:	7011      	strb	r1, [r2, #0]
 8000d32:	4619      	mov	r1, r3
 8000d34:	4a14      	ldr	r2, [pc, #80]	@ (8000d88 <HAL_UART_RxCpltCallback+0x94>)
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	5453      	strb	r3, [r2, r1]
 8000d3a:	e013      	b.n	8000d64 <HAL_UART_RxCpltCallback+0x70>
	            }
	        }
	        else
	        {
	            frame_buf[frame_index++] = b;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <HAL_UART_RxCpltCallback+0x90>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	1c5a      	adds	r2, r3, #1
 8000d42:	b2d1      	uxtb	r1, r2
 8000d44:	4a0f      	ldr	r2, [pc, #60]	@ (8000d84 <HAL_UART_RxCpltCallback+0x90>)
 8000d46:	7011      	strb	r1, [r2, #0]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d88 <HAL_UART_RxCpltCallback+0x94>)
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	5453      	strb	r3, [r2, r1]
	            if (frame_index >= 6)
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <HAL_UART_RxCpltCallback+0x90>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b05      	cmp	r3, #5
 8000d56:	d905      	bls.n	8000d64 <HAL_UART_RxCpltCallback+0x70>
	            {
	                receiving = 0;
 8000d58:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <HAL_UART_RxCpltCallback+0x8c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]

	                ProcessFrame(frame_buf);
 8000d5e:	480a      	ldr	r0, [pc, #40]	@ (8000d88 <HAL_UART_RxCpltCallback+0x94>)
 8000d60:	f7ff fee1 	bl	8000b26 <ProcessFrame>
	            }
	        }

	        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000d64:	2201      	movs	r2, #1
 8000d66:	4905      	ldr	r1, [pc, #20]	@ (8000d7c <HAL_UART_RxCpltCallback+0x88>)
 8000d68:	4808      	ldr	r0, [pc, #32]	@ (8000d8c <HAL_UART_RxCpltCallback+0x98>)
 8000d6a:	f003 f949 	bl	8004000 <HAL_UART_Receive_IT>
	    }
	}
 8000d6e:	bf00      	nop
 8000d70:	3710      	adds	r7, #16
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40004400 	.word	0x40004400
 8000d7c:	200000a8 	.word	0x200000a8
 8000d80:	200000b3 	.word	0x200000b3
 8000d84:	200000b2 	.word	0x200000b2
 8000d88:	200000ac 	.word	0x200000ac
 8000d8c:	20000748 	.word	0x20000748

08000d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d94:	b672      	cpsid	i
}
 8000d96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <Error_Handler+0x8>

08000d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]
 8000da6:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000daa:	4a0f      	ldr	r2, [pc, #60]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000db2:	4b0d      	ldr	r3, [pc, #52]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	603b      	str	r3, [r7, #0]
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc6:	4a08      	ldr	r2, [pc, #32]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	603b      	str	r3, [r7, #0]
 8000dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40023800 	.word	0x40023800

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <NMI_Handler+0x4>

08000df4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <HardFault_Handler+0x4>

08000dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <MemManage_Handler+0x4>

08000e04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <BusFault_Handler+0x4>

08000e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <UsageFault_Handler+0x4>

08000e14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e42:	f000 fa3b 	bl	80012bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8000e50:	4802      	ldr	r0, [pc, #8]	@ (8000e5c <DMA1_Stream5_IRQHandler+0x10>)
 8000e52:	f000 ffb9 	bl	8001dc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000048 	.word	0x20000048

08000e60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e64:	4802      	ldr	r0, [pc, #8]	@ (8000e70 <USART2_IRQHandler+0x10>)
 8000e66:	f003 f8f1 	bl	800404c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000748 	.word	0x20000748

08000e74 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8000e78:	4803      	ldr	r0, [pc, #12]	@ (8000e88 <TIM6_DAC_IRQHandler+0x14>)
 8000e7a:	f000 fca2 	bl	80017c2 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8000e7e:	4803      	ldr	r0, [pc, #12]	@ (8000e8c <TIM6_DAC_IRQHandler+0x18>)
 8000e80:	f002 fb7e 	bl	8003580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000034 	.word	0x20000034
 8000e8c:	20000700 	.word	0x20000700

08000e90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e94:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <SystemInit+0x20>)
 8000e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e9a:	4a05      	ldr	r2, [pc, #20]	@ (8000eb0 <SystemInit+0x20>)
 8000e9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ea0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	@ 0x28
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eba:	f107 0320 	add.w	r3, r7, #32
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
 8000ed0:	611a      	str	r2, [r3, #16]
 8000ed2:	615a      	str	r2, [r3, #20]
 8000ed4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ed6:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000ed8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000edc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8000ede:	4b20      	ldr	r3, [pc, #128]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000ee0:	2253      	movs	r2, #83	@ 0x53
 8000ee2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000eea:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000eec:	2263      	movs	r2, #99	@ 0x63
 8000eee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000efc:	4818      	ldr	r0, [pc, #96]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000efe:	f002 fa28 	bl	8003352 <HAL_TIM_PWM_Init>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000f08:	f7ff ff42 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f14:	f107 0320 	add.w	r3, r7, #32
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4811      	ldr	r0, [pc, #68]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000f1c:	f002 ff90 	bl	8003e40 <HAL_TIMEx_MasterConfigSynchronization>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8000f26:	f7ff ff33 	bl	8000d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f2a:	2360      	movs	r3, #96	@ 0x60
 8000f2c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 20;
 8000f2e:	2314      	movs	r3, #20
 8000f30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000f36:	2304      	movs	r3, #4
 8000f38:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4807      	ldr	r0, [pc, #28]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000f42:	f002 fc0d 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000f4c:	f7ff ff20 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f50:	4803      	ldr	r0, [pc, #12]	@ (8000f60 <MX_TIM2_Init+0xac>)
 8000f52:	f000 f885 	bl	8001060 <HAL_TIM_MspPostInit>

}
 8000f56:	bf00      	nop
 8000f58:	3728      	adds	r7, #40	@ 0x28
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200006b8 	.word	0x200006b8

08000f64 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000f74:	4a15      	ldr	r2, [pc, #84]	@ (8000fcc <MX_TIM6_Init+0x68>)
 8000f76:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000f78:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000f84:	4b10      	ldr	r3, [pc, #64]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000f86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f8a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000f92:	480d      	ldr	r0, [pc, #52]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000f94:	f002 f8fe 	bl	8003194 <HAL_TIM_Base_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000f9e:	f7ff fef7 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fa2:	2320      	movs	r3, #32
 8000fa4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000faa:	463b      	mov	r3, r7
 8000fac:	4619      	mov	r1, r3
 8000fae:	4806      	ldr	r0, [pc, #24]	@ (8000fc8 <MX_TIM6_Init+0x64>)
 8000fb0:	f002 ff46 	bl	8003e40 <HAL_TIMEx_MasterConfigSynchronization>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000fba:	f7ff fee9 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000700 	.word	0x20000700
 8000fcc:	40001000 	.word	0x40001000

08000fd0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fe0:	d10d      	bne.n	8000ffe <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	4b09      	ldr	r3, [pc, #36]	@ (800100c <HAL_TIM_PWM_MspInit+0x3c>)
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fea:	4a08      	ldr	r2, [pc, #32]	@ (800100c <HAL_TIM_PWM_MspInit+0x3c>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_TIM_PWM_MspInit+0x3c>)
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800

08001010 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0e      	ldr	r2, [pc, #56]	@ (8001058 <HAL_TIM_Base_MspInit+0x48>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d115      	bne.n	800104e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <HAL_TIM_Base_MspInit+0x4c>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102a:	4a0c      	ldr	r2, [pc, #48]	@ (800105c <HAL_TIM_Base_MspInit+0x4c>)
 800102c:	f043 0310 	orr.w	r3, r3, #16
 8001030:	6413      	str	r3, [r2, #64]	@ 0x40
 8001032:	4b0a      	ldr	r3, [pc, #40]	@ (800105c <HAL_TIM_Base_MspInit+0x4c>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001036:	f003 0310 	and.w	r3, r3, #16
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 800103e:	2200      	movs	r2, #0
 8001040:	2102      	movs	r1, #2
 8001042:	2036      	movs	r0, #54	@ 0x36
 8001044:	f000 fa35 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001048:	2036      	movs	r0, #54	@ 0x36
 800104a:	f000 fa4e 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40001000 	.word	0x40001000
 800105c:	40023800 	.word	0x40023800

08001060 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001080:	d11d      	bne.n	80010be <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <HAL_TIM_MspPostInit+0x68>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a0f      	ldr	r2, [pc, #60]	@ (80010c8 <HAL_TIM_MspPostInit+0x68>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b0d      	ldr	r3, [pc, #52]	@ (80010c8 <HAL_TIM_MspPostInit+0x68>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800109e:	2320      	movs	r3, #32
 80010a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010ae:	2301      	movs	r3, #1
 80010b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	4619      	mov	r1, r3
 80010b8:	4804      	ldr	r0, [pc, #16]	@ (80010cc <HAL_TIM_MspPostInit+0x6c>)
 80010ba:	f001 f8ef 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40020000 	.word	0x40020000

080010d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010d4:	4b11      	ldr	r3, [pc, #68]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010d6:	4a12      	ldr	r2, [pc, #72]	@ (8001120 <MX_USART2_UART_Init+0x50>)
 80010d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010da:	4b10      	ldr	r3, [pc, #64]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ee:	4b0b      	ldr	r3, [pc, #44]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010f4:	4b09      	ldr	r3, [pc, #36]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010f6:	220c      	movs	r2, #12
 80010f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010fa:	4b08      	ldr	r3, [pc, #32]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 8001102:	2200      	movs	r2, #0
 8001104:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001106:	4805      	ldr	r0, [pc, #20]	@ (800111c <MX_USART2_UART_Init+0x4c>)
 8001108:	f002 ff2a 	bl	8003f60 <HAL_UART_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001112:	f7ff fe3d 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000748 	.word	0x20000748
 8001120:	40004400 	.word	0x40004400

08001124 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	@ 0x28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a1d      	ldr	r2, [pc, #116]	@ (80011b8 <HAL_UART_MspInit+0x94>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d133      	bne.n	80011ae <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	4b1c      	ldr	r3, [pc, #112]	@ (80011bc <HAL_UART_MspInit+0x98>)
 800114c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114e:	4a1b      	ldr	r2, [pc, #108]	@ (80011bc <HAL_UART_MspInit+0x98>)
 8001150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001154:	6413      	str	r3, [r2, #64]	@ 0x40
 8001156:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <HAL_UART_MspInit+0x98>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <HAL_UART_MspInit+0x98>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a14      	ldr	r2, [pc, #80]	@ (80011bc <HAL_UART_MspInit+0x98>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <HAL_UART_MspInit+0x98>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800117e:	230c      	movs	r3, #12
 8001180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001182:	2302      	movs	r3, #2
 8001184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118a:	2303      	movs	r3, #3
 800118c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800118e:	2307      	movs	r3, #7
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	4809      	ldr	r0, [pc, #36]	@ (80011c0 <HAL_UART_MspInit+0x9c>)
 800119a:	f001 f87f 	bl	800229c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2100      	movs	r1, #0
 80011a2:	2026      	movs	r0, #38	@ 0x26
 80011a4:	f000 f985 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011a8:	2026      	movs	r0, #38	@ 0x26
 80011aa:	f000 f99e 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011ae:	bf00      	nop
 80011b0:	3728      	adds	r7, #40	@ 0x28
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40004400 	.word	0x40004400
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40020000 	.word	0x40020000

080011c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011c8:	f7ff fe62 	bl	8000e90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011cc:	480c      	ldr	r0, [pc, #48]	@ (8001200 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ce:	490d      	ldr	r1, [pc, #52]	@ (8001204 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001208 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d4:	e002      	b.n	80011dc <LoopCopyDataInit>

080011d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011da:	3304      	adds	r3, #4

080011dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e0:	d3f9      	bcc.n	80011d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e2:	4a0a      	ldr	r2, [pc, #40]	@ (800120c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001210 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e8:	e001      	b.n	80011ee <LoopFillZerobss>

080011ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ec:	3204      	adds	r2, #4

080011ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f0:	d3fb      	bcc.n	80011ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011f2:	f003 fe45 	bl	8004e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011f6:	f7ff fcc9 	bl	8000b8c <main>
  bx  lr    
 80011fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001204:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001208:	08005d54 	.word	0x08005d54
  ldr r2, =_sbss
 800120c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001210:	20000794 	.word	0x20000794

08001214 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001214:	e7fe      	b.n	8001214 <ADC_IRQHandler>
	...

08001218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_Init+0x40>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a0d      	ldr	r2, [pc, #52]	@ (8001258 <HAL_Init+0x40>)
 8001222:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001226:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001228:	4b0b      	ldr	r3, [pc, #44]	@ (8001258 <HAL_Init+0x40>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a0a      	ldr	r2, [pc, #40]	@ (8001258 <HAL_Init+0x40>)
 800122e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001232:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <HAL_Init+0x40>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a07      	ldr	r2, [pc, #28]	@ (8001258 <HAL_Init+0x40>)
 800123a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800123e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001240:	2003      	movs	r0, #3
 8001242:	f000 f92b 	bl	800149c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001246:	2000      	movs	r0, #0
 8001248:	f000 f808 	bl	800125c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800124c:	f7ff fda6 	bl	8000d9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40023c00 	.word	0x40023c00

0800125c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001264:	4b12      	ldr	r3, [pc, #72]	@ (80012b0 <HAL_InitTick+0x54>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <HAL_InitTick+0x58>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001272:	fbb3 f3f1 	udiv	r3, r3, r1
 8001276:	fbb2 f3f3 	udiv	r3, r2, r3
 800127a:	4618      	mov	r0, r3
 800127c:	f000 f943 	bl	8001506 <HAL_SYSTICK_Config>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e00e      	b.n	80012a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b0f      	cmp	r3, #15
 800128e:	d80a      	bhi.n	80012a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001290:	2200      	movs	r2, #0
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	f04f 30ff 	mov.w	r0, #4294967295
 8001298:	f000 f90b 	bl	80014b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800129c:	4a06      	ldr	r2, [pc, #24]	@ (80012b8 <HAL_InitTick+0x5c>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e000      	b.n	80012a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	2000000c 	.word	0x2000000c
 80012b4:	20000014 	.word	0x20000014
 80012b8:	20000010 	.word	0x20000010

080012bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c0:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_IncTick+0x20>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_IncTick+0x24>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4413      	add	r3, r2
 80012cc:	4a04      	ldr	r2, [pc, #16]	@ (80012e0 <HAL_IncTick+0x24>)
 80012ce:	6013      	str	r3, [r2, #0]
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	20000014 	.word	0x20000014
 80012e0:	20000790 	.word	0x20000790

080012e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return uwTick;
 80012e8:	4b03      	ldr	r3, [pc, #12]	@ (80012f8 <HAL_GetTick+0x14>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000790 	.word	0x20000790

080012fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800130c:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001318:	4013      	ands	r3, r2
 800131a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001324:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132e:	4a04      	ldr	r2, [pc, #16]	@ (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	60d3      	str	r3, [r2, #12]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001348:	4b04      	ldr	r3, [pc, #16]	@ (800135c <__NVIC_GetPriorityGrouping+0x18>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	0a1b      	lsrs	r3, r3, #8
 800134e:	f003 0307 	and.w	r3, r3, #7
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136e:	2b00      	cmp	r3, #0
 8001370:	db0b      	blt.n	800138a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f003 021f 	and.w	r2, r3, #31
 8001378:	4907      	ldr	r1, [pc, #28]	@ (8001398 <__NVIC_EnableIRQ+0x38>)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	095b      	lsrs	r3, r3, #5
 8001380:	2001      	movs	r0, #1
 8001382:	fa00 f202 	lsl.w	r2, r0, r2
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000e100 	.word	0xe000e100

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	db0a      	blt.n	80013c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	490c      	ldr	r1, [pc, #48]	@ (80013e8 <__NVIC_SetPriority+0x4c>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c4:	e00a      	b.n	80013dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4908      	ldr	r1, [pc, #32]	@ (80013ec <__NVIC_SetPriority+0x50>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	3b04      	subs	r3, #4
 80013d4:	0112      	lsls	r2, r2, #4
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	440b      	add	r3, r1
 80013da:	761a      	strb	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b089      	sub	sp, #36	@ 0x24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f1c3 0307 	rsb	r3, r3, #7
 800140a:	2b04      	cmp	r3, #4
 800140c:	bf28      	it	cs
 800140e:	2304      	movcs	r3, #4
 8001410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3304      	adds	r3, #4
 8001416:	2b06      	cmp	r3, #6
 8001418:	d902      	bls.n	8001420 <NVIC_EncodePriority+0x30>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3b03      	subs	r3, #3
 800141e:	e000      	b.n	8001422 <NVIC_EncodePriority+0x32>
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	401a      	ands	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001438:	f04f 31ff 	mov.w	r1, #4294967295
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43d9      	mvns	r1, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	4313      	orrs	r3, r2
         );
}
 800144a:	4618      	mov	r0, r3
 800144c:	3724      	adds	r7, #36	@ 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3b01      	subs	r3, #1
 8001464:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001468:	d301      	bcc.n	800146e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2301      	movs	r3, #1
 800146c:	e00f      	b.n	800148e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <SysTick_Config+0x40>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001476:	210f      	movs	r1, #15
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f7ff ff8e 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001480:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <SysTick_Config+0x40>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001486:	4b04      	ldr	r3, [pc, #16]	@ (8001498 <SysTick_Config+0x40>)
 8001488:	2207      	movs	r2, #7
 800148a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	e000e010 	.word	0xe000e010

0800149c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff29 	bl	80012fc <__NVIC_SetPriorityGrouping>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c4:	f7ff ff3e 	bl	8001344 <__NVIC_GetPriorityGrouping>
 80014c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	6978      	ldr	r0, [r7, #20]
 80014d0:	f7ff ff8e 	bl	80013f0 <NVIC_EncodePriority>
 80014d4:	4602      	mov	r2, r0
 80014d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff5d 	bl	800139c <__NVIC_SetPriority>
}
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4603      	mov	r3, r0
 80014f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff31 	bl	8001360 <__NVIC_EnableIRQ>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffa2 	bl	8001458 <SysTick_Config>
 8001514:	4603      	mov	r3, r0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d101      	bne.n	8001530 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e014      	b.n	800155a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	791b      	ldrb	r3, [r3, #4]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	d105      	bne.n	8001546 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff f801 	bl	8000548 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2202      	movs	r2, #2
 800154a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2201      	movs	r2, #1
 8001556:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <HAL_DAC_Stop+0x14>
  {
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e011      	b.n	800159a <HAL_DAC_Stop+0x38>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6819      	ldr	r1, [r3, #0]
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	f003 0310 	and.w	r3, r3, #16
 8001582:	2201      	movs	r2, #1
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43da      	mvns	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	400a      	ands	r2, r1
 8001590:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2201      	movs	r2, #1
 8001596:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
 80015b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d101      	bne.n	80015c0 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e0a2      	b.n	8001706 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	795b      	ldrb	r3, [r3, #5]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d101      	bne.n	80015cc <HAL_DAC_Start_DMA+0x24>
 80015c8:	2302      	movs	r3, #2
 80015ca:	e09c      	b.n	8001706 <HAL_DAC_Start_DMA+0x15e>
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2201      	movs	r2, #1
 80015d0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	2202      	movs	r2, #2
 80015d6:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d129      	bne.n	8001632 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	4a4b      	ldr	r2, [pc, #300]	@ (8001710 <HAL_DAC_Start_DMA+0x168>)
 80015e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001714 <HAL_DAC_Start_DMA+0x16c>)
 80015ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	4a49      	ldr	r2, [pc, #292]	@ (8001718 <HAL_DAC_Start_DMA+0x170>)
 80015f4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001604:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001606:	6a3b      	ldr	r3, [r7, #32]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d003      	beq.n	8001614 <HAL_DAC_Start_DMA+0x6c>
 800160c:	6a3b      	ldr	r3, [r7, #32]
 800160e:	2b04      	cmp	r3, #4
 8001610:	d005      	beq.n	800161e <HAL_DAC_Start_DMA+0x76>
 8001612:	e009      	b.n	8001628 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	3308      	adds	r3, #8
 800161a:	613b      	str	r3, [r7, #16]
        break;
 800161c:	e033      	b.n	8001686 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	330c      	adds	r3, #12
 8001624:	613b      	str	r3, [r7, #16]
        break;
 8001626:	e02e      	b.n	8001686 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3310      	adds	r3, #16
 800162e:	613b      	str	r3, [r7, #16]
        break;
 8001630:	e029      	b.n	8001686 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	4a39      	ldr	r2, [pc, #228]	@ (800171c <HAL_DAC_Start_DMA+0x174>)
 8001638:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	4a38      	ldr	r2, [pc, #224]	@ (8001720 <HAL_DAC_Start_DMA+0x178>)
 8001640:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	4a37      	ldr	r2, [pc, #220]	@ (8001724 <HAL_DAC_Start_DMA+0x17c>)
 8001648:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001658:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800165a:	6a3b      	ldr	r3, [r7, #32]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_DAC_Start_DMA+0xc0>
 8001660:	6a3b      	ldr	r3, [r7, #32]
 8001662:	2b04      	cmp	r3, #4
 8001664:	d005      	beq.n	8001672 <HAL_DAC_Start_DMA+0xca>
 8001666:	e009      	b.n	800167c <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	3314      	adds	r3, #20
 800166e:	613b      	str	r3, [r7, #16]
        break;
 8001670:	e009      	b.n	8001686 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	3318      	adds	r3, #24
 8001678:	613b      	str	r3, [r7, #16]
        break;
 800167a:	e004      	b.n	8001686 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	331c      	adds	r3, #28
 8001682:	613b      	str	r3, [r7, #16]
        break;
 8001684:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d111      	bne.n	80016b0 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800169a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6898      	ldr	r0, [r3, #8]
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	f000 faa5 	bl	8001bf4 <HAL_DMA_Start_IT>
 80016aa:	4603      	mov	r3, r0
 80016ac:	75fb      	strb	r3, [r7, #23]
 80016ae:	e010      	b.n	80016d2 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80016be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	68d8      	ldr	r0, [r3, #12]
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	f000 fa93 	bl	8001bf4 <HAL_DMA_Start_IT>
 80016ce:	4603      	mov	r3, r0
 80016d0:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80016d8:	7dfb      	ldrb	r3, [r7, #23]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10c      	bne.n	80016f8 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6819      	ldr	r1, [r3, #0]
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	f003 0310 	and.w	r3, r3, #16
 80016ea:	2201      	movs	r2, #1
 80016ec:	409a      	lsls	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	430a      	orrs	r2, r1
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	e005      	b.n	8001704 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	f043 0204 	orr.w	r2, r3, #4
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001704:	7dfb      	ldrb	r3, [r7, #23]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3718      	adds	r7, #24
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	08001971 	.word	0x08001971
 8001714:	08001993 	.word	0x08001993
 8001718:	080019af 	.word	0x080019af
 800171c:	08001a2d 	.word	0x08001a2d
 8001720:	08001a4f 	.word	0x08001a4f
 8001724:	08001a6b 	.word	0x08001a6b

08001728 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d101      	bne.n	800173c <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e03e      	b.n	80017ba <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6819      	ldr	r1, [r3, #0]
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	f003 0310 	and.w	r3, r3, #16
 8001748:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43da      	mvns	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	400a      	ands	r2, r1
 8001758:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	6819      	ldr	r1, [r3, #0]
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	2201      	movs	r2, #1
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43da      	mvns	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	400a      	ands	r2, r1
 8001774:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d10d      	bne.n	8001798 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	4618      	mov	r0, r3
 8001782:	f000 fa8f 	bl	8001ca4 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	e00c      	b.n	80017b2 <HAL_DAC_Stop_DMA+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	4618      	mov	r0, r3
 800179e:	f000 fa81 	bl	8001ca4 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 80017b0:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2201      	movs	r2, #1
 80017b6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b084      	sub	sp, #16
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d8:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d01d      	beq.n	8001820 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d018      	beq.n	8001820 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2204      	movs	r2, #4
 80017f2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	f043 0201 	orr.w	r2, r3, #1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001808:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001818:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 f845 	bl	80018aa <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d01d      	beq.n	8001866 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d018      	beq.n	8001866 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2204      	movs	r2, #4
 8001838:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	f043 0202 	orr.w	r2, r3, #2
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800184e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800185e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f000 f8d9 	bl	8001a18 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8001866:	bf00      	nop
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80018be:	b480      	push	{r7}
 80018c0:	b089      	sub	sp, #36	@ 0x24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d002      	beq.n	80018da <HAL_DAC_ConfigChannel+0x1c>
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e042      	b.n	8001964 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	795b      	ldrb	r3, [r3, #5]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d101      	bne.n	80018ea <HAL_DAC_ConfigChannel+0x2c>
 80018e6:	2302      	movs	r3, #2
 80018e8:	e03c      	b.n	8001964 <HAL_DAC_ConfigChannel+0xa6>
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2201      	movs	r2, #1
 80018ee:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2202      	movs	r2, #2
 80018f4:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f003 0310 	and.w	r3, r3, #16
 8001904:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800190c:	43db      	mvns	r3, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4013      	ands	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	4313      	orrs	r3, r2
 800191e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f003 0310 	and.w	r3, r3, #16
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6819      	ldr	r1, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f003 0310 	and.w	r3, r3, #16
 8001946:	22c0      	movs	r2, #192	@ 0xc0
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43da      	mvns	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	400a      	ands	r2, r1
 8001954:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2201      	movs	r2, #1
 800195a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2200      	movs	r2, #0
 8001960:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001962:	7ffb      	ldrb	r3, [r7, #31]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3724      	adds	r7, #36	@ 0x24
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800197c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800197e:	68f8      	ldr	r0, [r7, #12]
 8001980:	f7ff ff75 	bl	800186e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2201      	movs	r2, #1
 8001988:	711a      	strb	r2, [r3, #4]
}
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b084      	sub	sp, #16
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800199e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80019a0:	68f8      	ldr	r0, [r7, #12]
 80019a2:	f7ff ff6e 	bl	8001882 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b084      	sub	sp, #16
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ba:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	f043 0204 	orr.w	r2, r3, #4
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f7ff ff64 	bl	8001896 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2201      	movs	r2, #1
 80019d2:	711a      	strb	r2, [r3, #4]
}
 80019d4:	bf00      	nop
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a38:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f7ff ffce 	bl	80019dc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2201      	movs	r2, #1
 8001a44:	711a      	strb	r2, [r3, #4]
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b084      	sub	sp, #16
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a5a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f7ff ffc7 	bl	80019f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001a62:	bf00      	nop
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a76:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	f043 0204 	orr.w	r2, r3, #4
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f7ff ffbd 	bl	8001a04 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	711a      	strb	r2, [r3, #4]
}
 8001a90:	bf00      	nop
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001aa4:	f7ff fc1e 	bl	80012e4 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d101      	bne.n	8001ab4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e099      	b.n	8001be8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 0201 	bic.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ad4:	e00f      	b.n	8001af6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ad6:	f7ff fc05 	bl	80012e4 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b05      	cmp	r3, #5
 8001ae2:	d908      	bls.n	8001af6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2203      	movs	r2, #3
 8001aee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e078      	b.n	8001be8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d1e8      	bne.n	8001ad6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	4b38      	ldr	r3, [pc, #224]	@ (8001bf0 <HAL_DMA_Init+0x158>)
 8001b10:	4013      	ands	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4c:	2b04      	cmp	r3, #4
 8001b4e:	d107      	bne.n	8001b60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	697a      	ldr	r2, [r7, #20]
 8001b66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f023 0307 	bic.w	r3, r3, #7
 8001b76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d117      	bne.n	8001bba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00e      	beq.n	8001bba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 fb01 	bl	80021a4 <DMA_CheckFifoParam>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d008      	beq.n	8001bba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2240      	movs	r2, #64	@ 0x40
 8001bac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e016      	b.n	8001be8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 fab8 	bl	8002138 <DMA_CalcBaseAndBitshift>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd0:	223f      	movs	r2, #63	@ 0x3f
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	f010803f 	.word	0xf010803f

08001bf4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d101      	bne.n	8001c1a <HAL_DMA_Start_IT+0x26>
 8001c16:	2302      	movs	r3, #2
 8001c18:	e040      	b.n	8001c9c <HAL_DMA_Start_IT+0xa8>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d12f      	bne.n	8001c8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2202      	movs	r2, #2
 8001c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f000 fa4a 	bl	80020dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c4c:	223f      	movs	r2, #63	@ 0x3f
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0216 	orr.w	r2, r2, #22
 8001c62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d007      	beq.n	8001c7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f042 0208 	orr.w	r2, r2, #8
 8001c7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 0201 	orr.w	r2, r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	e005      	b.n	8001c9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c96:	2302      	movs	r3, #2
 8001c98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cb2:	f7ff fb17 	bl	80012e4 <HAL_GetTick>
 8001cb6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d008      	beq.n	8001cd6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2280      	movs	r2, #128	@ 0x80
 8001cc8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e052      	b.n	8001d7c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0216 	bic.w	r2, r2, #22
 8001ce4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	695a      	ldr	r2, [r3, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cf4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d103      	bne.n	8001d06 <HAL_DMA_Abort+0x62>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d007      	beq.n	8001d16 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0208 	bic.w	r2, r2, #8
 8001d14:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 0201 	bic.w	r2, r2, #1
 8001d24:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d26:	e013      	b.n	8001d50 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d28:	f7ff fadc 	bl	80012e4 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b05      	cmp	r3, #5
 8001d34:	d90c      	bls.n	8001d50 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2220      	movs	r2, #32
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2203      	movs	r2, #3
 8001d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e015      	b.n	8001d7c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1e4      	bne.n	8001d28 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d62:	223f      	movs	r2, #63	@ 0x3f
 8001d64:	409a      	lsls	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d004      	beq.n	8001da2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2280      	movs	r2, #128	@ 0x80
 8001d9c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e00c      	b.n	8001dbc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2205      	movs	r2, #5
 8001da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 0201 	bic.w	r2, r2, #1
 8001db8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001dd4:	4b8e      	ldr	r3, [pc, #568]	@ (8002010 <HAL_DMA_IRQHandler+0x248>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a8e      	ldr	r2, [pc, #568]	@ (8002014 <HAL_DMA_IRQHandler+0x24c>)
 8001dda:	fba2 2303 	umull	r2, r3, r2, r3
 8001dde:	0a9b      	lsrs	r3, r3, #10
 8001de0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df2:	2208      	movs	r2, #8
 8001df4:	409a      	lsls	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d01a      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d013      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f022 0204 	bic.w	r2, r2, #4
 8001e1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e20:	2208      	movs	r2, #8
 8001e22:	409a      	lsls	r2, r3
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2c:	f043 0201 	orr.w	r2, r3, #1
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e38:	2201      	movs	r2, #1
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d012      	beq.n	8001e6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00b      	beq.n	8001e6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e56:	2201      	movs	r2, #1
 8001e58:	409a      	lsls	r2, r3
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e62:	f043 0202 	orr.w	r2, r3, #2
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6e:	2204      	movs	r2, #4
 8001e70:	409a      	lsls	r2, r3
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4013      	ands	r3, r2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d012      	beq.n	8001ea0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00b      	beq.n	8001ea0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e98:	f043 0204 	orr.w	r2, r3, #4
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea4:	2210      	movs	r2, #16
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d043      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d03c      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec2:	2210      	movs	r2, #16
 8001ec4:	409a      	lsls	r2, r3
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d018      	beq.n	8001f0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d108      	bne.n	8001ef8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d024      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	4798      	blx	r3
 8001ef6:	e01f      	b.n	8001f38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01b      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	4798      	blx	r3
 8001f08:	e016      	b.n	8001f38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d107      	bne.n	8001f28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0208 	bic.w	r2, r2, #8
 8001f26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f3c:	2220      	movs	r2, #32
 8001f3e:	409a      	lsls	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4013      	ands	r3, r2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 808f 	beq.w	8002068 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0310 	and.w	r3, r3, #16
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 8087 	beq.w	8002068 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f5e:	2220      	movs	r2, #32
 8001f60:	409a      	lsls	r2, r3
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b05      	cmp	r3, #5
 8001f70:	d136      	bne.n	8001fe0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0216 	bic.w	r2, r2, #22
 8001f80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	695a      	ldr	r2, [r3, #20]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d103      	bne.n	8001fa2 <HAL_DMA_IRQHandler+0x1da>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d007      	beq.n	8001fb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 0208 	bic.w	r2, r2, #8
 8001fb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fb6:	223f      	movs	r2, #63	@ 0x3f
 8001fb8:	409a      	lsls	r2, r3
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d07e      	beq.n	80020d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	4798      	blx	r3
        }
        return;
 8001fde:	e079      	b.n	80020d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d01d      	beq.n	800202a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10d      	bne.n	8002018 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002000:	2b00      	cmp	r3, #0
 8002002:	d031      	beq.n	8002068 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	4798      	blx	r3
 800200c:	e02c      	b.n	8002068 <HAL_DMA_IRQHandler+0x2a0>
 800200e:	bf00      	nop
 8002010:	2000000c 	.word	0x2000000c
 8002014:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800201c:	2b00      	cmp	r3, #0
 800201e:	d023      	beq.n	8002068 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	4798      	blx	r3
 8002028:	e01e      	b.n	8002068 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10f      	bne.n	8002058 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 0210 	bic.w	r2, r2, #16
 8002046:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800206c:	2b00      	cmp	r3, #0
 800206e:	d032      	beq.n	80020d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	2b00      	cmp	r3, #0
 800207a:	d022      	beq.n	80020c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2205      	movs	r2, #5
 8002080:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0201 	bic.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	3301      	adds	r3, #1
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	429a      	cmp	r2, r3
 800209e:	d307      	bcc.n	80020b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f2      	bne.n	8002094 <HAL_DMA_IRQHandler+0x2cc>
 80020ae:	e000      	b.n	80020b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80020b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d005      	beq.n	80020d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	4798      	blx	r3
 80020d2:	e000      	b.n	80020d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80020d4:	bf00      	nop
    }
  }
}
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	2b40      	cmp	r3, #64	@ 0x40
 8002108:	d108      	bne.n	800211c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800211a:	e007      	b.n	800212c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	60da      	str	r2, [r3, #12]
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	3b10      	subs	r3, #16
 8002148:	4a14      	ldr	r2, [pc, #80]	@ (800219c <DMA_CalcBaseAndBitshift+0x64>)
 800214a:	fba2 2303 	umull	r2, r3, r2, r3
 800214e:	091b      	lsrs	r3, r3, #4
 8002150:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002152:	4a13      	ldr	r2, [pc, #76]	@ (80021a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4413      	add	r3, r2
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	461a      	mov	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2b03      	cmp	r3, #3
 8002164:	d909      	bls.n	800217a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800216e:	f023 0303 	bic.w	r3, r3, #3
 8002172:	1d1a      	adds	r2, r3, #4
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	659a      	str	r2, [r3, #88]	@ 0x58
 8002178:	e007      	b.n	800218a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002182:	f023 0303 	bic.w	r3, r3, #3
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800218e:	4618      	mov	r0, r3
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	aaaaaaab 	.word	0xaaaaaaab
 80021a0:	0800596c 	.word	0x0800596c

080021a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d11f      	bne.n	80021fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	2b03      	cmp	r3, #3
 80021c2:	d856      	bhi.n	8002272 <DMA_CheckFifoParam+0xce>
 80021c4:	a201      	add	r2, pc, #4	@ (adr r2, 80021cc <DMA_CheckFifoParam+0x28>)
 80021c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ca:	bf00      	nop
 80021cc:	080021dd 	.word	0x080021dd
 80021d0:	080021ef 	.word	0x080021ef
 80021d4:	080021dd 	.word	0x080021dd
 80021d8:	08002273 	.word	0x08002273
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d046      	beq.n	8002276 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021ec:	e043      	b.n	8002276 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021f6:	d140      	bne.n	800227a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021fc:	e03d      	b.n	800227a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002206:	d121      	bne.n	800224c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	2b03      	cmp	r3, #3
 800220c:	d837      	bhi.n	800227e <DMA_CheckFifoParam+0xda>
 800220e:	a201      	add	r2, pc, #4	@ (adr r2, 8002214 <DMA_CheckFifoParam+0x70>)
 8002210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002214:	08002225 	.word	0x08002225
 8002218:	0800222b 	.word	0x0800222b
 800221c:	08002225 	.word	0x08002225
 8002220:	0800223d 	.word	0x0800223d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	73fb      	strb	r3, [r7, #15]
      break;
 8002228:	e030      	b.n	800228c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d025      	beq.n	8002282 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800223a:	e022      	b.n	8002282 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002240:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002244:	d11f      	bne.n	8002286 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800224a:	e01c      	b.n	8002286 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b02      	cmp	r3, #2
 8002250:	d903      	bls.n	800225a <DMA_CheckFifoParam+0xb6>
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	2b03      	cmp	r3, #3
 8002256:	d003      	beq.n	8002260 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002258:	e018      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	73fb      	strb	r3, [r7, #15]
      break;
 800225e:	e015      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00e      	beq.n	800228a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
      break;
 8002270:	e00b      	b.n	800228a <DMA_CheckFifoParam+0xe6>
      break;
 8002272:	bf00      	nop
 8002274:	e00a      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      break;
 8002276:	bf00      	nop
 8002278:	e008      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      break;
 800227a:	bf00      	nop
 800227c:	e006      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      break;
 800227e:	bf00      	nop
 8002280:	e004      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      break;
 8002282:	bf00      	nop
 8002284:	e002      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      break;   
 8002286:	bf00      	nop
 8002288:	e000      	b.n	800228c <DMA_CheckFifoParam+0xe8>
      break;
 800228a:	bf00      	nop
    }
  } 
  
  return status; 
 800228c:	7bfb      	ldrb	r3, [r7, #15]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	@ 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e165      	b.n	8002584 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b8:	2201      	movs	r2, #1
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	f040 8154 	bne.w	800257e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d005      	beq.n	80022ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d130      	bne.n	8002350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b03      	cmp	r3, #3
 800235a:	d017      	beq.n	800238c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	2203      	movs	r2, #3
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d123      	bne.n	80023e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	691a      	ldr	r2, [r3, #16]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80ae 	beq.w	800257e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b5d      	ldr	r3, [pc, #372]	@ (800259c <HAL_GPIO_Init+0x300>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242a:	4a5c      	ldr	r2, [pc, #368]	@ (800259c <HAL_GPIO_Init+0x300>)
 800242c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002430:	6453      	str	r3, [r2, #68]	@ 0x44
 8002432:	4b5a      	ldr	r3, [pc, #360]	@ (800259c <HAL_GPIO_Init+0x300>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243e:	4a58      	ldr	r2, [pc, #352]	@ (80025a0 <HAL_GPIO_Init+0x304>)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	3302      	adds	r3, #2
 8002446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	220f      	movs	r2, #15
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4013      	ands	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a4f      	ldr	r2, [pc, #316]	@ (80025a4 <HAL_GPIO_Init+0x308>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d025      	beq.n	80024b6 <HAL_GPIO_Init+0x21a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a4e      	ldr	r2, [pc, #312]	@ (80025a8 <HAL_GPIO_Init+0x30c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d01f      	beq.n	80024b2 <HAL_GPIO_Init+0x216>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a4d      	ldr	r2, [pc, #308]	@ (80025ac <HAL_GPIO_Init+0x310>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d019      	beq.n	80024ae <HAL_GPIO_Init+0x212>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a4c      	ldr	r2, [pc, #304]	@ (80025b0 <HAL_GPIO_Init+0x314>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d013      	beq.n	80024aa <HAL_GPIO_Init+0x20e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4b      	ldr	r2, [pc, #300]	@ (80025b4 <HAL_GPIO_Init+0x318>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d00d      	beq.n	80024a6 <HAL_GPIO_Init+0x20a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4a      	ldr	r2, [pc, #296]	@ (80025b8 <HAL_GPIO_Init+0x31c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d007      	beq.n	80024a2 <HAL_GPIO_Init+0x206>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a49      	ldr	r2, [pc, #292]	@ (80025bc <HAL_GPIO_Init+0x320>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d101      	bne.n	800249e <HAL_GPIO_Init+0x202>
 800249a:	2306      	movs	r3, #6
 800249c:	e00c      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 800249e:	2307      	movs	r3, #7
 80024a0:	e00a      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 80024a2:	2305      	movs	r3, #5
 80024a4:	e008      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 80024a6:	2304      	movs	r3, #4
 80024a8:	e006      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 80024aa:	2303      	movs	r3, #3
 80024ac:	e004      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e002      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <HAL_GPIO_Init+0x21c>
 80024b6:	2300      	movs	r3, #0
 80024b8:	69fa      	ldr	r2, [r7, #28]
 80024ba:	f002 0203 	and.w	r2, r2, #3
 80024be:	0092      	lsls	r2, r2, #2
 80024c0:	4093      	lsls	r3, r2
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024c8:	4935      	ldr	r1, [pc, #212]	@ (80025a0 <HAL_GPIO_Init+0x304>)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	089b      	lsrs	r3, r3, #2
 80024ce:	3302      	adds	r3, #2
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024d6:	4b3a      	ldr	r3, [pc, #232]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	43db      	mvns	r3, r3
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	4013      	ands	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024fa:	4a31      	ldr	r2, [pc, #196]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002500:	4b2f      	ldr	r3, [pc, #188]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	43db      	mvns	r3, r3
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4013      	ands	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	4313      	orrs	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002524:	4a26      	ldr	r2, [pc, #152]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800252a:	4b25      	ldr	r3, [pc, #148]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	43db      	mvns	r3, r3
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	4013      	ands	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800254e:	4a1c      	ldr	r2, [pc, #112]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002554:	4b1a      	ldr	r3, [pc, #104]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	43db      	mvns	r3, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4013      	ands	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d003      	beq.n	8002578 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002578:	4a11      	ldr	r2, [pc, #68]	@ (80025c0 <HAL_GPIO_Init+0x324>)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3301      	adds	r3, #1
 8002582:	61fb      	str	r3, [r7, #28]
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	2b0f      	cmp	r3, #15
 8002588:	f67f ae96 	bls.w	80022b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	3724      	adds	r7, #36	@ 0x24
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	40013800 	.word	0x40013800
 80025a4:	40020000 	.word	0x40020000
 80025a8:	40020400 	.word	0x40020400
 80025ac:	40020800 	.word	0x40020800
 80025b0:	40020c00 	.word	0x40020c00
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40021400 	.word	0x40021400
 80025bc:	40021800 	.word	0x40021800
 80025c0:	40013c00 	.word	0x40013c00

080025c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0cc      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d8:	4b68      	ldr	r3, [pc, #416]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 030f 	and.w	r3, r3, #15
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d90c      	bls.n	8002600 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e6:	4b65      	ldr	r3, [pc, #404]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ee:	4b63      	ldr	r3, [pc, #396]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 030f 	and.w	r3, r3, #15
 80025f6:	683a      	ldr	r2, [r7, #0]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d001      	beq.n	8002600 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e0b8      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d020      	beq.n	800264e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002618:	4b59      	ldr	r3, [pc, #356]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	4a58      	ldr	r2, [pc, #352]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800261e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002622:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002630:	4b53      	ldr	r3, [pc, #332]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4a52      	ldr	r2, [pc, #328]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800263a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800263c:	4b50      	ldr	r3, [pc, #320]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	494d      	ldr	r1, [pc, #308]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800264a:	4313      	orrs	r3, r2
 800264c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b00      	cmp	r3, #0
 8002658:	d044      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d107      	bne.n	8002672 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002662:	4b47      	ldr	r3, [pc, #284]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d119      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e07f      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b02      	cmp	r3, #2
 8002678:	d003      	beq.n	8002682 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800267e:	2b03      	cmp	r3, #3
 8002680:	d107      	bne.n	8002692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002682:	4b3f      	ldr	r3, [pc, #252]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d109      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e06f      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002692:	4b3b      	ldr	r3, [pc, #236]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e067      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a2:	4b37      	ldr	r3, [pc, #220]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f023 0203 	bic.w	r2, r3, #3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	4934      	ldr	r1, [pc, #208]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b4:	f7fe fe16 	bl	80012e4 <HAL_GetTick>
 80026b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026bc:	f7fe fe12 	bl	80012e4 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e04f      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 020c 	and.w	r2, r3, #12
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d1eb      	bne.n	80026bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e4:	4b25      	ldr	r3, [pc, #148]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d20c      	bcs.n	800270c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f2:	4b22      	ldr	r3, [pc, #136]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fa:	4b20      	ldr	r3, [pc, #128]	@ (800277c <HAL_RCC_ClockConfig+0x1b8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	429a      	cmp	r2, r3
 8002706:	d001      	beq.n	800270c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e032      	b.n	8002772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	2b00      	cmp	r3, #0
 8002716:	d008      	beq.n	800272a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4916      	ldr	r1, [pc, #88]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002726:	4313      	orrs	r3, r2
 8002728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d009      	beq.n	800274a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002736:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	490e      	ldr	r1, [pc, #56]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	4313      	orrs	r3, r2
 8002748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800274a:	f000 f855 	bl	80027f8 <HAL_RCC_GetSysClockFreq>
 800274e:	4602      	mov	r2, r0
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <HAL_RCC_ClockConfig+0x1bc>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	091b      	lsrs	r3, r3, #4
 8002756:	f003 030f 	and.w	r3, r3, #15
 800275a:	490a      	ldr	r1, [pc, #40]	@ (8002784 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	5ccb      	ldrb	r3, [r1, r3]
 800275e:	fa22 f303 	lsr.w	r3, r2, r3
 8002762:	4a09      	ldr	r2, [pc, #36]	@ (8002788 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002766:	4b09      	ldr	r3, [pc, #36]	@ (800278c <HAL_RCC_ClockConfig+0x1c8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe fd76 	bl	800125c <HAL_InitTick>

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40023c00 	.word	0x40023c00
 8002780:	40023800 	.word	0x40023800
 8002784:	08005954 	.word	0x08005954
 8002788:	2000000c 	.word	0x2000000c
 800278c:	20000010 	.word	0x20000010

08002790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002794:	4b03      	ldr	r3, [pc, #12]	@ (80027a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002796:	681b      	ldr	r3, [r3, #0]
}
 8002798:	4618      	mov	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	2000000c 	.word	0x2000000c

080027a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027ac:	f7ff fff0 	bl	8002790 <HAL_RCC_GetHCLKFreq>
 80027b0:	4602      	mov	r2, r0
 80027b2:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	0a9b      	lsrs	r3, r3, #10
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	4903      	ldr	r1, [pc, #12]	@ (80027cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027be:	5ccb      	ldrb	r3, [r1, r3]
 80027c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40023800 	.word	0x40023800
 80027cc:	08005964 	.word	0x08005964

080027d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027d4:	f7ff ffdc 	bl	8002790 <HAL_RCC_GetHCLKFreq>
 80027d8:	4602      	mov	r2, r0
 80027da:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	0b5b      	lsrs	r3, r3, #13
 80027e0:	f003 0307 	and.w	r3, r3, #7
 80027e4:	4903      	ldr	r1, [pc, #12]	@ (80027f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e6:	5ccb      	ldrb	r3, [r1, r3]
 80027e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40023800 	.word	0x40023800
 80027f4:	08005964 	.word	0x08005964

080027f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027fc:	b0ae      	sub	sp, #184	@ 0xb8
 80027fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002800:	2300      	movs	r3, #0
 8002802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002806:	2300      	movs	r3, #0
 8002808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800281e:	4bcb      	ldr	r3, [pc, #812]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 030c 	and.w	r3, r3, #12
 8002826:	2b0c      	cmp	r3, #12
 8002828:	f200 8206 	bhi.w	8002c38 <HAL_RCC_GetSysClockFreq+0x440>
 800282c:	a201      	add	r2, pc, #4	@ (adr r2, 8002834 <HAL_RCC_GetSysClockFreq+0x3c>)
 800282e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002832:	bf00      	nop
 8002834:	08002869 	.word	0x08002869
 8002838:	08002c39 	.word	0x08002c39
 800283c:	08002c39 	.word	0x08002c39
 8002840:	08002c39 	.word	0x08002c39
 8002844:	08002871 	.word	0x08002871
 8002848:	08002c39 	.word	0x08002c39
 800284c:	08002c39 	.word	0x08002c39
 8002850:	08002c39 	.word	0x08002c39
 8002854:	08002879 	.word	0x08002879
 8002858:	08002c39 	.word	0x08002c39
 800285c:	08002c39 	.word	0x08002c39
 8002860:	08002c39 	.word	0x08002c39
 8002864:	08002a69 	.word	0x08002a69
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002868:	4bb9      	ldr	r3, [pc, #740]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x358>)
 800286a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800286e:	e1e7      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002870:	4bb8      	ldr	r3, [pc, #736]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002872:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002876:	e1e3      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002878:	4bb4      	ldr	r3, [pc, #720]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002884:	4bb1      	ldr	r3, [pc, #708]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d071      	beq.n	8002974 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002890:	4bae      	ldr	r3, [pc, #696]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	099b      	lsrs	r3, r3, #6
 8002896:	2200      	movs	r2, #0
 8002898:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800289c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80028a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80028ac:	2300      	movs	r3, #0
 80028ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80028b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80028b6:	4622      	mov	r2, r4
 80028b8:	462b      	mov	r3, r5
 80028ba:	f04f 0000 	mov.w	r0, #0
 80028be:	f04f 0100 	mov.w	r1, #0
 80028c2:	0159      	lsls	r1, r3, #5
 80028c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028c8:	0150      	lsls	r0, r2, #5
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4621      	mov	r1, r4
 80028d0:	1a51      	subs	r1, r2, r1
 80028d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80028d4:	4629      	mov	r1, r5
 80028d6:	eb63 0301 	sbc.w	r3, r3, r1
 80028da:	647b      	str	r3, [r7, #68]	@ 0x44
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80028e8:	4649      	mov	r1, r9
 80028ea:	018b      	lsls	r3, r1, #6
 80028ec:	4641      	mov	r1, r8
 80028ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028f2:	4641      	mov	r1, r8
 80028f4:	018a      	lsls	r2, r1, #6
 80028f6:	4641      	mov	r1, r8
 80028f8:	1a51      	subs	r1, r2, r1
 80028fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028fc:	4649      	mov	r1, r9
 80028fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002910:	4649      	mov	r1, r9
 8002912:	00cb      	lsls	r3, r1, #3
 8002914:	4641      	mov	r1, r8
 8002916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800291a:	4641      	mov	r1, r8
 800291c:	00ca      	lsls	r2, r1, #3
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	4603      	mov	r3, r0
 8002924:	4622      	mov	r2, r4
 8002926:	189b      	adds	r3, r3, r2
 8002928:	633b      	str	r3, [r7, #48]	@ 0x30
 800292a:	462b      	mov	r3, r5
 800292c:	460a      	mov	r2, r1
 800292e:	eb42 0303 	adc.w	r3, r2, r3
 8002932:	637b      	str	r3, [r7, #52]	@ 0x34
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	f04f 0300 	mov.w	r3, #0
 800293c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002940:	4629      	mov	r1, r5
 8002942:	024b      	lsls	r3, r1, #9
 8002944:	4621      	mov	r1, r4
 8002946:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800294a:	4621      	mov	r1, r4
 800294c:	024a      	lsls	r2, r1, #9
 800294e:	4610      	mov	r0, r2
 8002950:	4619      	mov	r1, r3
 8002952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002956:	2200      	movs	r2, #0
 8002958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800295c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002960:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002964:	f7fd fc4e 	bl	8000204 <__aeabi_uldivmod>
 8002968:	4602      	mov	r2, r0
 800296a:	460b      	mov	r3, r1
 800296c:	4613      	mov	r3, r2
 800296e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002972:	e067      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002974:	4b75      	ldr	r3, [pc, #468]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	099b      	lsrs	r3, r3, #6
 800297a:	2200      	movs	r2, #0
 800297c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002980:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002984:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800298c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800298e:	2300      	movs	r3, #0
 8002990:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002992:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002996:	4622      	mov	r2, r4
 8002998:	462b      	mov	r3, r5
 800299a:	f04f 0000 	mov.w	r0, #0
 800299e:	f04f 0100 	mov.w	r1, #0
 80029a2:	0159      	lsls	r1, r3, #5
 80029a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029a8:	0150      	lsls	r0, r2, #5
 80029aa:	4602      	mov	r2, r0
 80029ac:	460b      	mov	r3, r1
 80029ae:	4621      	mov	r1, r4
 80029b0:	1a51      	subs	r1, r2, r1
 80029b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80029b4:	4629      	mov	r1, r5
 80029b6:	eb63 0301 	sbc.w	r3, r3, r1
 80029ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80029c8:	4649      	mov	r1, r9
 80029ca:	018b      	lsls	r3, r1, #6
 80029cc:	4641      	mov	r1, r8
 80029ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029d2:	4641      	mov	r1, r8
 80029d4:	018a      	lsls	r2, r1, #6
 80029d6:	4641      	mov	r1, r8
 80029d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80029dc:	4649      	mov	r1, r9
 80029de:	eb63 0b01 	sbc.w	fp, r3, r1
 80029e2:	f04f 0200 	mov.w	r2, #0
 80029e6:	f04f 0300 	mov.w	r3, #0
 80029ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029f6:	4692      	mov	sl, r2
 80029f8:	469b      	mov	fp, r3
 80029fa:	4623      	mov	r3, r4
 80029fc:	eb1a 0303 	adds.w	r3, sl, r3
 8002a00:	623b      	str	r3, [r7, #32]
 8002a02:	462b      	mov	r3, r5
 8002a04:	eb4b 0303 	adc.w	r3, fp, r3
 8002a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	f04f 0300 	mov.w	r3, #0
 8002a12:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002a16:	4629      	mov	r1, r5
 8002a18:	028b      	lsls	r3, r1, #10
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a20:	4621      	mov	r1, r4
 8002a22:	028a      	lsls	r2, r1, #10
 8002a24:	4610      	mov	r0, r2
 8002a26:	4619      	mov	r1, r3
 8002a28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a30:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a32:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002a36:	f7fd fbe5 	bl	8000204 <__aeabi_uldivmod>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	4613      	mov	r3, r2
 8002a40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a44:	4b41      	ldr	r3, [pc, #260]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	0c1b      	lsrs	r3, r3, #16
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	3301      	adds	r3, #1
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002a56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a66:	e0eb      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a68:	4b38      	ldr	r3, [pc, #224]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a74:	4b35      	ldr	r3, [pc, #212]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d06b      	beq.n	8002b58 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a80:	4b32      	ldr	r3, [pc, #200]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	099b      	lsrs	r3, r3, #6
 8002a86:	2200      	movs	r2, #0
 8002a88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a92:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a94:	2300      	movs	r3, #0
 8002a96:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a98:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002a9c:	4622      	mov	r2, r4
 8002a9e:	462b      	mov	r3, r5
 8002aa0:	f04f 0000 	mov.w	r0, #0
 8002aa4:	f04f 0100 	mov.w	r1, #0
 8002aa8:	0159      	lsls	r1, r3, #5
 8002aaa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aae:	0150      	lsls	r0, r2, #5
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	4621      	mov	r1, r4
 8002ab6:	1a51      	subs	r1, r2, r1
 8002ab8:	61b9      	str	r1, [r7, #24]
 8002aba:	4629      	mov	r1, r5
 8002abc:	eb63 0301 	sbc.w	r3, r3, r1
 8002ac0:	61fb      	str	r3, [r7, #28]
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	f04f 0300 	mov.w	r3, #0
 8002aca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002ace:	4659      	mov	r1, fp
 8002ad0:	018b      	lsls	r3, r1, #6
 8002ad2:	4651      	mov	r1, sl
 8002ad4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ad8:	4651      	mov	r1, sl
 8002ada:	018a      	lsls	r2, r1, #6
 8002adc:	4651      	mov	r1, sl
 8002ade:	ebb2 0801 	subs.w	r8, r2, r1
 8002ae2:	4659      	mov	r1, fp
 8002ae4:	eb63 0901 	sbc.w	r9, r3, r1
 8002ae8:	f04f 0200 	mov.w	r2, #0
 8002aec:	f04f 0300 	mov.w	r3, #0
 8002af0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002af4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002af8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002afc:	4690      	mov	r8, r2
 8002afe:	4699      	mov	r9, r3
 8002b00:	4623      	mov	r3, r4
 8002b02:	eb18 0303 	adds.w	r3, r8, r3
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	462b      	mov	r3, r5
 8002b0a:	eb49 0303 	adc.w	r3, r9, r3
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	f04f 0200 	mov.w	r2, #0
 8002b14:	f04f 0300 	mov.w	r3, #0
 8002b18:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002b1c:	4629      	mov	r1, r5
 8002b1e:	024b      	lsls	r3, r1, #9
 8002b20:	4621      	mov	r1, r4
 8002b22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b26:	4621      	mov	r1, r4
 8002b28:	024a      	lsls	r2, r1, #9
 8002b2a:	4610      	mov	r0, r2
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b32:	2200      	movs	r2, #0
 8002b34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b36:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002b38:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b3c:	f7fd fb62 	bl	8000204 <__aeabi_uldivmod>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4613      	mov	r3, r2
 8002b46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b4a:	e065      	b.n	8002c18 <HAL_RCC_GetSysClockFreq+0x420>
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	00f42400 	.word	0x00f42400
 8002b54:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b58:	4b3d      	ldr	r3, [pc, #244]	@ (8002c50 <HAL_RCC_GetSysClockFreq+0x458>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	099b      	lsrs	r3, r3, #6
 8002b5e:	2200      	movs	r2, #0
 8002b60:	4618      	mov	r0, r3
 8002b62:	4611      	mov	r1, r2
 8002b64:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b68:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b6e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002b72:	4642      	mov	r2, r8
 8002b74:	464b      	mov	r3, r9
 8002b76:	f04f 0000 	mov.w	r0, #0
 8002b7a:	f04f 0100 	mov.w	r1, #0
 8002b7e:	0159      	lsls	r1, r3, #5
 8002b80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b84:	0150      	lsls	r0, r2, #5
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4641      	mov	r1, r8
 8002b8c:	1a51      	subs	r1, r2, r1
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	4649      	mov	r1, r9
 8002b92:	eb63 0301 	sbc.w	r3, r3, r1
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002ba4:	4659      	mov	r1, fp
 8002ba6:	018b      	lsls	r3, r1, #6
 8002ba8:	4651      	mov	r1, sl
 8002baa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bae:	4651      	mov	r1, sl
 8002bb0:	018a      	lsls	r2, r1, #6
 8002bb2:	4651      	mov	r1, sl
 8002bb4:	1a54      	subs	r4, r2, r1
 8002bb6:	4659      	mov	r1, fp
 8002bb8:	eb63 0501 	sbc.w	r5, r3, r1
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	f04f 0300 	mov.w	r3, #0
 8002bc4:	00eb      	lsls	r3, r5, #3
 8002bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bca:	00e2      	lsls	r2, r4, #3
 8002bcc:	4614      	mov	r4, r2
 8002bce:	461d      	mov	r5, r3
 8002bd0:	4643      	mov	r3, r8
 8002bd2:	18e3      	adds	r3, r4, r3
 8002bd4:	603b      	str	r3, [r7, #0]
 8002bd6:	464b      	mov	r3, r9
 8002bd8:	eb45 0303 	adc.w	r3, r5, r3
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bea:	4629      	mov	r1, r5
 8002bec:	028b      	lsls	r3, r1, #10
 8002bee:	4621      	mov	r1, r4
 8002bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	028a      	lsls	r2, r1, #10
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c00:	2200      	movs	r2, #0
 8002c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c04:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002c06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c0a:	f7fd fafb 	bl	8000204 <__aeabi_uldivmod>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4613      	mov	r3, r2
 8002c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002c18:	4b0d      	ldr	r3, [pc, #52]	@ (8002c50 <HAL_RCC_GetSysClockFreq+0x458>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	0f1b      	lsrs	r3, r3, #28
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002c26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c36:	e003      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c38:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002c3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	37b8      	adds	r7, #184	@ 0xb8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c4e:	bf00      	nop
 8002c50:	40023800 	.word	0x40023800
 8002c54:	00f42400 	.word	0x00f42400

08002c58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e28d      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 8083 	beq.w	8002d7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c78:	4b94      	ldr	r3, [pc, #592]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 030c 	and.w	r3, r3, #12
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d019      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002c84:	4b91      	ldr	r3, [pc, #580]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 030c 	and.w	r3, r3, #12
        || \
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d106      	bne.n	8002c9e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002c90:	4b8e      	ldr	r3, [pc, #568]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c9c:	d00c      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ca6:	2b0c      	cmp	r3, #12
 8002ca8:	d112      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002caa:	4b88      	ldr	r3, [pc, #544]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cb6:	d10b      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb8:	4b84      	ldr	r3, [pc, #528]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d05b      	beq.n	8002d7c <HAL_RCC_OscConfig+0x124>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d157      	bne.n	8002d7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e25a      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd8:	d106      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x90>
 8002cda:	4b7c      	ldr	r3, [pc, #496]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a7b      	ldr	r2, [pc, #492]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	e01d      	b.n	8002d24 <HAL_RCC_OscConfig+0xcc>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0xb4>
 8002cf2:	4b76      	ldr	r3, [pc, #472]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a75      	ldr	r2, [pc, #468]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	4b73      	ldr	r3, [pc, #460]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a72      	ldr	r2, [pc, #456]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	e00b      	b.n	8002d24 <HAL_RCC_OscConfig+0xcc>
 8002d0c:	4b6f      	ldr	r3, [pc, #444]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a6e      	ldr	r2, [pc, #440]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	4b6c      	ldr	r3, [pc, #432]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a6b      	ldr	r2, [pc, #428]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d013      	beq.n	8002d54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2c:	f7fe fada 	bl	80012e4 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d34:	f7fe fad6 	bl	80012e4 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b64      	cmp	r3, #100	@ 0x64
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e21f      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d46:	4b61      	ldr	r3, [pc, #388]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0xdc>
 8002d52:	e014      	b.n	8002d7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7fe fac6 	bl	80012e4 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d5c:	f7fe fac2 	bl	80012e4 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b64      	cmp	r3, #100	@ 0x64
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e20b      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d6e:	4b57      	ldr	r3, [pc, #348]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x104>
 8002d7a:	e000      	b.n	8002d7e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d06f      	beq.n	8002e6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d8a:	4b50      	ldr	r3, [pc, #320]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f003 030c 	and.w	r3, r3, #12
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d017      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002d96:	4b4d      	ldr	r3, [pc, #308]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
        || \
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d105      	bne.n	8002dae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002da2:	4b4a      	ldr	r3, [pc, #296]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dae:	4b47      	ldr	r3, [pc, #284]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002db6:	2b0c      	cmp	r3, #12
 8002db8:	d11c      	bne.n	8002df4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dba:	4b44      	ldr	r3, [pc, #272]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d116      	bne.n	8002df4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc6:	4b41      	ldr	r3, [pc, #260]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d005      	beq.n	8002dde <HAL_RCC_OscConfig+0x186>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e1d3      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dde:	4b3b      	ldr	r3, [pc, #236]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	4937      	ldr	r1, [pc, #220]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002df2:	e03a      	b.n	8002e6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d020      	beq.n	8002e3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dfc:	4b34      	ldr	r3, [pc, #208]	@ (8002ed0 <HAL_RCC_OscConfig+0x278>)
 8002dfe:	2201      	movs	r2, #1
 8002e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e02:	f7fe fa6f 	bl	80012e4 <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e0a:	f7fe fa6b 	bl	80012e4 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e1b4      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d0f0      	beq.n	8002e0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e28:	4b28      	ldr	r3, [pc, #160]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4925      	ldr	r1, [pc, #148]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	600b      	str	r3, [r1, #0]
 8002e3c:	e015      	b.n	8002e6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e3e:	4b24      	ldr	r3, [pc, #144]	@ (8002ed0 <HAL_RCC_OscConfig+0x278>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe fa4e 	bl	80012e4 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e4c:	f7fe fa4a 	bl	80012e4 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e193      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d036      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d016      	beq.n	8002eac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e7e:	4b15      	ldr	r3, [pc, #84]	@ (8002ed4 <HAL_RCC_OscConfig+0x27c>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e84:	f7fe fa2e 	bl	80012e4 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e8c:	f7fe fa2a 	bl	80012e4 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e173      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f0      	beq.n	8002e8c <HAL_RCC_OscConfig+0x234>
 8002eaa:	e01b      	b.n	8002ee4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eac:	4b09      	ldr	r3, [pc, #36]	@ (8002ed4 <HAL_RCC_OscConfig+0x27c>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb2:	f7fe fa17 	bl	80012e4 <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eb8:	e00e      	b.n	8002ed8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eba:	f7fe fa13 	bl	80012e4 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d907      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e15c      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	42470000 	.word	0x42470000
 8002ed4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed8:	4b8a      	ldr	r3, [pc, #552]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1ea      	bne.n	8002eba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 8097 	beq.w	8003020 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ef6:	4b83      	ldr	r3, [pc, #524]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10f      	bne.n	8002f22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	60bb      	str	r3, [r7, #8]
 8002f06:	4b7f      	ldr	r3, [pc, #508]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0a:	4a7e      	ldr	r2, [pc, #504]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f12:	4b7c      	ldr	r3, [pc, #496]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1a:	60bb      	str	r3, [r7, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f22:	4b79      	ldr	r3, [pc, #484]	@ (8003108 <HAL_RCC_OscConfig+0x4b0>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d118      	bne.n	8002f60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f2e:	4b76      	ldr	r3, [pc, #472]	@ (8003108 <HAL_RCC_OscConfig+0x4b0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a75      	ldr	r2, [pc, #468]	@ (8003108 <HAL_RCC_OscConfig+0x4b0>)
 8002f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3a:	f7fe f9d3 	bl	80012e4 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f42:	f7fe f9cf 	bl	80012e4 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e118      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f54:	4b6c      	ldr	r3, [pc, #432]	@ (8003108 <HAL_RCC_OscConfig+0x4b0>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0f0      	beq.n	8002f42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d106      	bne.n	8002f76 <HAL_RCC_OscConfig+0x31e>
 8002f68:	4b66      	ldr	r3, [pc, #408]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6c:	4a65      	ldr	r2, [pc, #404]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f6e:	f043 0301 	orr.w	r3, r3, #1
 8002f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f74:	e01c      	b.n	8002fb0 <HAL_RCC_OscConfig+0x358>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2b05      	cmp	r3, #5
 8002f7c:	d10c      	bne.n	8002f98 <HAL_RCC_OscConfig+0x340>
 8002f7e:	4b61      	ldr	r3, [pc, #388]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f82:	4a60      	ldr	r2, [pc, #384]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f84:	f043 0304 	orr.w	r3, r3, #4
 8002f88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f8a:	4b5e      	ldr	r3, [pc, #376]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f96:	e00b      	b.n	8002fb0 <HAL_RCC_OscConfig+0x358>
 8002f98:	4b5a      	ldr	r3, [pc, #360]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9c:	4a59      	ldr	r2, [pc, #356]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002f9e:	f023 0301 	bic.w	r3, r3, #1
 8002fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fa4:	4b57      	ldr	r3, [pc, #348]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa8:	4a56      	ldr	r2, [pc, #344]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002faa:	f023 0304 	bic.w	r3, r3, #4
 8002fae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d015      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb8:	f7fe f994 	bl	80012e4 <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fbe:	e00a      	b.n	8002fd6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc0:	f7fe f990 	bl	80012e4 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e0d7      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0ee      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x368>
 8002fe2:	e014      	b.n	800300e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe4:	f7fe f97e 	bl	80012e4 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fea:	e00a      	b.n	8003002 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fec:	f7fe f97a 	bl	80012e4 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e0c1      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003002:	4b40      	ldr	r3, [pc, #256]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8003004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1ee      	bne.n	8002fec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800300e:	7dfb      	ldrb	r3, [r7, #23]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d105      	bne.n	8003020 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003014:	4b3b      	ldr	r3, [pc, #236]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8003016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003018:	4a3a      	ldr	r2, [pc, #232]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 800301a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	2b00      	cmp	r3, #0
 8003026:	f000 80ad 	beq.w	8003184 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800302a:	4b36      	ldr	r3, [pc, #216]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 030c 	and.w	r3, r3, #12
 8003032:	2b08      	cmp	r3, #8
 8003034:	d060      	beq.n	80030f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d145      	bne.n	80030ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303e:	4b33      	ldr	r3, [pc, #204]	@ (800310c <HAL_RCC_OscConfig+0x4b4>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7fe f94e 	bl	80012e4 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304c:	f7fe f94a 	bl	80012e4 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e093      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800305e:	4b29      	ldr	r3, [pc, #164]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69da      	ldr	r2, [r3, #28]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	019b      	lsls	r3, r3, #6
 800307a:	431a      	orrs	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	085b      	lsrs	r3, r3, #1
 8003082:	3b01      	subs	r3, #1
 8003084:	041b      	lsls	r3, r3, #16
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308c:	061b      	lsls	r3, r3, #24
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003094:	071b      	lsls	r3, r3, #28
 8003096:	491b      	ldr	r1, [pc, #108]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 8003098:	4313      	orrs	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800309c:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <HAL_RCC_OscConfig+0x4b4>)
 800309e:	2201      	movs	r2, #1
 80030a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a2:	f7fe f91f 	bl	80012e4 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030aa:	f7fe f91b 	bl	80012e4 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e064      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030bc:	4b11      	ldr	r3, [pc, #68]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x452>
 80030c8:	e05c      	b.n	8003184 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ca:	4b10      	ldr	r3, [pc, #64]	@ (800310c <HAL_RCC_OscConfig+0x4b4>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d0:	f7fe f908 	bl	80012e4 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d8:	f7fe f904 	bl	80012e4 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e04d      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ea:	4b06      	ldr	r3, [pc, #24]	@ (8003104 <HAL_RCC_OscConfig+0x4ac>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x480>
 80030f6:	e045      	b.n	8003184 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d107      	bne.n	8003110 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e040      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
 8003104:	40023800 	.word	0x40023800
 8003108:	40007000 	.word	0x40007000
 800310c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003110:	4b1f      	ldr	r3, [pc, #124]	@ (8003190 <HAL_RCC_OscConfig+0x538>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d030      	beq.n	8003180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003128:	429a      	cmp	r2, r3
 800312a:	d129      	bne.n	8003180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003136:	429a      	cmp	r2, r3
 8003138:	d122      	bne.n	8003180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003140:	4013      	ands	r3, r2
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003146:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003148:	4293      	cmp	r3, r2
 800314a:	d119      	bne.n	8003180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	3b01      	subs	r3, #1
 800315a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800315c:	429a      	cmp	r2, r3
 800315e:	d10f      	bne.n	8003180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800316c:	429a      	cmp	r2, r3
 800316e:	d107      	bne.n	8003180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800317c:	429a      	cmp	r2, r3
 800317e:	d001      	beq.n	8003184 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e000      	b.n	8003186 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40023800 	.word	0x40023800

08003194 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e041      	b.n	800322a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7fd ff28 	bl	8001010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3304      	adds	r3, #4
 80031d0:	4619      	mov	r1, r3
 80031d2:	4610      	mov	r0, r2
 80031d4:	f000 fbb8 	bl	8003948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
	...

08003234 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b01      	cmp	r3, #1
 8003246:	d001      	beq.n	800324c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e046      	b.n	80032da <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2202      	movs	r2, #2
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a23      	ldr	r2, [pc, #140]	@ (80032e8 <HAL_TIM_Base_Start+0xb4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d022      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003266:	d01d      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1f      	ldr	r2, [pc, #124]	@ (80032ec <HAL_TIM_Base_Start+0xb8>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d018      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a1e      	ldr	r2, [pc, #120]	@ (80032f0 <HAL_TIM_Base_Start+0xbc>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d013      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a1c      	ldr	r2, [pc, #112]	@ (80032f4 <HAL_TIM_Base_Start+0xc0>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00e      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a1b      	ldr	r2, [pc, #108]	@ (80032f8 <HAL_TIM_Base_Start+0xc4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d009      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a19      	ldr	r2, [pc, #100]	@ (80032fc <HAL_TIM_Base_Start+0xc8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d004      	beq.n	80032a4 <HAL_TIM_Base_Start+0x70>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <HAL_TIM_Base_Start+0xcc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d111      	bne.n	80032c8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b06      	cmp	r3, #6
 80032b4:	d010      	beq.n	80032d8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f042 0201 	orr.w	r2, r2, #1
 80032c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032c6:	e007      	b.n	80032d8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0201 	orr.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40010000 	.word	0x40010000
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800
 80032f4:	40000c00 	.word	0x40000c00
 80032f8:	40010400 	.word	0x40010400
 80032fc:	40014000 	.word	0x40014000
 8003300:	40001800 	.word	0x40001800

08003304 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6a1a      	ldr	r2, [r3, #32]
 8003312:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10f      	bne.n	800333c <HAL_TIM_Base_Stop+0x38>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6a1a      	ldr	r2, [r3, #32]
 8003322:	f240 4344 	movw	r3, #1092	@ 0x444
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d107      	bne.n	800333c <HAL_TIM_Base_Stop+0x38>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 0201 	bic.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e041      	b.n	80033e8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b00      	cmp	r3, #0
 800336e:	d106      	bne.n	800337e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7fd fe29 	bl	8000fd0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2202      	movs	r2, #2
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	3304      	adds	r3, #4
 800338e:	4619      	mov	r1, r3
 8003390:	4610      	mov	r0, r2
 8003392:	f000 fad9 	bl	8003948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d109      	bne.n	8003414 <HAL_TIM_PWM_Start+0x24>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b01      	cmp	r3, #1
 800340a:	bf14      	ite	ne
 800340c:	2301      	movne	r3, #1
 800340e:	2300      	moveq	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	e022      	b.n	800345a <HAL_TIM_PWM_Start+0x6a>
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2b04      	cmp	r3, #4
 8003418:	d109      	bne.n	800342e <HAL_TIM_PWM_Start+0x3e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b01      	cmp	r3, #1
 8003424:	bf14      	ite	ne
 8003426:	2301      	movne	r3, #1
 8003428:	2300      	moveq	r3, #0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	e015      	b.n	800345a <HAL_TIM_PWM_Start+0x6a>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	2b08      	cmp	r3, #8
 8003432:	d109      	bne.n	8003448 <HAL_TIM_PWM_Start+0x58>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b01      	cmp	r3, #1
 800343e:	bf14      	ite	ne
 8003440:	2301      	movne	r3, #1
 8003442:	2300      	moveq	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	e008      	b.n	800345a <HAL_TIM_PWM_Start+0x6a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b01      	cmp	r3, #1
 8003452:	bf14      	ite	ne
 8003454:	2301      	movne	r3, #1
 8003456:	2300      	moveq	r3, #0
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e07c      	b.n	800355c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d104      	bne.n	8003472 <HAL_TIM_PWM_Start+0x82>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003470:	e013      	b.n	800349a <HAL_TIM_PWM_Start+0xaa>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b04      	cmp	r3, #4
 8003476:	d104      	bne.n	8003482 <HAL_TIM_PWM_Start+0x92>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003480:	e00b      	b.n	800349a <HAL_TIM_PWM_Start+0xaa>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b08      	cmp	r3, #8
 8003486:	d104      	bne.n	8003492 <HAL_TIM_PWM_Start+0xa2>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003490:	e003      	b.n	800349a <HAL_TIM_PWM_Start+0xaa>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2202      	movs	r2, #2
 8003496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2201      	movs	r2, #1
 80034a0:	6839      	ldr	r1, [r7, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 fca6 	bl	8003df4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a2d      	ldr	r2, [pc, #180]	@ (8003564 <HAL_TIM_PWM_Start+0x174>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d004      	beq.n	80034bc <HAL_TIM_PWM_Start+0xcc>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a2c      	ldr	r2, [pc, #176]	@ (8003568 <HAL_TIM_PWM_Start+0x178>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d101      	bne.n	80034c0 <HAL_TIM_PWM_Start+0xd0>
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <HAL_TIM_PWM_Start+0xd2>
 80034c0:	2300      	movs	r3, #0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d007      	beq.n	80034d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a22      	ldr	r2, [pc, #136]	@ (8003564 <HAL_TIM_PWM_Start+0x174>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d022      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034e8:	d01d      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a1f      	ldr	r2, [pc, #124]	@ (800356c <HAL_TIM_PWM_Start+0x17c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d018      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003570 <HAL_TIM_PWM_Start+0x180>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d013      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a1c      	ldr	r2, [pc, #112]	@ (8003574 <HAL_TIM_PWM_Start+0x184>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d00e      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a16      	ldr	r2, [pc, #88]	@ (8003568 <HAL_TIM_PWM_Start+0x178>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d009      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a18      	ldr	r2, [pc, #96]	@ (8003578 <HAL_TIM_PWM_Start+0x188>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d004      	beq.n	8003526 <HAL_TIM_PWM_Start+0x136>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a16      	ldr	r2, [pc, #88]	@ (800357c <HAL_TIM_PWM_Start+0x18c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d111      	bne.n	800354a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2b06      	cmp	r3, #6
 8003536:	d010      	beq.n	800355a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003548:	e007      	b.n	800355a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f042 0201 	orr.w	r2, r2, #1
 8003558:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40010000 	.word	0x40010000
 8003568:	40010400 	.word	0x40010400
 800356c:	40000400 	.word	0x40000400
 8003570:	40000800 	.word	0x40000800
 8003574:	40000c00 	.word	0x40000c00
 8003578:	40014000 	.word	0x40014000
 800357c:	40001800 	.word	0x40001800

08003580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d020      	beq.n	80035e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d01b      	beq.n	80035e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f06f 0202 	mvn.w	r2, #2
 80035b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	f003 0303 	and.w	r3, r3, #3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f99e 	bl	800390c <HAL_TIM_IC_CaptureCallback>
 80035d0:	e005      	b.n	80035de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 f990 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f000 f9a1 	bl	8003920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d020      	beq.n	8003630 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d01b      	beq.n	8003630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f06f 0204 	mvn.w	r2, #4
 8003600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2202      	movs	r2, #2
 8003606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f978 	bl	800390c <HAL_TIM_IC_CaptureCallback>
 800361c:	e005      	b.n	800362a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f96a 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 f97b 	bl	8003920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d020      	beq.n	800367c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f003 0308 	and.w	r3, r3, #8
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01b      	beq.n	800367c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f06f 0208 	mvn.w	r2, #8
 800364c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2204      	movs	r2, #4
 8003652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f952 	bl	800390c <HAL_TIM_IC_CaptureCallback>
 8003668:	e005      	b.n	8003676 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f944 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 f955 	bl	8003920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	2b00      	cmp	r3, #0
 8003684:	d020      	beq.n	80036c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f003 0310 	and.w	r3, r3, #16
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01b      	beq.n	80036c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f06f 0210 	mvn.w	r2, #16
 8003698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2208      	movs	r2, #8
 800369e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f92c 	bl	800390c <HAL_TIM_IC_CaptureCallback>
 80036b4:	e005      	b.n	80036c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f91e 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f92f 	bl	8003920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00c      	beq.n	80036ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d007      	beq.n	80036ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0201 	mvn.w	r2, #1
 80036e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f8fc 	bl	80038e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00c      	beq.n	8003710 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d007      	beq.n	8003710 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 fc1e 	bl	8003f4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00c      	beq.n	8003734 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003720:	2b00      	cmp	r3, #0
 8003722:	d007      	beq.n	8003734 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800372c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f900 	bl	8003934 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f003 0320 	and.w	r3, r3, #32
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00c      	beq.n	8003758 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f003 0320 	and.w	r3, r3, #32
 8003744:	2b00      	cmp	r3, #0
 8003746:	d007      	beq.n	8003758 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f06f 0220 	mvn.w	r2, #32
 8003750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fbf0 	bl	8003f38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003758:	bf00      	nop
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003776:	2b01      	cmp	r3, #1
 8003778:	d101      	bne.n	800377e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800377a:	2302      	movs	r3, #2
 800377c:	e0ae      	b.n	80038dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b0c      	cmp	r3, #12
 800378a:	f200 809f 	bhi.w	80038cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800378e:	a201      	add	r2, pc, #4	@ (adr r2, 8003794 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003794:	080037c9 	.word	0x080037c9
 8003798:	080038cd 	.word	0x080038cd
 800379c:	080038cd 	.word	0x080038cd
 80037a0:	080038cd 	.word	0x080038cd
 80037a4:	08003809 	.word	0x08003809
 80037a8:	080038cd 	.word	0x080038cd
 80037ac:	080038cd 	.word	0x080038cd
 80037b0:	080038cd 	.word	0x080038cd
 80037b4:	0800384b 	.word	0x0800384b
 80037b8:	080038cd 	.word	0x080038cd
 80037bc:	080038cd 	.word	0x080038cd
 80037c0:	080038cd 	.word	0x080038cd
 80037c4:	0800388b 	.word	0x0800388b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f960 	bl	8003a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699a      	ldr	r2, [r3, #24]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0208 	orr.w	r2, r2, #8
 80037e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0204 	bic.w	r2, r2, #4
 80037f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6999      	ldr	r1, [r3, #24]
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	619a      	str	r2, [r3, #24]
      break;
 8003806:	e064      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68b9      	ldr	r1, [r7, #8]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 f9b0 	bl	8003b74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6999      	ldr	r1, [r3, #24]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	021a      	lsls	r2, r3, #8
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	619a      	str	r2, [r3, #24]
      break;
 8003848:	e043      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68b9      	ldr	r1, [r7, #8]
 8003850:	4618      	mov	r0, r3
 8003852:	f000 fa05 	bl	8003c60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69da      	ldr	r2, [r3, #28]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0208 	orr.w	r2, r2, #8
 8003864:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69da      	ldr	r2, [r3, #28]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0204 	bic.w	r2, r2, #4
 8003874:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69d9      	ldr	r1, [r3, #28]
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	691a      	ldr	r2, [r3, #16]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	61da      	str	r2, [r3, #28]
      break;
 8003888:	e023      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68b9      	ldr	r1, [r7, #8]
 8003890:	4618      	mov	r0, r3
 8003892:	f000 fa59 	bl	8003d48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69da      	ldr	r2, [r3, #28]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	69d9      	ldr	r1, [r3, #28]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	021a      	lsls	r2, r3, #8
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	61da      	str	r2, [r3, #28]
      break;
 80038ca:	e002      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	75fb      	strb	r3, [r7, #23]
      break;
 80038d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038da:	7dfb      	ldrb	r3, [r7, #23]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a43      	ldr	r2, [pc, #268]	@ (8003a68 <TIM_Base_SetConfig+0x120>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d013      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003966:	d00f      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a40      	ldr	r2, [pc, #256]	@ (8003a6c <TIM_Base_SetConfig+0x124>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d00b      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a3f      	ldr	r2, [pc, #252]	@ (8003a70 <TIM_Base_SetConfig+0x128>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d007      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a3e      	ldr	r2, [pc, #248]	@ (8003a74 <TIM_Base_SetConfig+0x12c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d003      	beq.n	8003988 <TIM_Base_SetConfig+0x40>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a3d      	ldr	r2, [pc, #244]	@ (8003a78 <TIM_Base_SetConfig+0x130>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d108      	bne.n	800399a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800398e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	4313      	orrs	r3, r2
 8003998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a32      	ldr	r2, [pc, #200]	@ (8003a68 <TIM_Base_SetConfig+0x120>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d02b      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a8:	d027      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a2f      	ldr	r2, [pc, #188]	@ (8003a6c <TIM_Base_SetConfig+0x124>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d023      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a2e      	ldr	r2, [pc, #184]	@ (8003a70 <TIM_Base_SetConfig+0x128>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01f      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a2d      	ldr	r2, [pc, #180]	@ (8003a74 <TIM_Base_SetConfig+0x12c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01b      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a2c      	ldr	r2, [pc, #176]	@ (8003a78 <TIM_Base_SetConfig+0x130>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d017      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a2b      	ldr	r2, [pc, #172]	@ (8003a7c <TIM_Base_SetConfig+0x134>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a80 <TIM_Base_SetConfig+0x138>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00f      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a29      	ldr	r2, [pc, #164]	@ (8003a84 <TIM_Base_SetConfig+0x13c>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d00b      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a28      	ldr	r2, [pc, #160]	@ (8003a88 <TIM_Base_SetConfig+0x140>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d007      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a27      	ldr	r2, [pc, #156]	@ (8003a8c <TIM_Base_SetConfig+0x144>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d003      	beq.n	80039fa <TIM_Base_SetConfig+0xb2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a26      	ldr	r2, [pc, #152]	@ (8003a90 <TIM_Base_SetConfig+0x148>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d108      	bne.n	8003a0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a0e      	ldr	r2, [pc, #56]	@ (8003a68 <TIM_Base_SetConfig+0x120>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d003      	beq.n	8003a3a <TIM_Base_SetConfig+0xf2>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a10      	ldr	r2, [pc, #64]	@ (8003a78 <TIM_Base_SetConfig+0x130>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d103      	bne.n	8003a42 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f043 0204 	orr.w	r2, r3, #4
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	601a      	str	r2, [r3, #0]
}
 8003a5a:	bf00      	nop
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	40010000 	.word	0x40010000
 8003a6c:	40000400 	.word	0x40000400
 8003a70:	40000800 	.word	0x40000800
 8003a74:	40000c00 	.word	0x40000c00
 8003a78:	40010400 	.word	0x40010400
 8003a7c:	40014000 	.word	0x40014000
 8003a80:	40014400 	.word	0x40014400
 8003a84:	40014800 	.word	0x40014800
 8003a88:	40001800 	.word	0x40001800
 8003a8c:	40001c00 	.word	0x40001c00
 8003a90:	40002000 	.word	0x40002000

08003a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b087      	sub	sp, #28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	f023 0201 	bic.w	r2, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0303 	bic.w	r3, r3, #3
 8003aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	f023 0302 	bic.w	r3, r3, #2
 8003adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a20      	ldr	r2, [pc, #128]	@ (8003b6c <TIM_OC1_SetConfig+0xd8>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d003      	beq.n	8003af8 <TIM_OC1_SetConfig+0x64>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b70 <TIM_OC1_SetConfig+0xdc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d10c      	bne.n	8003b12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f023 0308 	bic.w	r3, r3, #8
 8003afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f023 0304 	bic.w	r3, r3, #4
 8003b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a15      	ldr	r2, [pc, #84]	@ (8003b6c <TIM_OC1_SetConfig+0xd8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d003      	beq.n	8003b22 <TIM_OC1_SetConfig+0x8e>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a14      	ldr	r2, [pc, #80]	@ (8003b70 <TIM_OC1_SetConfig+0xdc>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d111      	bne.n	8003b46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	621a      	str	r2, [r3, #32]
}
 8003b60:	bf00      	nop
 8003b62:	371c      	adds	r7, #28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr
 8003b6c:	40010000 	.word	0x40010000
 8003b70:	40010400 	.word	0x40010400

08003b74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a1b      	ldr	r3, [r3, #32]
 8003b82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	f023 0210 	bic.w	r2, r3, #16
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	f023 0320 	bic.w	r3, r3, #32
 8003bbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a22      	ldr	r2, [pc, #136]	@ (8003c58 <TIM_OC2_SetConfig+0xe4>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d003      	beq.n	8003bdc <TIM_OC2_SetConfig+0x68>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a21      	ldr	r2, [pc, #132]	@ (8003c5c <TIM_OC2_SetConfig+0xe8>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d10d      	bne.n	8003bf8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003be2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bf6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a17      	ldr	r2, [pc, #92]	@ (8003c58 <TIM_OC2_SetConfig+0xe4>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d003      	beq.n	8003c08 <TIM_OC2_SetConfig+0x94>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a16      	ldr	r2, [pc, #88]	@ (8003c5c <TIM_OC2_SetConfig+0xe8>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d113      	bne.n	8003c30 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	621a      	str	r2, [r3, #32]
}
 8003c4a:	bf00      	nop
 8003c4c:	371c      	adds	r7, #28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40010000 	.word	0x40010000
 8003c5c:	40010400 	.word	0x40010400

08003c60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f023 0303 	bic.w	r3, r3, #3
 8003c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	021b      	lsls	r3, r3, #8
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a21      	ldr	r2, [pc, #132]	@ (8003d40 <TIM_OC3_SetConfig+0xe0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d003      	beq.n	8003cc6 <TIM_OC3_SetConfig+0x66>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a20      	ldr	r2, [pc, #128]	@ (8003d44 <TIM_OC3_SetConfig+0xe4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d10d      	bne.n	8003ce2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ccc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	021b      	lsls	r3, r3, #8
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a16      	ldr	r2, [pc, #88]	@ (8003d40 <TIM_OC3_SetConfig+0xe0>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d003      	beq.n	8003cf2 <TIM_OC3_SetConfig+0x92>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a15      	ldr	r2, [pc, #84]	@ (8003d44 <TIM_OC3_SetConfig+0xe4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d113      	bne.n	8003d1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	011b      	lsls	r3, r3, #4
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	621a      	str	r2, [r3, #32]
}
 8003d34:	bf00      	nop
 8003d36:	371c      	adds	r7, #28
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	40010000 	.word	0x40010000
 8003d44:	40010400 	.word	0x40010400

08003d48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	021b      	lsls	r3, r3, #8
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	031b      	lsls	r3, r3, #12
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a12      	ldr	r2, [pc, #72]	@ (8003dec <TIM_OC4_SetConfig+0xa4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d003      	beq.n	8003db0 <TIM_OC4_SetConfig+0x68>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a11      	ldr	r2, [pc, #68]	@ (8003df0 <TIM_OC4_SetConfig+0xa8>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d109      	bne.n	8003dc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003db6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	019b      	lsls	r3, r3, #6
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	621a      	str	r2, [r3, #32]
}
 8003dde:	bf00      	nop
 8003de0:	371c      	adds	r7, #28
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	40010000 	.word	0x40010000
 8003df0:	40010400 	.word	0x40010400

08003df4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b087      	sub	sp, #28
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	f003 031f 	and.w	r3, r3, #31
 8003e06:	2201      	movs	r2, #1
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6a1a      	ldr	r2, [r3, #32]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	43db      	mvns	r3, r3
 8003e16:	401a      	ands	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a1a      	ldr	r2, [r3, #32]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	f003 031f 	and.w	r3, r3, #31
 8003e26:	6879      	ldr	r1, [r7, #4]
 8003e28:	fa01 f303 	lsl.w	r3, r1, r3
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	621a      	str	r2, [r3, #32]
}
 8003e32:	bf00      	nop
 8003e34:	371c      	adds	r7, #28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
	...

08003e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e05a      	b.n	8003f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a21      	ldr	r2, [pc, #132]	@ (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d022      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea4:	d01d      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8003f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d018      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d013      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d00e      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a18      	ldr	r2, [pc, #96]	@ (8003f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a17      	ldr	r2, [pc, #92]	@ (8003f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a15      	ldr	r2, [pc, #84]	@ (8003f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d10c      	bne.n	8003efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3714      	adds	r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	40010000 	.word	0x40010000
 8003f20:	40000400 	.word	0x40000400
 8003f24:	40000800 	.word	0x40000800
 8003f28:	40000c00 	.word	0x40000c00
 8003f2c:	40010400 	.word	0x40010400
 8003f30:	40014000 	.word	0x40014000
 8003f34:	40001800 	.word	0x40001800

08003f38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e042      	b.n	8003ff8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d106      	bne.n	8003f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7fd f8cc 	bl	8001124 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2224      	movs	r2, #36	@ 0x24
 8003f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68da      	ldr	r2, [r3, #12]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fcef 	bl	8004988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695a      	ldr	r2, [r3, #20]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68da      	ldr	r2, [r3, #12]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2220      	movs	r2, #32
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	4613      	mov	r3, r2
 800400c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b20      	cmp	r3, #32
 8004018:	d112      	bne.n	8004040 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_UART_Receive_IT+0x26>
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e00b      	b.n	8004042 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	461a      	mov	r2, r3
 8004034:	68b9      	ldr	r1, [r7, #8]
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 fad2 	bl	80045e0 <UART_Start_Receive_IT>
 800403c:	4603      	mov	r3, r0
 800403e:	e000      	b.n	8004042 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004040:	2302      	movs	r3, #2
  }
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
	...

0800404c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b0ba      	sub	sp, #232	@ 0xe8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004072:	2300      	movs	r3, #0
 8004074:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004078:	2300      	movs	r3, #0
 800407a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800407e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800408a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10f      	bne.n	80040b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	2b00      	cmp	r3, #0
 800409c:	d009      	beq.n	80040b2 <HAL_UART_IRQHandler+0x66>
 800409e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fbae 	bl	800480c <UART_Receive_IT>
      return;
 80040b0:	e273      	b.n	800459a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 80de 	beq.w	8004278 <HAL_UART_IRQHandler+0x22c>
 80040bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d106      	bne.n	80040d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 80d1 	beq.w	8004278 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00b      	beq.n	80040fa <HAL_UART_IRQHandler+0xae>
 80040e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f2:	f043 0201 	orr.w	r2, r3, #1
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00b      	beq.n	800411e <HAL_UART_IRQHandler+0xd2>
 8004106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d005      	beq.n	800411e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004116:	f043 0202 	orr.w	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800411e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00b      	beq.n	8004142 <HAL_UART_IRQHandler+0xf6>
 800412a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413a:	f043 0204 	orr.w	r2, r3, #4
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d011      	beq.n	8004172 <HAL_UART_IRQHandler+0x126>
 800414e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d105      	bne.n	8004166 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800415a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f043 0208 	orr.w	r2, r3, #8
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 820a 	beq.w	8004590 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800417c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004180:	f003 0320 	and.w	r3, r3, #32
 8004184:	2b00      	cmp	r3, #0
 8004186:	d008      	beq.n	800419a <HAL_UART_IRQHandler+0x14e>
 8004188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800418c:	f003 0320 	and.w	r3, r3, #32
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 fb39 	bl	800480c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a4:	2b40      	cmp	r3, #64	@ 0x40
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d103      	bne.n	80041c6 <HAL_UART_IRQHandler+0x17a>
 80041be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d04f      	beq.n	8004266 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 fa44 	bl	8004654 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d6:	2b40      	cmp	r3, #64	@ 0x40
 80041d8:	d141      	bne.n	800425e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	3314      	adds	r3, #20
 80041e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041e8:	e853 3f00 	ldrex	r3, [r3]
 80041ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80041f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	3314      	adds	r3, #20
 8004202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004206:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800420a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004212:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004216:	e841 2300 	strex	r3, r2, [r1]
 800421a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800421e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1d9      	bne.n	80041da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d013      	beq.n	8004256 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004232:	4a8a      	ldr	r2, [pc, #552]	@ (800445c <HAL_UART_IRQHandler+0x410>)
 8004234:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423a:	4618      	mov	r0, r3
 800423c:	f7fd fda2 	bl	8001d84 <HAL_DMA_Abort_IT>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004250:	4610      	mov	r0, r2
 8004252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004254:	e00e      	b.n	8004274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f9ac 	bl	80045b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425c:	e00a      	b.n	8004274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f9a8 	bl	80045b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	e006      	b.n	8004274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f9a4 	bl	80045b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004272:	e18d      	b.n	8004590 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004274:	bf00      	nop
    return;
 8004276:	e18b      	b.n	8004590 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427c:	2b01      	cmp	r3, #1
 800427e:	f040 8167 	bne.w	8004550 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004286:	f003 0310 	and.w	r3, r3, #16
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 8160 	beq.w	8004550 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 8159 	beq.w	8004550 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800429e:	2300      	movs	r3, #0
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042be:	2b40      	cmp	r3, #64	@ 0x40
 80042c0:	f040 80ce 	bne.w	8004460 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 80a9 	beq.w	800442c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042e2:	429a      	cmp	r2, r3
 80042e4:	f080 80a2 	bcs.w	800442c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042fa:	f000 8088 	beq.w	800440e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	330c      	adds	r3, #12
 8004304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004308:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800430c:	e853 3f00 	ldrex	r3, [r3]
 8004310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004314:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800431c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	330c      	adds	r3, #12
 8004326:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800432a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800432e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004332:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004336:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800433a:	e841 2300 	strex	r3, r2, [r1]
 800433e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1d9      	bne.n	80042fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	3314      	adds	r3, #20
 8004350:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004354:	e853 3f00 	ldrex	r3, [r3]
 8004358:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800435a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800435c:	f023 0301 	bic.w	r3, r3, #1
 8004360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	3314      	adds	r3, #20
 800436a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800436e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004372:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004376:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800437a:	e841 2300 	strex	r3, r2, [r1]
 800437e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1e1      	bne.n	800434a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3314      	adds	r3, #20
 800438c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004390:	e853 3f00 	ldrex	r3, [r3]
 8004394:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800439c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3314      	adds	r3, #20
 80043a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043b2:	e841 2300 	strex	r3, r2, [r1]
 80043b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1e3      	bne.n	8004386 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2220      	movs	r2, #32
 80043c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	330c      	adds	r3, #12
 80043d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043d6:	e853 3f00 	ldrex	r3, [r3]
 80043da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043de:	f023 0310 	bic.w	r3, r3, #16
 80043e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	330c      	adds	r3, #12
 80043ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80043f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80043f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043f8:	e841 2300 	strex	r3, r2, [r1]
 80043fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1e3      	bne.n	80043cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004408:	4618      	mov	r0, r3
 800440a:	f7fd fc4b 	bl	8001ca4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2202      	movs	r2, #2
 8004412:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800441c:	b29b      	uxth	r3, r3
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	b29b      	uxth	r3, r3
 8004422:	4619      	mov	r1, r3
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f8cf 	bl	80045c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800442a:	e0b3      	b.n	8004594 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004430:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004434:	429a      	cmp	r2, r3
 8004436:	f040 80ad 	bne.w	8004594 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004444:	f040 80a6 	bne.w	8004594 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2202      	movs	r2, #2
 800444c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004452:	4619      	mov	r1, r3
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 f8b7 	bl	80045c8 <HAL_UARTEx_RxEventCallback>
      return;
 800445a:	e09b      	b.n	8004594 <HAL_UART_IRQHandler+0x548>
 800445c:	0800471b 	.word	0x0800471b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004468:	b29b      	uxth	r3, r3
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004474:	b29b      	uxth	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 808e 	beq.w	8004598 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800447c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 8089 	beq.w	8004598 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	330c      	adds	r3, #12
 800448c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004490:	e853 3f00 	ldrex	r3, [r3]
 8004494:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004498:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800449c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	330c      	adds	r3, #12
 80044a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80044ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044b2:	e841 2300 	strex	r3, r2, [r1]
 80044b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1e3      	bne.n	8004486 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3314      	adds	r3, #20
 80044c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	e853 3f00 	ldrex	r3, [r3]
 80044cc:	623b      	str	r3, [r7, #32]
   return(result);
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	3314      	adds	r3, #20
 80044de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80044e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044ea:	e841 2300 	strex	r3, r2, [r1]
 80044ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1e3      	bne.n	80044be <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2220      	movs	r2, #32
 80044fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	330c      	adds	r3, #12
 800450a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	e853 3f00 	ldrex	r3, [r3]
 8004512:	60fb      	str	r3, [r7, #12]
   return(result);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f023 0310 	bic.w	r3, r3, #16
 800451a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	330c      	adds	r3, #12
 8004524:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004528:	61fa      	str	r2, [r7, #28]
 800452a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452c:	69b9      	ldr	r1, [r7, #24]
 800452e:	69fa      	ldr	r2, [r7, #28]
 8004530:	e841 2300 	strex	r3, r2, [r1]
 8004534:	617b      	str	r3, [r7, #20]
   return(result);
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1e3      	bne.n	8004504 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004542:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004546:	4619      	mov	r1, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f83d 	bl	80045c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800454e:	e023      	b.n	8004598 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004558:	2b00      	cmp	r3, #0
 800455a:	d009      	beq.n	8004570 <HAL_UART_IRQHandler+0x524>
 800455c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004564:	2b00      	cmp	r3, #0
 8004566:	d003      	beq.n	8004570 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f8e7 	bl	800473c <UART_Transmit_IT>
    return;
 800456e:	e014      	b.n	800459a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00e      	beq.n	800459a <HAL_UART_IRQHandler+0x54e>
 800457c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004584:	2b00      	cmp	r3, #0
 8004586:	d008      	beq.n	800459a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 f927 	bl	80047dc <UART_EndTransmit_IT>
    return;
 800458e:	e004      	b.n	800459a <HAL_UART_IRQHandler+0x54e>
    return;
 8004590:	bf00      	nop
 8004592:	e002      	b.n	800459a <HAL_UART_IRQHandler+0x54e>
      return;
 8004594:	bf00      	nop
 8004596:	e000      	b.n	800459a <HAL_UART_IRQHandler+0x54e>
      return;
 8004598:	bf00      	nop
  }
}
 800459a:	37e8      	adds	r7, #232	@ 0xe8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	460b      	mov	r3, r1
 80045d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	4613      	mov	r3, r2
 80045ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	88fa      	ldrh	r2, [r7, #6]
 80045f8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	88fa      	ldrh	r2, [r7, #6]
 80045fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2222      	movs	r2, #34	@ 0x22
 800460a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d007      	beq.n	8004626 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68da      	ldr	r2, [r3, #12]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004624:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	695a      	ldr	r2, [r3, #20]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0201 	orr.w	r2, r2, #1
 8004634:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f042 0220 	orr.w	r2, r2, #32
 8004644:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004654:	b480      	push	{r7}
 8004656:	b095      	sub	sp, #84	@ 0x54
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	330c      	adds	r3, #12
 8004662:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004666:	e853 3f00 	ldrex	r3, [r3]
 800466a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800466c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004672:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	330c      	adds	r3, #12
 800467a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800467c:	643a      	str	r2, [r7, #64]	@ 0x40
 800467e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004680:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004682:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004684:	e841 2300 	strex	r3, r2, [r1]
 8004688:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800468a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1e5      	bne.n	800465c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	3314      	adds	r3, #20
 8004696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004698:	6a3b      	ldr	r3, [r7, #32]
 800469a:	e853 3f00 	ldrex	r3, [r3]
 800469e:	61fb      	str	r3, [r7, #28]
   return(result);
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	f023 0301 	bic.w	r3, r3, #1
 80046a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	3314      	adds	r3, #20
 80046ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046b8:	e841 2300 	strex	r3, r2, [r1]
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1e5      	bne.n	8004690 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d119      	bne.n	8004700 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	330c      	adds	r3, #12
 80046d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	e853 3f00 	ldrex	r3, [r3]
 80046da:	60bb      	str	r3, [r7, #8]
   return(result);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f023 0310 	bic.w	r3, r3, #16
 80046e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	330c      	adds	r3, #12
 80046ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046ec:	61ba      	str	r2, [r7, #24]
 80046ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f0:	6979      	ldr	r1, [r7, #20]
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	e841 2300 	strex	r3, r2, [r1]
 80046f8:	613b      	str	r3, [r7, #16]
   return(result);
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1e5      	bne.n	80046cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800470e:	bf00      	nop
 8004710:	3754      	adds	r7, #84	@ 0x54
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b084      	sub	sp, #16
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f7ff ff40 	bl	80045b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004734:	bf00      	nop
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b21      	cmp	r3, #33	@ 0x21
 800474e:	d13e      	bne.n	80047ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004758:	d114      	bne.n	8004784 <UART_Transmit_IT+0x48>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d110      	bne.n	8004784 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a1b      	ldr	r3, [r3, #32]
 8004766:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	881b      	ldrh	r3, [r3, #0]
 800476c:	461a      	mov	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004776:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	1c9a      	adds	r2, r3, #2
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	621a      	str	r2, [r3, #32]
 8004782:	e008      	b.n	8004796 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	1c59      	adds	r1, r3, #1
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	6211      	str	r1, [r2, #32]
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800479a:	b29b      	uxth	r3, r3
 800479c:	3b01      	subs	r3, #1
 800479e:	b29b      	uxth	r3, r3
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	4619      	mov	r1, r3
 80047a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10f      	bne.n	80047ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80047ca:	2300      	movs	r3, #0
 80047cc:	e000      	b.n	80047d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80047ce:	2302      	movs	r3, #2
  }
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f7ff fecf 	bl	80045a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b08c      	sub	sp, #48	@ 0x30
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004814:	2300      	movs	r3, #0
 8004816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004818:	2300      	movs	r3, #0
 800481a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b22      	cmp	r3, #34	@ 0x22
 8004826:	f040 80aa 	bne.w	800497e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004832:	d115      	bne.n	8004860 <UART_Receive_IT+0x54>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d111      	bne.n	8004860 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	b29b      	uxth	r3, r3
 800484a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800484e:	b29a      	uxth	r2, r3
 8004850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004852:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004858:	1c9a      	adds	r2, r3, #2
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	629a      	str	r2, [r3, #40]	@ 0x28
 800485e:	e024      	b.n	80048aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486e:	d007      	beq.n	8004880 <UART_Receive_IT+0x74>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <UART_Receive_IT+0x82>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d106      	bne.n	800488e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	b2da      	uxtb	r2, r3
 8004888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	e008      	b.n	80048a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	b2db      	uxtb	r3, r3
 8004896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800489a:	b2da      	uxtb	r2, r3
 800489c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	4619      	mov	r1, r3
 80048b8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d15d      	bne.n	800497a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68da      	ldr	r2, [r3, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0220 	bic.w	r2, r2, #32
 80048cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695a      	ldr	r2, [r3, #20]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 0201 	bic.w	r2, r2, #1
 80048ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004900:	2b01      	cmp	r3, #1
 8004902:	d135      	bne.n	8004970 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	613b      	str	r3, [r7, #16]
   return(result);
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f023 0310 	bic.w	r3, r3, #16
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800492a:	623a      	str	r2, [r7, #32]
 800492c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	69f9      	ldr	r1, [r7, #28]
 8004930:	6a3a      	ldr	r2, [r7, #32]
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	61bb      	str	r3, [r7, #24]
   return(result);
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e5      	bne.n	800490a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0310 	and.w	r3, r3, #16
 8004948:	2b10      	cmp	r3, #16
 800494a:	d10a      	bne.n	8004962 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800494c:	2300      	movs	r3, #0
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	60fb      	str	r3, [r7, #12]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	60fb      	str	r3, [r7, #12]
 8004960:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004966:	4619      	mov	r1, r3
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7ff fe2d 	bl	80045c8 <HAL_UARTEx_RxEventCallback>
 800496e:	e002      	b.n	8004976 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f7fc f9bf 	bl	8000cf4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	e002      	b.n	8004980 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800497a:	2300      	movs	r3, #0
 800497c:	e000      	b.n	8004980 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800497e:	2302      	movs	r3, #2
  }
}
 8004980:	4618      	mov	r0, r3
 8004982:	3730      	adds	r7, #48	@ 0x30
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800498c:	b0c0      	sub	sp, #256	@ 0x100
 800498e:	af00      	add	r7, sp, #0
 8004990:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80049a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a4:	68d9      	ldr	r1, [r3, #12]
 80049a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	ea40 0301 	orr.w	r3, r0, r1
 80049b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b6:	689a      	ldr	r2, [r3, #8]
 80049b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	431a      	orrs	r2, r3
 80049c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	431a      	orrs	r2, r3
 80049c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80049e0:	f021 010c 	bic.w	r1, r1, #12
 80049e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80049ee:	430b      	orrs	r3, r1
 80049f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80049fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a02:	6999      	ldr	r1, [r3, #24]
 8004a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	ea40 0301 	orr.w	r3, r0, r1
 8004a0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	4b8f      	ldr	r3, [pc, #572]	@ (8004c54 <UART_SetConfig+0x2cc>)
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d005      	beq.n	8004a28 <UART_SetConfig+0xa0>
 8004a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	4b8d      	ldr	r3, [pc, #564]	@ (8004c58 <UART_SetConfig+0x2d0>)
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d104      	bne.n	8004a32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a28:	f7fd fed2 	bl	80027d0 <HAL_RCC_GetPCLK2Freq>
 8004a2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004a30:	e003      	b.n	8004a3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a32:	f7fd feb9 	bl	80027a8 <HAL_RCC_GetPCLK1Freq>
 8004a36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a44:	f040 810c 	bne.w	8004c60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	462b      	mov	r3, r5
 8004a5e:	1891      	adds	r1, r2, r2
 8004a60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004a62:	415b      	adcs	r3, r3
 8004a64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	eb12 0801 	adds.w	r8, r2, r1
 8004a70:	4629      	mov	r1, r5
 8004a72:	eb43 0901 	adc.w	r9, r3, r1
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	f04f 0300 	mov.w	r3, #0
 8004a7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a8a:	4690      	mov	r8, r2
 8004a8c:	4699      	mov	r9, r3
 8004a8e:	4623      	mov	r3, r4
 8004a90:	eb18 0303 	adds.w	r3, r8, r3
 8004a94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a98:	462b      	mov	r3, r5
 8004a9a:	eb49 0303 	adc.w	r3, r9, r3
 8004a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004aae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ab2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	18db      	adds	r3, r3, r3
 8004aba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004abc:	4613      	mov	r3, r2
 8004abe:	eb42 0303 	adc.w	r3, r2, r3
 8004ac2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ac4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ac8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004acc:	f7fb fb9a 	bl	8000204 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4b61      	ldr	r3, [pc, #388]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004ad6:	fba3 2302 	umull	r2, r3, r3, r2
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	011c      	lsls	r4, r3, #4
 8004ade:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ae8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004aec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004af0:	4642      	mov	r2, r8
 8004af2:	464b      	mov	r3, r9
 8004af4:	1891      	adds	r1, r2, r2
 8004af6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004af8:	415b      	adcs	r3, r3
 8004afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004afc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b00:	4641      	mov	r1, r8
 8004b02:	eb12 0a01 	adds.w	sl, r2, r1
 8004b06:	4649      	mov	r1, r9
 8004b08:	eb43 0b01 	adc.w	fp, r3, r1
 8004b0c:	f04f 0200 	mov.w	r2, #0
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b20:	4692      	mov	sl, r2
 8004b22:	469b      	mov	fp, r3
 8004b24:	4643      	mov	r3, r8
 8004b26:	eb1a 0303 	adds.w	r3, sl, r3
 8004b2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b2e:	464b      	mov	r3, r9
 8004b30:	eb4b 0303 	adc.w	r3, fp, r3
 8004b34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	18db      	adds	r3, r3, r3
 8004b50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b52:	4613      	mov	r3, r2
 8004b54:	eb42 0303 	adc.w	r3, r2, r3
 8004b58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004b5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004b62:	f7fb fb4f 	bl	8000204 <__aeabi_uldivmod>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b72:	095b      	lsrs	r3, r3, #5
 8004b74:	2264      	movs	r2, #100	@ 0x64
 8004b76:	fb02 f303 	mul.w	r3, r2, r3
 8004b7a:	1acb      	subs	r3, r1, r3
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b82:	4b36      	ldr	r3, [pc, #216]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004b84:	fba3 2302 	umull	r2, r3, r3, r2
 8004b88:	095b      	lsrs	r3, r3, #5
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b90:	441c      	add	r4, r3
 8004b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b96:	2200      	movs	r2, #0
 8004b98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ba0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	1891      	adds	r1, r2, r2
 8004baa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004bac:	415b      	adcs	r3, r3
 8004bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004bb4:	4641      	mov	r1, r8
 8004bb6:	1851      	adds	r1, r2, r1
 8004bb8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004bba:	4649      	mov	r1, r9
 8004bbc:	414b      	adcs	r3, r1
 8004bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004bcc:	4659      	mov	r1, fp
 8004bce:	00cb      	lsls	r3, r1, #3
 8004bd0:	4651      	mov	r1, sl
 8004bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bd6:	4651      	mov	r1, sl
 8004bd8:	00ca      	lsls	r2, r1, #3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4603      	mov	r3, r0
 8004be0:	4642      	mov	r2, r8
 8004be2:	189b      	adds	r3, r3, r2
 8004be4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004be8:	464b      	mov	r3, r9
 8004bea:	460a      	mov	r2, r1
 8004bec:	eb42 0303 	adc.w	r3, r2, r3
 8004bf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004c04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c08:	460b      	mov	r3, r1
 8004c0a:	18db      	adds	r3, r3, r3
 8004c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c0e:	4613      	mov	r3, r2
 8004c10:	eb42 0303 	adc.w	r3, r2, r3
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004c1e:	f7fb faf1 	bl	8000204 <__aeabi_uldivmod>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4b0d      	ldr	r3, [pc, #52]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004c28:	fba3 1302 	umull	r1, r3, r3, r2
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	2164      	movs	r1, #100	@ 0x64
 8004c30:	fb01 f303 	mul.w	r3, r1, r3
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	3332      	adds	r3, #50	@ 0x32
 8004c3a:	4a08      	ldr	r2, [pc, #32]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	f003 0207 	and.w	r2, r3, #7
 8004c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4422      	add	r2, r4
 8004c4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c50:	e106      	b.n	8004e60 <UART_SetConfig+0x4d8>
 8004c52:	bf00      	nop
 8004c54:	40011000 	.word	0x40011000
 8004c58:	40011400 	.word	0x40011400
 8004c5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c64:	2200      	movs	r2, #0
 8004c66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004c6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004c72:	4642      	mov	r2, r8
 8004c74:	464b      	mov	r3, r9
 8004c76:	1891      	adds	r1, r2, r2
 8004c78:	6239      	str	r1, [r7, #32]
 8004c7a:	415b      	adcs	r3, r3
 8004c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c82:	4641      	mov	r1, r8
 8004c84:	1854      	adds	r4, r2, r1
 8004c86:	4649      	mov	r1, r9
 8004c88:	eb43 0501 	adc.w	r5, r3, r1
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	00eb      	lsls	r3, r5, #3
 8004c96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c9a:	00e2      	lsls	r2, r4, #3
 8004c9c:	4614      	mov	r4, r2
 8004c9e:	461d      	mov	r5, r3
 8004ca0:	4643      	mov	r3, r8
 8004ca2:	18e3      	adds	r3, r4, r3
 8004ca4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ca8:	464b      	mov	r3, r9
 8004caa:	eb45 0303 	adc.w	r3, r5, r3
 8004cae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004cbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	f04f 0300 	mov.w	r3, #0
 8004cca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004cce:	4629      	mov	r1, r5
 8004cd0:	008b      	lsls	r3, r1, #2
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cd8:	4621      	mov	r1, r4
 8004cda:	008a      	lsls	r2, r1, #2
 8004cdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ce0:	f7fb fa90 	bl	8000204 <__aeabi_uldivmod>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	460b      	mov	r3, r1
 8004ce8:	4b60      	ldr	r3, [pc, #384]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004cea:	fba3 2302 	umull	r2, r3, r3, r2
 8004cee:	095b      	lsrs	r3, r3, #5
 8004cf0:	011c      	lsls	r4, r3, #4
 8004cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004d04:	4642      	mov	r2, r8
 8004d06:	464b      	mov	r3, r9
 8004d08:	1891      	adds	r1, r2, r2
 8004d0a:	61b9      	str	r1, [r7, #24]
 8004d0c:	415b      	adcs	r3, r3
 8004d0e:	61fb      	str	r3, [r7, #28]
 8004d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d14:	4641      	mov	r1, r8
 8004d16:	1851      	adds	r1, r2, r1
 8004d18:	6139      	str	r1, [r7, #16]
 8004d1a:	4649      	mov	r1, r9
 8004d1c:	414b      	adcs	r3, r1
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	f04f 0300 	mov.w	r3, #0
 8004d28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d2c:	4659      	mov	r1, fp
 8004d2e:	00cb      	lsls	r3, r1, #3
 8004d30:	4651      	mov	r1, sl
 8004d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d36:	4651      	mov	r1, sl
 8004d38:	00ca      	lsls	r2, r1, #3
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	4603      	mov	r3, r0
 8004d40:	4642      	mov	r2, r8
 8004d42:	189b      	adds	r3, r3, r2
 8004d44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d48:	464b      	mov	r3, r9
 8004d4a:	460a      	mov	r2, r1
 8004d4c:	eb42 0303 	adc.w	r3, r2, r3
 8004d50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d60:	f04f 0200 	mov.w	r2, #0
 8004d64:	f04f 0300 	mov.w	r3, #0
 8004d68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	008b      	lsls	r3, r1, #2
 8004d70:	4641      	mov	r1, r8
 8004d72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d76:	4641      	mov	r1, r8
 8004d78:	008a      	lsls	r2, r1, #2
 8004d7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004d7e:	f7fb fa41 	bl	8000204 <__aeabi_uldivmod>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	4611      	mov	r1, r2
 8004d88:	4b38      	ldr	r3, [pc, #224]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004d8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d8e:	095b      	lsrs	r3, r3, #5
 8004d90:	2264      	movs	r2, #100	@ 0x64
 8004d92:	fb02 f303 	mul.w	r3, r2, r3
 8004d96:	1acb      	subs	r3, r1, r3
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	3332      	adds	r3, #50	@ 0x32
 8004d9c:	4a33      	ldr	r2, [pc, #204]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004da2:	095b      	lsrs	r3, r3, #5
 8004da4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004da8:	441c      	add	r4, r3
 8004daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dae:	2200      	movs	r2, #0
 8004db0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004db2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004db4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004db8:	4642      	mov	r2, r8
 8004dba:	464b      	mov	r3, r9
 8004dbc:	1891      	adds	r1, r2, r2
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	415b      	adcs	r3, r3
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dc8:	4641      	mov	r1, r8
 8004dca:	1851      	adds	r1, r2, r1
 8004dcc:	6039      	str	r1, [r7, #0]
 8004dce:	4649      	mov	r1, r9
 8004dd0:	414b      	adcs	r3, r1
 8004dd2:	607b      	str	r3, [r7, #4]
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004de0:	4659      	mov	r1, fp
 8004de2:	00cb      	lsls	r3, r1, #3
 8004de4:	4651      	mov	r1, sl
 8004de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dea:	4651      	mov	r1, sl
 8004dec:	00ca      	lsls	r2, r1, #3
 8004dee:	4610      	mov	r0, r2
 8004df0:	4619      	mov	r1, r3
 8004df2:	4603      	mov	r3, r0
 8004df4:	4642      	mov	r2, r8
 8004df6:	189b      	adds	r3, r3, r2
 8004df8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dfa:	464b      	mov	r3, r9
 8004dfc:	460a      	mov	r2, r1
 8004dfe:	eb42 0303 	adc.w	r3, r2, r3
 8004e02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	008b      	lsls	r3, r1, #2
 8004e20:	4641      	mov	r1, r8
 8004e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e26:	4641      	mov	r1, r8
 8004e28:	008a      	lsls	r2, r1, #2
 8004e2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004e2e:	f7fb f9e9 	bl	8000204 <__aeabi_uldivmod>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4b0d      	ldr	r3, [pc, #52]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004e38:	fba3 1302 	umull	r1, r3, r3, r2
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	2164      	movs	r1, #100	@ 0x64
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	011b      	lsls	r3, r3, #4
 8004e48:	3332      	adds	r3, #50	@ 0x32
 8004e4a:	4a08      	ldr	r2, [pc, #32]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	f003 020f 	and.w	r2, r3, #15
 8004e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4422      	add	r2, r4
 8004e5e:	609a      	str	r2, [r3, #8]
}
 8004e60:	bf00      	nop
 8004e62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004e66:	46bd      	mov	sp, r7
 8004e68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e6c:	51eb851f 	.word	0x51eb851f

08004e70 <memset>:
 8004e70:	4402      	add	r2, r0
 8004e72:	4603      	mov	r3, r0
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d100      	bne.n	8004e7a <memset+0xa>
 8004e78:	4770      	bx	lr
 8004e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e7e:	e7f9      	b.n	8004e74 <memset+0x4>

08004e80 <__libc_init_array>:
 8004e80:	b570      	push	{r4, r5, r6, lr}
 8004e82:	4d0d      	ldr	r5, [pc, #52]	@ (8004eb8 <__libc_init_array+0x38>)
 8004e84:	4c0d      	ldr	r4, [pc, #52]	@ (8004ebc <__libc_init_array+0x3c>)
 8004e86:	1b64      	subs	r4, r4, r5
 8004e88:	10a4      	asrs	r4, r4, #2
 8004e8a:	2600      	movs	r6, #0
 8004e8c:	42a6      	cmp	r6, r4
 8004e8e:	d109      	bne.n	8004ea4 <__libc_init_array+0x24>
 8004e90:	4d0b      	ldr	r5, [pc, #44]	@ (8004ec0 <__libc_init_array+0x40>)
 8004e92:	4c0c      	ldr	r4, [pc, #48]	@ (8004ec4 <__libc_init_array+0x44>)
 8004e94:	f000 fd52 	bl	800593c <_init>
 8004e98:	1b64      	subs	r4, r4, r5
 8004e9a:	10a4      	asrs	r4, r4, #2
 8004e9c:	2600      	movs	r6, #0
 8004e9e:	42a6      	cmp	r6, r4
 8004ea0:	d105      	bne.n	8004eae <__libc_init_array+0x2e>
 8004ea2:	bd70      	pop	{r4, r5, r6, pc}
 8004ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ea8:	4798      	blx	r3
 8004eaa:	3601      	adds	r6, #1
 8004eac:	e7ee      	b.n	8004e8c <__libc_init_array+0xc>
 8004eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eb2:	4798      	blx	r3
 8004eb4:	3601      	adds	r6, #1
 8004eb6:	e7f2      	b.n	8004e9e <__libc_init_array+0x1e>
 8004eb8:	08005d4c 	.word	0x08005d4c
 8004ebc:	08005d4c 	.word	0x08005d4c
 8004ec0:	08005d4c 	.word	0x08005d4c
 8004ec4:	08005d50 	.word	0x08005d50

08004ec8 <sinf>:
 8004ec8:	ee10 3a10 	vmov	r3, s0
 8004ecc:	b507      	push	{r0, r1, r2, lr}
 8004ece:	4a1f      	ldr	r2, [pc, #124]	@ (8004f4c <sinf+0x84>)
 8004ed0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d807      	bhi.n	8004ee8 <sinf+0x20>
 8004ed8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8004f50 <sinf+0x88>
 8004edc:	2000      	movs	r0, #0
 8004ede:	b003      	add	sp, #12
 8004ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ee4:	f000 b88e 	b.w	8005004 <__kernel_sinf>
 8004ee8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004eec:	d304      	bcc.n	8004ef8 <sinf+0x30>
 8004eee:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004ef2:	b003      	add	sp, #12
 8004ef4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ef8:	4668      	mov	r0, sp
 8004efa:	f000 f8cb 	bl	8005094 <__ieee754_rem_pio2f>
 8004efe:	f000 0003 	and.w	r0, r0, #3
 8004f02:	2801      	cmp	r0, #1
 8004f04:	d00a      	beq.n	8004f1c <sinf+0x54>
 8004f06:	2802      	cmp	r0, #2
 8004f08:	d00f      	beq.n	8004f2a <sinf+0x62>
 8004f0a:	b9c0      	cbnz	r0, 8004f3e <sinf+0x76>
 8004f0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004f10:	ed9d 0a00 	vldr	s0, [sp]
 8004f14:	2001      	movs	r0, #1
 8004f16:	f000 f875 	bl	8005004 <__kernel_sinf>
 8004f1a:	e7ea      	b.n	8004ef2 <sinf+0x2a>
 8004f1c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004f20:	ed9d 0a00 	vldr	s0, [sp]
 8004f24:	f000 f816 	bl	8004f54 <__kernel_cosf>
 8004f28:	e7e3      	b.n	8004ef2 <sinf+0x2a>
 8004f2a:	eddd 0a01 	vldr	s1, [sp, #4]
 8004f2e:	ed9d 0a00 	vldr	s0, [sp]
 8004f32:	2001      	movs	r0, #1
 8004f34:	f000 f866 	bl	8005004 <__kernel_sinf>
 8004f38:	eeb1 0a40 	vneg.f32	s0, s0
 8004f3c:	e7d9      	b.n	8004ef2 <sinf+0x2a>
 8004f3e:	eddd 0a01 	vldr	s1, [sp, #4]
 8004f42:	ed9d 0a00 	vldr	s0, [sp]
 8004f46:	f000 f805 	bl	8004f54 <__kernel_cosf>
 8004f4a:	e7f5      	b.n	8004f38 <sinf+0x70>
 8004f4c:	3f490fd8 	.word	0x3f490fd8
 8004f50:	00000000 	.word	0x00000000

08004f54 <__kernel_cosf>:
 8004f54:	ee10 3a10 	vmov	r3, s0
 8004f58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f5c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004f60:	eef0 6a40 	vmov.f32	s13, s0
 8004f64:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004f68:	d204      	bcs.n	8004f74 <__kernel_cosf+0x20>
 8004f6a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004f6e:	ee17 2a90 	vmov	r2, s15
 8004f72:	b342      	cbz	r2, 8004fc6 <__kernel_cosf+0x72>
 8004f74:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004f78:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8004fe4 <__kernel_cosf+0x90>
 8004f7c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004fe8 <__kernel_cosf+0x94>
 8004f80:	4a1a      	ldr	r2, [pc, #104]	@ (8004fec <__kernel_cosf+0x98>)
 8004f82:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004f86:	4293      	cmp	r3, r2
 8004f88:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004ff0 <__kernel_cosf+0x9c>
 8004f8c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004f90:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8004ff4 <__kernel_cosf+0xa0>
 8004f94:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004f98:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004ff8 <__kernel_cosf+0xa4>
 8004f9c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004fa0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8004ffc <__kernel_cosf+0xa8>
 8004fa4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004fa8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8004fac:	ee26 6a07 	vmul.f32	s12, s12, s14
 8004fb0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004fb4:	eee7 0a06 	vfma.f32	s1, s14, s12
 8004fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fbc:	d804      	bhi.n	8004fc8 <__kernel_cosf+0x74>
 8004fbe:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004fc2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004fc6:	4770      	bx	lr
 8004fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8005000 <__kernel_cosf+0xac>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	bf9a      	itte	ls
 8004fce:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8004fd2:	ee07 3a10 	vmovls	s14, r3
 8004fd6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8004fda:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004fde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004fe2:	e7ec      	b.n	8004fbe <__kernel_cosf+0x6a>
 8004fe4:	ad47d74e 	.word	0xad47d74e
 8004fe8:	310f74f6 	.word	0x310f74f6
 8004fec:	3e999999 	.word	0x3e999999
 8004ff0:	b493f27c 	.word	0xb493f27c
 8004ff4:	37d00d01 	.word	0x37d00d01
 8004ff8:	bab60b61 	.word	0xbab60b61
 8004ffc:	3d2aaaab 	.word	0x3d2aaaab
 8005000:	3f480000 	.word	0x3f480000

08005004 <__kernel_sinf>:
 8005004:	ee10 3a10 	vmov	r3, s0
 8005008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800500c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005010:	d204      	bcs.n	800501c <__kernel_sinf+0x18>
 8005012:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005016:	ee17 3a90 	vmov	r3, s15
 800501a:	b35b      	cbz	r3, 8005074 <__kernel_sinf+0x70>
 800501c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005020:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005078 <__kernel_sinf+0x74>
 8005024:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800507c <__kernel_sinf+0x78>
 8005028:	eea7 6a27 	vfma.f32	s12, s14, s15
 800502c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8005080 <__kernel_sinf+0x7c>
 8005030:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005034:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8005084 <__kernel_sinf+0x80>
 8005038:	eea7 6a87 	vfma.f32	s12, s15, s14
 800503c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8005088 <__kernel_sinf+0x84>
 8005040:	ee60 6a07 	vmul.f32	s13, s0, s14
 8005044:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005048:	b930      	cbnz	r0, 8005058 <__kernel_sinf+0x54>
 800504a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800508c <__kernel_sinf+0x88>
 800504e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005052:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005056:	4770      	bx	lr
 8005058:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800505c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005060:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005064:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8005068:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005090 <__kernel_sinf+0x8c>
 800506c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8005070:	ee30 0a60 	vsub.f32	s0, s0, s1
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	2f2ec9d3 	.word	0x2f2ec9d3
 800507c:	b2d72f34 	.word	0xb2d72f34
 8005080:	3638ef1b 	.word	0x3638ef1b
 8005084:	b9500d01 	.word	0xb9500d01
 8005088:	3c088889 	.word	0x3c088889
 800508c:	be2aaaab 	.word	0xbe2aaaab
 8005090:	3e2aaaab 	.word	0x3e2aaaab

08005094 <__ieee754_rem_pio2f>:
 8005094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005096:	ee10 6a10 	vmov	r6, s0
 800509a:	4b88      	ldr	r3, [pc, #544]	@ (80052bc <__ieee754_rem_pio2f+0x228>)
 800509c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80050a0:	429d      	cmp	r5, r3
 80050a2:	b087      	sub	sp, #28
 80050a4:	4604      	mov	r4, r0
 80050a6:	d805      	bhi.n	80050b4 <__ieee754_rem_pio2f+0x20>
 80050a8:	2300      	movs	r3, #0
 80050aa:	ed80 0a00 	vstr	s0, [r0]
 80050ae:	6043      	str	r3, [r0, #4]
 80050b0:	2000      	movs	r0, #0
 80050b2:	e022      	b.n	80050fa <__ieee754_rem_pio2f+0x66>
 80050b4:	4b82      	ldr	r3, [pc, #520]	@ (80052c0 <__ieee754_rem_pio2f+0x22c>)
 80050b6:	429d      	cmp	r5, r3
 80050b8:	d83a      	bhi.n	8005130 <__ieee754_rem_pio2f+0x9c>
 80050ba:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80050be:	2e00      	cmp	r6, #0
 80050c0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80052c4 <__ieee754_rem_pio2f+0x230>
 80050c4:	4a80      	ldr	r2, [pc, #512]	@ (80052c8 <__ieee754_rem_pio2f+0x234>)
 80050c6:	f023 030f 	bic.w	r3, r3, #15
 80050ca:	dd18      	ble.n	80050fe <__ieee754_rem_pio2f+0x6a>
 80050cc:	4293      	cmp	r3, r2
 80050ce:	ee70 7a47 	vsub.f32	s15, s0, s14
 80050d2:	bf09      	itett	eq
 80050d4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80052cc <__ieee754_rem_pio2f+0x238>
 80050d8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80052d0 <__ieee754_rem_pio2f+0x23c>
 80050dc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80052d4 <__ieee754_rem_pio2f+0x240>
 80050e0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80050e4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80050e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80050ec:	ed80 7a00 	vstr	s14, [r0]
 80050f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80050f4:	edc0 7a01 	vstr	s15, [r0, #4]
 80050f8:	2001      	movs	r0, #1
 80050fa:	b007      	add	sp, #28
 80050fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050fe:	4293      	cmp	r3, r2
 8005100:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005104:	bf09      	itett	eq
 8005106:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80052cc <__ieee754_rem_pio2f+0x238>
 800510a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80052d0 <__ieee754_rem_pio2f+0x23c>
 800510e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80052d4 <__ieee754_rem_pio2f+0x240>
 8005112:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8005116:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800511a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800511e:	ed80 7a00 	vstr	s14, [r0]
 8005122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005126:	edc0 7a01 	vstr	s15, [r0, #4]
 800512a:	f04f 30ff 	mov.w	r0, #4294967295
 800512e:	e7e4      	b.n	80050fa <__ieee754_rem_pio2f+0x66>
 8005130:	4b69      	ldr	r3, [pc, #420]	@ (80052d8 <__ieee754_rem_pio2f+0x244>)
 8005132:	429d      	cmp	r5, r3
 8005134:	d873      	bhi.n	800521e <__ieee754_rem_pio2f+0x18a>
 8005136:	f000 f8dd 	bl	80052f4 <fabsf>
 800513a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80052dc <__ieee754_rem_pio2f+0x248>
 800513e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005142:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800514a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800514e:	ee17 0a90 	vmov	r0, s15
 8005152:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80052c4 <__ieee754_rem_pio2f+0x230>
 8005156:	eea7 0a67 	vfms.f32	s0, s14, s15
 800515a:	281f      	cmp	r0, #31
 800515c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80052d0 <__ieee754_rem_pio2f+0x23c>
 8005160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005164:	eeb1 6a47 	vneg.f32	s12, s14
 8005168:	ee70 6a67 	vsub.f32	s13, s0, s15
 800516c:	ee16 1a90 	vmov	r1, s13
 8005170:	dc09      	bgt.n	8005186 <__ieee754_rem_pio2f+0xf2>
 8005172:	4a5b      	ldr	r2, [pc, #364]	@ (80052e0 <__ieee754_rem_pio2f+0x24c>)
 8005174:	1e47      	subs	r7, r0, #1
 8005176:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800517a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800517e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005182:	4293      	cmp	r3, r2
 8005184:	d107      	bne.n	8005196 <__ieee754_rem_pio2f+0x102>
 8005186:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800518a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800518e:	2a08      	cmp	r2, #8
 8005190:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005194:	dc14      	bgt.n	80051c0 <__ieee754_rem_pio2f+0x12c>
 8005196:	6021      	str	r1, [r4, #0]
 8005198:	ed94 7a00 	vldr	s14, [r4]
 800519c:	ee30 0a47 	vsub.f32	s0, s0, s14
 80051a0:	2e00      	cmp	r6, #0
 80051a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80051a6:	ed84 0a01 	vstr	s0, [r4, #4]
 80051aa:	daa6      	bge.n	80050fa <__ieee754_rem_pio2f+0x66>
 80051ac:	eeb1 7a47 	vneg.f32	s14, s14
 80051b0:	eeb1 0a40 	vneg.f32	s0, s0
 80051b4:	ed84 7a00 	vstr	s14, [r4]
 80051b8:	ed84 0a01 	vstr	s0, [r4, #4]
 80051bc:	4240      	negs	r0, r0
 80051be:	e79c      	b.n	80050fa <__ieee754_rem_pio2f+0x66>
 80051c0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80052cc <__ieee754_rem_pio2f+0x238>
 80051c4:	eef0 6a40 	vmov.f32	s13, s0
 80051c8:	eee6 6a25 	vfma.f32	s13, s12, s11
 80051cc:	ee70 7a66 	vsub.f32	s15, s0, s13
 80051d0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80051d4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80052d4 <__ieee754_rem_pio2f+0x240>
 80051d8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80051dc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80051e0:	ee15 2a90 	vmov	r2, s11
 80051e4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80051e8:	1a5b      	subs	r3, r3, r1
 80051ea:	2b19      	cmp	r3, #25
 80051ec:	dc04      	bgt.n	80051f8 <__ieee754_rem_pio2f+0x164>
 80051ee:	edc4 5a00 	vstr	s11, [r4]
 80051f2:	eeb0 0a66 	vmov.f32	s0, s13
 80051f6:	e7cf      	b.n	8005198 <__ieee754_rem_pio2f+0x104>
 80051f8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80052e4 <__ieee754_rem_pio2f+0x250>
 80051fc:	eeb0 0a66 	vmov.f32	s0, s13
 8005200:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005204:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005208:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80052e8 <__ieee754_rem_pio2f+0x254>
 800520c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005210:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005214:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005218:	ed84 7a00 	vstr	s14, [r4]
 800521c:	e7bc      	b.n	8005198 <__ieee754_rem_pio2f+0x104>
 800521e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8005222:	d306      	bcc.n	8005232 <__ieee754_rem_pio2f+0x19e>
 8005224:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005228:	edc0 7a01 	vstr	s15, [r0, #4]
 800522c:	edc0 7a00 	vstr	s15, [r0]
 8005230:	e73e      	b.n	80050b0 <__ieee754_rem_pio2f+0x1c>
 8005232:	15ea      	asrs	r2, r5, #23
 8005234:	3a86      	subs	r2, #134	@ 0x86
 8005236:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800523a:	ee07 3a90 	vmov	s15, r3
 800523e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005242:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80052ec <__ieee754_rem_pio2f+0x258>
 8005246:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800524a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800524e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8005252:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005256:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800525a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800525e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005262:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005266:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800526a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800526e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005272:	edcd 7a05 	vstr	s15, [sp, #20]
 8005276:	d11e      	bne.n	80052b6 <__ieee754_rem_pio2f+0x222>
 8005278:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800527c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005280:	bf0c      	ite	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	2302      	movne	r3, #2
 8005286:	491a      	ldr	r1, [pc, #104]	@ (80052f0 <__ieee754_rem_pio2f+0x25c>)
 8005288:	9101      	str	r1, [sp, #4]
 800528a:	2102      	movs	r1, #2
 800528c:	9100      	str	r1, [sp, #0]
 800528e:	a803      	add	r0, sp, #12
 8005290:	4621      	mov	r1, r4
 8005292:	f000 f837 	bl	8005304 <__kernel_rem_pio2f>
 8005296:	2e00      	cmp	r6, #0
 8005298:	f6bf af2f 	bge.w	80050fa <__ieee754_rem_pio2f+0x66>
 800529c:	edd4 7a00 	vldr	s15, [r4]
 80052a0:	eef1 7a67 	vneg.f32	s15, s15
 80052a4:	edc4 7a00 	vstr	s15, [r4]
 80052a8:	edd4 7a01 	vldr	s15, [r4, #4]
 80052ac:	eef1 7a67 	vneg.f32	s15, s15
 80052b0:	edc4 7a01 	vstr	s15, [r4, #4]
 80052b4:	e782      	b.n	80051bc <__ieee754_rem_pio2f+0x128>
 80052b6:	2303      	movs	r3, #3
 80052b8:	e7e5      	b.n	8005286 <__ieee754_rem_pio2f+0x1f2>
 80052ba:	bf00      	nop
 80052bc:	3f490fd8 	.word	0x3f490fd8
 80052c0:	4016cbe3 	.word	0x4016cbe3
 80052c4:	3fc90f80 	.word	0x3fc90f80
 80052c8:	3fc90fd0 	.word	0x3fc90fd0
 80052cc:	37354400 	.word	0x37354400
 80052d0:	37354443 	.word	0x37354443
 80052d4:	2e85a308 	.word	0x2e85a308
 80052d8:	43490f80 	.word	0x43490f80
 80052dc:	3f22f984 	.word	0x3f22f984
 80052e0:	08005974 	.word	0x08005974
 80052e4:	2e85a300 	.word	0x2e85a300
 80052e8:	248d3132 	.word	0x248d3132
 80052ec:	43800000 	.word	0x43800000
 80052f0:	080059f4 	.word	0x080059f4

080052f4 <fabsf>:
 80052f4:	ee10 3a10 	vmov	r3, s0
 80052f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052fc:	ee00 3a10 	vmov	s0, r3
 8005300:	4770      	bx	lr
	...

08005304 <__kernel_rem_pio2f>:
 8005304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005308:	ed2d 8b04 	vpush	{d8-d9}
 800530c:	b0d9      	sub	sp, #356	@ 0x164
 800530e:	4690      	mov	r8, r2
 8005310:	9001      	str	r0, [sp, #4]
 8005312:	4ab9      	ldr	r2, [pc, #740]	@ (80055f8 <__kernel_rem_pio2f+0x2f4>)
 8005314:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8005316:	f118 0f04 	cmn.w	r8, #4
 800531a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800531e:	460f      	mov	r7, r1
 8005320:	f103 3bff 	add.w	fp, r3, #4294967295
 8005324:	db27      	blt.n	8005376 <__kernel_rem_pio2f+0x72>
 8005326:	f1b8 0203 	subs.w	r2, r8, #3
 800532a:	bf48      	it	mi
 800532c:	f108 0204 	addmi.w	r2, r8, #4
 8005330:	10d2      	asrs	r2, r2, #3
 8005332:	1c55      	adds	r5, r2, #1
 8005334:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005336:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8005608 <__kernel_rem_pio2f+0x304>
 800533a:	00e8      	lsls	r0, r5, #3
 800533c:	eba2 060b 	sub.w	r6, r2, fp
 8005340:	9002      	str	r0, [sp, #8]
 8005342:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005346:	eb0a 0c0b 	add.w	ip, sl, fp
 800534a:	ac1c      	add	r4, sp, #112	@ 0x70
 800534c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8005350:	2000      	movs	r0, #0
 8005352:	4560      	cmp	r0, ip
 8005354:	dd11      	ble.n	800537a <__kernel_rem_pio2f+0x76>
 8005356:	a91c      	add	r1, sp, #112	@ 0x70
 8005358:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800535c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8005360:	f04f 0c00 	mov.w	ip, #0
 8005364:	45d4      	cmp	ip, sl
 8005366:	dc27      	bgt.n	80053b8 <__kernel_rem_pio2f+0xb4>
 8005368:	f8dd e004 	ldr.w	lr, [sp, #4]
 800536c:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8005608 <__kernel_rem_pio2f+0x304>
 8005370:	4606      	mov	r6, r0
 8005372:	2400      	movs	r4, #0
 8005374:	e016      	b.n	80053a4 <__kernel_rem_pio2f+0xa0>
 8005376:	2200      	movs	r2, #0
 8005378:	e7db      	b.n	8005332 <__kernel_rem_pio2f+0x2e>
 800537a:	42c6      	cmn	r6, r0
 800537c:	bf5d      	ittte	pl
 800537e:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8005382:	ee07 1a90 	vmovpl	s15, r1
 8005386:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800538a:	eef0 7a47 	vmovmi.f32	s15, s14
 800538e:	ece4 7a01 	vstmia	r4!, {s15}
 8005392:	3001      	adds	r0, #1
 8005394:	e7dd      	b.n	8005352 <__kernel_rem_pio2f+0x4e>
 8005396:	ecfe 6a01 	vldmia	lr!, {s13}
 800539a:	ed96 7a00 	vldr	s14, [r6]
 800539e:	eee6 7a87 	vfma.f32	s15, s13, s14
 80053a2:	3401      	adds	r4, #1
 80053a4:	455c      	cmp	r4, fp
 80053a6:	f1a6 0604 	sub.w	r6, r6, #4
 80053aa:	ddf4      	ble.n	8005396 <__kernel_rem_pio2f+0x92>
 80053ac:	ece9 7a01 	vstmia	r9!, {s15}
 80053b0:	f10c 0c01 	add.w	ip, ip, #1
 80053b4:	3004      	adds	r0, #4
 80053b6:	e7d5      	b.n	8005364 <__kernel_rem_pio2f+0x60>
 80053b8:	a908      	add	r1, sp, #32
 80053ba:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80053be:	9104      	str	r1, [sp, #16]
 80053c0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80053c2:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8005604 <__kernel_rem_pio2f+0x300>
 80053c6:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8005600 <__kernel_rem_pio2f+0x2fc>
 80053ca:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80053ce:	9203      	str	r2, [sp, #12]
 80053d0:	4654      	mov	r4, sl
 80053d2:	00a2      	lsls	r2, r4, #2
 80053d4:	9205      	str	r2, [sp, #20]
 80053d6:	aa58      	add	r2, sp, #352	@ 0x160
 80053d8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80053dc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80053e0:	a944      	add	r1, sp, #272	@ 0x110
 80053e2:	aa08      	add	r2, sp, #32
 80053e4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80053e8:	4694      	mov	ip, r2
 80053ea:	4626      	mov	r6, r4
 80053ec:	2e00      	cmp	r6, #0
 80053ee:	f1a0 0004 	sub.w	r0, r0, #4
 80053f2:	dc4c      	bgt.n	800548e <__kernel_rem_pio2f+0x18a>
 80053f4:	4628      	mov	r0, r5
 80053f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80053fa:	f000 f9f5 	bl	80057e8 <scalbnf>
 80053fe:	eeb0 8a40 	vmov.f32	s16, s0
 8005402:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005406:	ee28 0a00 	vmul.f32	s0, s16, s0
 800540a:	f000 fa53 	bl	80058b4 <floorf>
 800540e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8005412:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005416:	2d00      	cmp	r5, #0
 8005418:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800541c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005420:	ee17 9a90 	vmov	r9, s15
 8005424:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005428:	ee38 8a67 	vsub.f32	s16, s16, s15
 800542c:	dd41      	ble.n	80054b2 <__kernel_rem_pio2f+0x1ae>
 800542e:	f104 3cff 	add.w	ip, r4, #4294967295
 8005432:	a908      	add	r1, sp, #32
 8005434:	f1c5 0e08 	rsb	lr, r5, #8
 8005438:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800543c:	fa46 f00e 	asr.w	r0, r6, lr
 8005440:	4481      	add	r9, r0
 8005442:	fa00 f00e 	lsl.w	r0, r0, lr
 8005446:	1a36      	subs	r6, r6, r0
 8005448:	f1c5 0007 	rsb	r0, r5, #7
 800544c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005450:	4106      	asrs	r6, r0
 8005452:	2e00      	cmp	r6, #0
 8005454:	dd3c      	ble.n	80054d0 <__kernel_rem_pio2f+0x1cc>
 8005456:	f04f 0e00 	mov.w	lr, #0
 800545a:	f109 0901 	add.w	r9, r9, #1
 800545e:	4670      	mov	r0, lr
 8005460:	4574      	cmp	r4, lr
 8005462:	dc68      	bgt.n	8005536 <__kernel_rem_pio2f+0x232>
 8005464:	2d00      	cmp	r5, #0
 8005466:	dd03      	ble.n	8005470 <__kernel_rem_pio2f+0x16c>
 8005468:	2d01      	cmp	r5, #1
 800546a:	d074      	beq.n	8005556 <__kernel_rem_pio2f+0x252>
 800546c:	2d02      	cmp	r5, #2
 800546e:	d07d      	beq.n	800556c <__kernel_rem_pio2f+0x268>
 8005470:	2e02      	cmp	r6, #2
 8005472:	d12d      	bne.n	80054d0 <__kernel_rem_pio2f+0x1cc>
 8005474:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005478:	ee30 8a48 	vsub.f32	s16, s0, s16
 800547c:	b340      	cbz	r0, 80054d0 <__kernel_rem_pio2f+0x1cc>
 800547e:	4628      	mov	r0, r5
 8005480:	9306      	str	r3, [sp, #24]
 8005482:	f000 f9b1 	bl	80057e8 <scalbnf>
 8005486:	9b06      	ldr	r3, [sp, #24]
 8005488:	ee38 8a40 	vsub.f32	s16, s16, s0
 800548c:	e020      	b.n	80054d0 <__kernel_rem_pio2f+0x1cc>
 800548e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8005492:	3e01      	subs	r6, #1
 8005494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005498:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800549c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80054a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80054a4:	ecac 0a01 	vstmia	ip!, {s0}
 80054a8:	ed90 0a00 	vldr	s0, [r0]
 80054ac:	ee37 0a80 	vadd.f32	s0, s15, s0
 80054b0:	e79c      	b.n	80053ec <__kernel_rem_pio2f+0xe8>
 80054b2:	d105      	bne.n	80054c0 <__kernel_rem_pio2f+0x1bc>
 80054b4:	1e60      	subs	r0, r4, #1
 80054b6:	a908      	add	r1, sp, #32
 80054b8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80054bc:	11f6      	asrs	r6, r6, #7
 80054be:	e7c8      	b.n	8005452 <__kernel_rem_pio2f+0x14e>
 80054c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80054c4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80054c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054cc:	da31      	bge.n	8005532 <__kernel_rem_pio2f+0x22e>
 80054ce:	2600      	movs	r6, #0
 80054d0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80054d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d8:	f040 8098 	bne.w	800560c <__kernel_rem_pio2f+0x308>
 80054dc:	1e60      	subs	r0, r4, #1
 80054de:	2200      	movs	r2, #0
 80054e0:	4550      	cmp	r0, sl
 80054e2:	da4b      	bge.n	800557c <__kernel_rem_pio2f+0x278>
 80054e4:	2a00      	cmp	r2, #0
 80054e6:	d065      	beq.n	80055b4 <__kernel_rem_pio2f+0x2b0>
 80054e8:	3c01      	subs	r4, #1
 80054ea:	ab08      	add	r3, sp, #32
 80054ec:	3d08      	subs	r5, #8
 80054ee:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d0f8      	beq.n	80054e8 <__kernel_rem_pio2f+0x1e4>
 80054f6:	4628      	mov	r0, r5
 80054f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80054fc:	f000 f974 	bl	80057e8 <scalbnf>
 8005500:	1c63      	adds	r3, r4, #1
 8005502:	aa44      	add	r2, sp, #272	@ 0x110
 8005504:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005604 <__kernel_rem_pio2f+0x300>
 8005508:	0099      	lsls	r1, r3, #2
 800550a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800550e:	4623      	mov	r3, r4
 8005510:	2b00      	cmp	r3, #0
 8005512:	f280 80a9 	bge.w	8005668 <__kernel_rem_pio2f+0x364>
 8005516:	4623      	mov	r3, r4
 8005518:	2b00      	cmp	r3, #0
 800551a:	f2c0 80c7 	blt.w	80056ac <__kernel_rem_pio2f+0x3a8>
 800551e:	aa44      	add	r2, sp, #272	@ 0x110
 8005520:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8005524:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80055fc <__kernel_rem_pio2f+0x2f8>
 8005528:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8005608 <__kernel_rem_pio2f+0x304>
 800552c:	2000      	movs	r0, #0
 800552e:	1ae2      	subs	r2, r4, r3
 8005530:	e0b1      	b.n	8005696 <__kernel_rem_pio2f+0x392>
 8005532:	2602      	movs	r6, #2
 8005534:	e78f      	b.n	8005456 <__kernel_rem_pio2f+0x152>
 8005536:	f852 1b04 	ldr.w	r1, [r2], #4
 800553a:	b948      	cbnz	r0, 8005550 <__kernel_rem_pio2f+0x24c>
 800553c:	b121      	cbz	r1, 8005548 <__kernel_rem_pio2f+0x244>
 800553e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8005542:	f842 1c04 	str.w	r1, [r2, #-4]
 8005546:	2101      	movs	r1, #1
 8005548:	f10e 0e01 	add.w	lr, lr, #1
 800554c:	4608      	mov	r0, r1
 800554e:	e787      	b.n	8005460 <__kernel_rem_pio2f+0x15c>
 8005550:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8005554:	e7f5      	b.n	8005542 <__kernel_rem_pio2f+0x23e>
 8005556:	f104 3cff 	add.w	ip, r4, #4294967295
 800555a:	aa08      	add	r2, sp, #32
 800555c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005560:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005564:	a908      	add	r1, sp, #32
 8005566:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800556a:	e781      	b.n	8005470 <__kernel_rem_pio2f+0x16c>
 800556c:	f104 3cff 	add.w	ip, r4, #4294967295
 8005570:	aa08      	add	r2, sp, #32
 8005572:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005576:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800557a:	e7f3      	b.n	8005564 <__kernel_rem_pio2f+0x260>
 800557c:	a908      	add	r1, sp, #32
 800557e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005582:	3801      	subs	r0, #1
 8005584:	430a      	orrs	r2, r1
 8005586:	e7ab      	b.n	80054e0 <__kernel_rem_pio2f+0x1dc>
 8005588:	3201      	adds	r2, #1
 800558a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800558e:	2e00      	cmp	r6, #0
 8005590:	d0fa      	beq.n	8005588 <__kernel_rem_pio2f+0x284>
 8005592:	9905      	ldr	r1, [sp, #20]
 8005594:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8005598:	eb0d 0001 	add.w	r0, sp, r1
 800559c:	18e6      	adds	r6, r4, r3
 800559e:	a91c      	add	r1, sp, #112	@ 0x70
 80055a0:	f104 0c01 	add.w	ip, r4, #1
 80055a4:	384c      	subs	r0, #76	@ 0x4c
 80055a6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80055aa:	4422      	add	r2, r4
 80055ac:	4562      	cmp	r2, ip
 80055ae:	da04      	bge.n	80055ba <__kernel_rem_pio2f+0x2b6>
 80055b0:	4614      	mov	r4, r2
 80055b2:	e70e      	b.n	80053d2 <__kernel_rem_pio2f+0xce>
 80055b4:	9804      	ldr	r0, [sp, #16]
 80055b6:	2201      	movs	r2, #1
 80055b8:	e7e7      	b.n	800558a <__kernel_rem_pio2f+0x286>
 80055ba:	9903      	ldr	r1, [sp, #12]
 80055bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80055c0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80055c4:	9105      	str	r1, [sp, #20]
 80055c6:	ee07 1a90 	vmov	s15, r1
 80055ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055ce:	2400      	movs	r4, #0
 80055d0:	ece6 7a01 	vstmia	r6!, {s15}
 80055d4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8005608 <__kernel_rem_pio2f+0x304>
 80055d8:	46b1      	mov	r9, r6
 80055da:	455c      	cmp	r4, fp
 80055dc:	dd04      	ble.n	80055e8 <__kernel_rem_pio2f+0x2e4>
 80055de:	ece0 7a01 	vstmia	r0!, {s15}
 80055e2:	f10c 0c01 	add.w	ip, ip, #1
 80055e6:	e7e1      	b.n	80055ac <__kernel_rem_pio2f+0x2a8>
 80055e8:	ecfe 6a01 	vldmia	lr!, {s13}
 80055ec:	ed39 7a01 	vldmdb	r9!, {s14}
 80055f0:	3401      	adds	r4, #1
 80055f2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80055f6:	e7f0      	b.n	80055da <__kernel_rem_pio2f+0x2d6>
 80055f8:	08005d38 	.word	0x08005d38
 80055fc:	08005d0c 	.word	0x08005d0c
 8005600:	43800000 	.word	0x43800000
 8005604:	3b800000 	.word	0x3b800000
 8005608:	00000000 	.word	0x00000000
 800560c:	9b02      	ldr	r3, [sp, #8]
 800560e:	eeb0 0a48 	vmov.f32	s0, s16
 8005612:	eba3 0008 	sub.w	r0, r3, r8
 8005616:	f000 f8e7 	bl	80057e8 <scalbnf>
 800561a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8005600 <__kernel_rem_pio2f+0x2fc>
 800561e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8005622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005626:	db19      	blt.n	800565c <__kernel_rem_pio2f+0x358>
 8005628:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8005604 <__kernel_rem_pio2f+0x300>
 800562c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005630:	aa08      	add	r2, sp, #32
 8005632:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005636:	3508      	adds	r5, #8
 8005638:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800563c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8005640:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005644:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005648:	ee10 3a10 	vmov	r3, s0
 800564c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005650:	ee17 3a90 	vmov	r3, s15
 8005654:	3401      	adds	r4, #1
 8005656:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800565a:	e74c      	b.n	80054f6 <__kernel_rem_pio2f+0x1f2>
 800565c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005660:	aa08      	add	r2, sp, #32
 8005662:	ee10 3a10 	vmov	r3, s0
 8005666:	e7f6      	b.n	8005656 <__kernel_rem_pio2f+0x352>
 8005668:	a808      	add	r0, sp, #32
 800566a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800566e:	9001      	str	r0, [sp, #4]
 8005670:	ee07 0a90 	vmov	s15, r0
 8005674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005678:	3b01      	subs	r3, #1
 800567a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800567e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005682:	ed62 7a01 	vstmdb	r2!, {s15}
 8005686:	e743      	b.n	8005510 <__kernel_rem_pio2f+0x20c>
 8005688:	ecfc 6a01 	vldmia	ip!, {s13}
 800568c:	ecb5 7a01 	vldmia	r5!, {s14}
 8005690:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005694:	3001      	adds	r0, #1
 8005696:	4550      	cmp	r0, sl
 8005698:	dc01      	bgt.n	800569e <__kernel_rem_pio2f+0x39a>
 800569a:	4282      	cmp	r2, r0
 800569c:	daf4      	bge.n	8005688 <__kernel_rem_pio2f+0x384>
 800569e:	a858      	add	r0, sp, #352	@ 0x160
 80056a0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80056a4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80056a8:	3b01      	subs	r3, #1
 80056aa:	e735      	b.n	8005518 <__kernel_rem_pio2f+0x214>
 80056ac:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	dc09      	bgt.n	80056c6 <__kernel_rem_pio2f+0x3c2>
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	dc2b      	bgt.n	800570e <__kernel_rem_pio2f+0x40a>
 80056b6:	d044      	beq.n	8005742 <__kernel_rem_pio2f+0x43e>
 80056b8:	f009 0007 	and.w	r0, r9, #7
 80056bc:	b059      	add	sp, #356	@ 0x164
 80056be:	ecbd 8b04 	vpop	{d8-d9}
 80056c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80056c8:	2b03      	cmp	r3, #3
 80056ca:	d1f5      	bne.n	80056b8 <__kernel_rem_pio2f+0x3b4>
 80056cc:	aa30      	add	r2, sp, #192	@ 0xc0
 80056ce:	1f0b      	subs	r3, r1, #4
 80056d0:	4413      	add	r3, r2
 80056d2:	461a      	mov	r2, r3
 80056d4:	4620      	mov	r0, r4
 80056d6:	2800      	cmp	r0, #0
 80056d8:	f1a2 0204 	sub.w	r2, r2, #4
 80056dc:	dc52      	bgt.n	8005784 <__kernel_rem_pio2f+0x480>
 80056de:	4622      	mov	r2, r4
 80056e0:	2a01      	cmp	r2, #1
 80056e2:	f1a3 0304 	sub.w	r3, r3, #4
 80056e6:	dc5d      	bgt.n	80057a4 <__kernel_rem_pio2f+0x4a0>
 80056e8:	ab30      	add	r3, sp, #192	@ 0xc0
 80056ea:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8005608 <__kernel_rem_pio2f+0x304>
 80056ee:	440b      	add	r3, r1
 80056f0:	2c01      	cmp	r4, #1
 80056f2:	dc67      	bgt.n	80057c4 <__kernel_rem_pio2f+0x4c0>
 80056f4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80056f8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80056fc:	2e00      	cmp	r6, #0
 80056fe:	d167      	bne.n	80057d0 <__kernel_rem_pio2f+0x4cc>
 8005700:	edc7 6a00 	vstr	s13, [r7]
 8005704:	ed87 7a01 	vstr	s14, [r7, #4]
 8005708:	edc7 7a02 	vstr	s15, [r7, #8]
 800570c:	e7d4      	b.n	80056b8 <__kernel_rem_pio2f+0x3b4>
 800570e:	ab30      	add	r3, sp, #192	@ 0xc0
 8005710:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8005608 <__kernel_rem_pio2f+0x304>
 8005714:	440b      	add	r3, r1
 8005716:	4622      	mov	r2, r4
 8005718:	2a00      	cmp	r2, #0
 800571a:	da24      	bge.n	8005766 <__kernel_rem_pio2f+0x462>
 800571c:	b34e      	cbz	r6, 8005772 <__kernel_rem_pio2f+0x46e>
 800571e:	eef1 7a47 	vneg.f32	s15, s14
 8005722:	edc7 7a00 	vstr	s15, [r7]
 8005726:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800572a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800572e:	aa31      	add	r2, sp, #196	@ 0xc4
 8005730:	2301      	movs	r3, #1
 8005732:	429c      	cmp	r4, r3
 8005734:	da20      	bge.n	8005778 <__kernel_rem_pio2f+0x474>
 8005736:	b10e      	cbz	r6, 800573c <__kernel_rem_pio2f+0x438>
 8005738:	eef1 7a67 	vneg.f32	s15, s15
 800573c:	edc7 7a01 	vstr	s15, [r7, #4]
 8005740:	e7ba      	b.n	80056b8 <__kernel_rem_pio2f+0x3b4>
 8005742:	ab30      	add	r3, sp, #192	@ 0xc0
 8005744:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8005608 <__kernel_rem_pio2f+0x304>
 8005748:	440b      	add	r3, r1
 800574a:	2c00      	cmp	r4, #0
 800574c:	da05      	bge.n	800575a <__kernel_rem_pio2f+0x456>
 800574e:	b10e      	cbz	r6, 8005754 <__kernel_rem_pio2f+0x450>
 8005750:	eef1 7a67 	vneg.f32	s15, s15
 8005754:	edc7 7a00 	vstr	s15, [r7]
 8005758:	e7ae      	b.n	80056b8 <__kernel_rem_pio2f+0x3b4>
 800575a:	ed33 7a01 	vldmdb	r3!, {s14}
 800575e:	3c01      	subs	r4, #1
 8005760:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005764:	e7f1      	b.n	800574a <__kernel_rem_pio2f+0x446>
 8005766:	ed73 7a01 	vldmdb	r3!, {s15}
 800576a:	3a01      	subs	r2, #1
 800576c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005770:	e7d2      	b.n	8005718 <__kernel_rem_pio2f+0x414>
 8005772:	eef0 7a47 	vmov.f32	s15, s14
 8005776:	e7d4      	b.n	8005722 <__kernel_rem_pio2f+0x41e>
 8005778:	ecb2 7a01 	vldmia	r2!, {s14}
 800577c:	3301      	adds	r3, #1
 800577e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005782:	e7d6      	b.n	8005732 <__kernel_rem_pio2f+0x42e>
 8005784:	edd2 7a00 	vldr	s15, [r2]
 8005788:	edd2 6a01 	vldr	s13, [r2, #4]
 800578c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005790:	3801      	subs	r0, #1
 8005792:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005796:	ed82 7a00 	vstr	s14, [r2]
 800579a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800579e:	edc2 7a01 	vstr	s15, [r2, #4]
 80057a2:	e798      	b.n	80056d6 <__kernel_rem_pio2f+0x3d2>
 80057a4:	edd3 7a00 	vldr	s15, [r3]
 80057a8:	edd3 6a01 	vldr	s13, [r3, #4]
 80057ac:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80057b0:	3a01      	subs	r2, #1
 80057b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80057b6:	ed83 7a00 	vstr	s14, [r3]
 80057ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057be:	edc3 7a01 	vstr	s15, [r3, #4]
 80057c2:	e78d      	b.n	80056e0 <__kernel_rem_pio2f+0x3dc>
 80057c4:	ed33 7a01 	vldmdb	r3!, {s14}
 80057c8:	3c01      	subs	r4, #1
 80057ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057ce:	e78f      	b.n	80056f0 <__kernel_rem_pio2f+0x3ec>
 80057d0:	eef1 6a66 	vneg.f32	s13, s13
 80057d4:	eeb1 7a47 	vneg.f32	s14, s14
 80057d8:	edc7 6a00 	vstr	s13, [r7]
 80057dc:	ed87 7a01 	vstr	s14, [r7, #4]
 80057e0:	eef1 7a67 	vneg.f32	s15, s15
 80057e4:	e790      	b.n	8005708 <__kernel_rem_pio2f+0x404>
 80057e6:	bf00      	nop

080057e8 <scalbnf>:
 80057e8:	ee10 3a10 	vmov	r3, s0
 80057ec:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80057f0:	d02b      	beq.n	800584a <scalbnf+0x62>
 80057f2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80057f6:	d302      	bcc.n	80057fe <scalbnf+0x16>
 80057f8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80057fc:	4770      	bx	lr
 80057fe:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005802:	d123      	bne.n	800584c <scalbnf+0x64>
 8005804:	4b24      	ldr	r3, [pc, #144]	@ (8005898 <scalbnf+0xb0>)
 8005806:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800589c <scalbnf+0xb4>
 800580a:	4298      	cmp	r0, r3
 800580c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005810:	db17      	blt.n	8005842 <scalbnf+0x5a>
 8005812:	ee10 3a10 	vmov	r3, s0
 8005816:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800581a:	3a19      	subs	r2, #25
 800581c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005820:	4288      	cmp	r0, r1
 8005822:	dd15      	ble.n	8005850 <scalbnf+0x68>
 8005824:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80058a0 <scalbnf+0xb8>
 8005828:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80058a4 <scalbnf+0xbc>
 800582c:	ee10 3a10 	vmov	r3, s0
 8005830:	eeb0 7a67 	vmov.f32	s14, s15
 8005834:	2b00      	cmp	r3, #0
 8005836:	bfb8      	it	lt
 8005838:	eef0 7a66 	vmovlt.f32	s15, s13
 800583c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005840:	4770      	bx	lr
 8005842:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80058a8 <scalbnf+0xc0>
 8005846:	ee27 0a80 	vmul.f32	s0, s15, s0
 800584a:	4770      	bx	lr
 800584c:	0dd2      	lsrs	r2, r2, #23
 800584e:	e7e5      	b.n	800581c <scalbnf+0x34>
 8005850:	4410      	add	r0, r2
 8005852:	28fe      	cmp	r0, #254	@ 0xfe
 8005854:	dce6      	bgt.n	8005824 <scalbnf+0x3c>
 8005856:	2800      	cmp	r0, #0
 8005858:	dd06      	ble.n	8005868 <scalbnf+0x80>
 800585a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800585e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005862:	ee00 3a10 	vmov	s0, r3
 8005866:	4770      	bx	lr
 8005868:	f110 0f16 	cmn.w	r0, #22
 800586c:	da09      	bge.n	8005882 <scalbnf+0x9a>
 800586e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80058a8 <scalbnf+0xc0>
 8005872:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80058ac <scalbnf+0xc4>
 8005876:	ee10 3a10 	vmov	r3, s0
 800587a:	eeb0 7a67 	vmov.f32	s14, s15
 800587e:	2b00      	cmp	r3, #0
 8005880:	e7d9      	b.n	8005836 <scalbnf+0x4e>
 8005882:	3019      	adds	r0, #25
 8005884:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005888:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800588c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80058b0 <scalbnf+0xc8>
 8005890:	ee07 3a90 	vmov	s15, r3
 8005894:	e7d7      	b.n	8005846 <scalbnf+0x5e>
 8005896:	bf00      	nop
 8005898:	ffff3cb0 	.word	0xffff3cb0
 800589c:	4c000000 	.word	0x4c000000
 80058a0:	7149f2ca 	.word	0x7149f2ca
 80058a4:	f149f2ca 	.word	0xf149f2ca
 80058a8:	0da24260 	.word	0x0da24260
 80058ac:	8da24260 	.word	0x8da24260
 80058b0:	33000000 	.word	0x33000000

080058b4 <floorf>:
 80058b4:	ee10 3a10 	vmov	r3, s0
 80058b8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80058bc:	3a7f      	subs	r2, #127	@ 0x7f
 80058be:	2a16      	cmp	r2, #22
 80058c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80058c4:	dc2b      	bgt.n	800591e <floorf+0x6a>
 80058c6:	2a00      	cmp	r2, #0
 80058c8:	da12      	bge.n	80058f0 <floorf+0x3c>
 80058ca:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005930 <floorf+0x7c>
 80058ce:	ee30 0a27 	vadd.f32	s0, s0, s15
 80058d2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80058d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058da:	dd06      	ble.n	80058ea <floorf+0x36>
 80058dc:	2b00      	cmp	r3, #0
 80058de:	da24      	bge.n	800592a <floorf+0x76>
 80058e0:	2900      	cmp	r1, #0
 80058e2:	4b14      	ldr	r3, [pc, #80]	@ (8005934 <floorf+0x80>)
 80058e4:	bf08      	it	eq
 80058e6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80058ea:	ee00 3a10 	vmov	s0, r3
 80058ee:	4770      	bx	lr
 80058f0:	4911      	ldr	r1, [pc, #68]	@ (8005938 <floorf+0x84>)
 80058f2:	4111      	asrs	r1, r2
 80058f4:	420b      	tst	r3, r1
 80058f6:	d0fa      	beq.n	80058ee <floorf+0x3a>
 80058f8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005930 <floorf+0x7c>
 80058fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005900:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005908:	ddef      	ble.n	80058ea <floorf+0x36>
 800590a:	2b00      	cmp	r3, #0
 800590c:	bfbe      	ittt	lt
 800590e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8005912:	fa40 f202 	asrlt.w	r2, r0, r2
 8005916:	189b      	addlt	r3, r3, r2
 8005918:	ea23 0301 	bic.w	r3, r3, r1
 800591c:	e7e5      	b.n	80058ea <floorf+0x36>
 800591e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005922:	d3e4      	bcc.n	80058ee <floorf+0x3a>
 8005924:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005928:	4770      	bx	lr
 800592a:	2300      	movs	r3, #0
 800592c:	e7dd      	b.n	80058ea <floorf+0x36>
 800592e:	bf00      	nop
 8005930:	7149f2ca 	.word	0x7149f2ca
 8005934:	bf800000 	.word	0xbf800000
 8005938:	007fffff 	.word	0x007fffff

0800593c <_init>:
 800593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593e:	bf00      	nop
 8005940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005942:	bc08      	pop	{r3}
 8005944:	469e      	mov	lr, r3
 8005946:	4770      	bx	lr

08005948 <_fini>:
 8005948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594a:	bf00      	nop
 800594c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800594e:	bc08      	pop	{r3}
 8005950:	469e      	mov	lr, r3
 8005952:	4770      	bx	lr
