{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 02:31:04 2019 " "Info: Processing started: Thu Sep 19 02:31:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divisorDeFrequencia -c divisorDeFrequencia " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divisorDeFrequencia -c divisorDeFrequencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Oscilador " "Info: Assuming node \"Oscilador\" is an undefined clock" {  } { { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 88 -56 112 104 "Oscilador" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Oscilador" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Oscilador register contador:inst2\|inst5 register contador:inst9\|inst5 56.18 MHz 17.8 ns Internal " "Info: Clock \"Oscilador\" has Internal fmax of 56.18 MHz between source register \"contador:inst2\|inst5\" and destination register \"contador:inst9\|inst5\" (period= 17.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst2\|inst5 1 REG LC2_B40 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B40; Fanout = 2; REG Node = 'contador:inst2\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst2|inst5 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 2.400 ns inst12 2 COMB LC1_B40 4 " "Info: 2: + IC(0.200 ns) + CELL(2.200 ns) = 2.400 ns; Loc. = LC1_B40; Fanout = 4; COMB Node = 'inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { contador:inst2|inst5 inst12 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 168 440 504 216 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 5.200 ns inst14~0 3 COMB LC1_B41 4 " "Info: 3: + IC(1.100 ns) + CELL(1.700 ns) = 5.200 ns; Loc. = LC1_B41; Fanout = 4; COMB Node = 'inst14~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst12 inst14~0 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 352 712 776 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 8.000 ns inst15 4 COMB LC1_B43 4 " "Info: 4: + IC(1.100 ns) + CELL(1.700 ns) = 8.000 ns; Loc. = LC1_B43; Fanout = 4; COMB Node = 'inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst14~0 inst15 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 448 848 912 496 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 10.800 ns inst17~0 5 COMB LC1_B42 4 " "Info: 5: + IC(1.100 ns) + CELL(1.700 ns) = 10.800 ns; Loc. = LC1_B42; Fanout = 4; COMB Node = 'inst17~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst15 inst17~0 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 632 1120 1184 680 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 13.600 ns inst18 6 COMB LC4_B44 4 " "Info: 6: + IC(1.100 ns) + CELL(1.700 ns) = 13.600 ns; Loc. = LC4_B44; Fanout = 4; COMB Node = 'inst18'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst17~0 inst18 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 720 1256 1320 768 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 15.500 ns inst19~0 7 COMB LC5_B44 1 " "Info: 7: + IC(0.200 ns) + CELL(1.700 ns) = 15.500 ns; Loc. = LC5_B44; Fanout = 1; COMB Node = 'inst19~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { inst18 inst19~0 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 816 1392 1456 864 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 16.000 ns contador:inst9\|inst5 8 REG LC8_B44 4 " "Info: 8: + IC(0.200 ns) + CELL(0.300 ns) = 16.000 ns; Loc. = LC8_B44; Fanout = 4; REG Node = 'contador:inst9\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { inst19~0 contador:inst9|inst5 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 68.75 % ) " "Info: Total cell delay = 11.000 ns ( 68.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 31.25 % ) " "Info: Total interconnect delay = 5.000 ns ( 31.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { contador:inst2|inst5 inst12 inst14~0 inst15 inst17~0 inst18 inst19~0 contador:inst9|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { contador:inst2|inst5 {} inst12 {} inst14~0 {} inst15 {} inst17~0 {} inst18 {} inst19~0 {} contador:inst9|inst5 {} } { 0.000ns 0.200ns 1.100ns 1.100ns 1.100ns 1.100ns 0.200ns 0.200ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oscilador destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"Oscilador\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Oscilador 1 CLK PIN_79 20 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 20; CLK Node = 'Oscilador'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oscilador } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 88 -56 112 104 "Oscilador" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns contador:inst9\|inst5 2 REG LC8_B44 4 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC8_B44; Fanout = 4; REG Node = 'contador:inst9\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Oscilador contador:inst9|inst5 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst9|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst9|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oscilador source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"Oscilador\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Oscilador 1 CLK PIN_79 20 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 20; CLK Node = 'Oscilador'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oscilador } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 88 -56 112 104 "Oscilador" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns contador:inst2\|inst5 2 REG LC2_B40 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_B40; Fanout = 2; REG Node = 'contador:inst2\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst9|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst9|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { contador:inst2|inst5 inst12 inst14~0 inst15 inst17~0 inst18 inst19~0 contador:inst9|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { contador:inst2|inst5 {} inst12 {} inst14~0 {} inst15 {} inst17~0 {} inst18 {} inst19~0 {} contador:inst9|inst5 {} } { 0.000ns 0.200ns 1.100ns 1.100ns 1.100ns 1.100ns 0.200ns 0.200ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 0.300ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst9|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst9|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Oscilador TC contador:inst2\|inst5 31.400 ns register " "Info: tco from clock \"Oscilador\" to destination pin \"TC\" through register \"contador:inst2\|inst5\" is 31.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oscilador source 1.900 ns + Longest register " "Info: + Longest clock path from clock \"Oscilador\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Oscilador 1 CLK PIN_79 20 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 20; CLK Node = 'Oscilador'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oscilador } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 88 -56 112 104 "Oscilador" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns contador:inst2\|inst5 2 REG LC2_B40 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_B40; Fanout = 2; REG Node = 'contador:inst2\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.400 ns + Longest register pin " "Info: + Longest register to pin delay is 28.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst2\|inst5 1 REG LC2_B40 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B40; Fanout = 2; REG Node = 'contador:inst2\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst2|inst5 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 2.400 ns inst12 2 COMB LC1_B40 4 " "Info: 2: + IC(0.200 ns) + CELL(2.200 ns) = 2.400 ns; Loc. = LC1_B40; Fanout = 4; COMB Node = 'inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { contador:inst2|inst5 inst12 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 168 440 504 216 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 5.200 ns inst14~0 3 COMB LC1_B41 4 " "Info: 3: + IC(1.100 ns) + CELL(1.700 ns) = 5.200 ns; Loc. = LC1_B41; Fanout = 4; COMB Node = 'inst14~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst12 inst14~0 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 352 712 776 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 8.000 ns inst15 4 COMB LC1_B43 4 " "Info: 4: + IC(1.100 ns) + CELL(1.700 ns) = 8.000 ns; Loc. = LC1_B43; Fanout = 4; COMB Node = 'inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst14~0 inst15 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 448 848 912 496 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 10.800 ns inst17~0 5 COMB LC1_B42 4 " "Info: 5: + IC(1.100 ns) + CELL(1.700 ns) = 10.800 ns; Loc. = LC1_B42; Fanout = 4; COMB Node = 'inst17~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst15 inst17~0 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 632 1120 1184 680 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 13.600 ns inst18 6 COMB LC4_B44 4 " "Info: 6: + IC(1.100 ns) + CELL(1.700 ns) = 13.600 ns; Loc. = LC4_B44; Fanout = 4; COMB Node = 'inst18'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst17~0 inst18 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 720 1256 1320 768 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 15.500 ns inst20~0 7 COMB LC1_B44 2 " "Info: 7: + IC(0.200 ns) + CELL(1.700 ns) = 15.500 ns; Loc. = LC1_B44; Fanout = 2; COMB Node = 'inst20~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { inst18 inst20~0 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 904 1528 1592 952 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.700 ns) 19.000 ns inst20 8 COMB LC1_B37 1 " "Info: 8: + IC(1.800 ns) + CELL(1.700 ns) = 19.000 ns; Loc. = LC1_B37; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { inst20~0 inst20 } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 904 1528 1592 952 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(8.600 ns) 28.400 ns TC 9 PIN PIN_11 0 " "Info: 9: + IC(0.800 ns) + CELL(8.600 ns) = 28.400 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'TC'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { inst20 TC } "NODE_NAME" } } { "divisorDeFrequencia.bdf" "" { Schematic "F:/industry_4.0/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 920 1672 1848 936 "TC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 73.94 % ) " "Info: Total cell delay = 21.000 ns ( 73.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 26.06 % ) " "Info: Total interconnect delay = 7.400 ns ( 26.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.400 ns" { contador:inst2|inst5 inst12 inst14~0 inst15 inst17~0 inst18 inst20~0 inst20 TC } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "28.400 ns" { contador:inst2|inst5 {} inst12 {} inst14~0 {} inst15 {} inst17~0 {} inst18 {} inst20~0 {} inst20 {} TC {} } { 0.000ns 0.200ns 1.100ns 1.100ns 1.100ns 1.100ns 0.200ns 1.800ns 0.800ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Oscilador contador:inst2|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Oscilador {} Oscilador~out {} contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.400 ns" { contador:inst2|inst5 inst12 inst14~0 inst15 inst17~0 inst18 inst20~0 inst20 TC } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "28.400 ns" { contador:inst2|inst5 {} inst12 {} inst14~0 {} inst15 {} inst17~0 {} inst18 {} inst20~0 {} inst20 {} TC {} } { 0.000ns 0.200ns 1.100ns 1.100ns 1.100ns 1.100ns 0.200ns 1.800ns 0.800ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 02:31:05 2019 " "Info: Processing ended: Thu Sep 19 02:31:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
