// Seed: 3574402331
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.type_4 = 0;
  assign module_1.type_9  = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output supply0 id_2,
    output tri id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6
);
  initial begin : LABEL_0
    id_0 <= 1;
    if (1) $display(id_5, id_5);
  end
  nor primCall (id_3, id_1, id_4);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_1,
      id_3
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    output wire id_6
);
  initial id_4 = 1;
endmodule
