{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745854074748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745854074749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 23:27:54 2025 " "Processing started: Mon Apr 28 23:27:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745854074749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745854074749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745854074749 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1745854075474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.v 1 1 " "Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745854075658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745854075658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745854075660 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 counter.v(10) " "Verilog HDL Expression warning at counter.v(10): truncated literal to match 4 bits" {  } { { "counter.v" "" { Text "C:/verilogDesign/hw8_2/counter.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745854075683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "counter.v" "" { Text "C:/verilogDesign/hw8_2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745854075683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745854075683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:A1 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:A1\"" {  } { { "test.v" "A1" { Text "C:/verilogDesign/hw8_2/test.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745854075684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_seven.v 1 1 " "Using design file bcd_seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_SEVEN " "Found entity 1: BCD_SEVEN" {  } { { "bcd_seven.v" "" { Text "C:/verilogDesign/hw8_2/bcd_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745854075710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745854075710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_SEVEN BCD_SEVEN:A2 " "Elaborating entity \"BCD_SEVEN\" for hierarchy \"BCD_SEVEN:A2\"" {  } { { "test.v" "A2" { Text "C:/verilogDesign/hw8_2/test.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745854075711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1745854076201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[0\] GND " "Pin \"SEGMENT\[0\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[1\] GND " "Pin \"SEGMENT\[1\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[2\] GND " "Pin \"SEGMENT\[2\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[3\] GND " "Pin \"SEGMENT\[3\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[4\] GND " "Pin \"SEGMENT\[4\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[5\] GND " "Pin \"SEGMENT\[5\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[6\] VCC " "Pin \"SEGMENT\[6\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[7\] VCC " "Pin \"SEGMENT\[7\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[8\] GND " "Pin \"SEGMENT\[8\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[9\] GND " "Pin \"SEGMENT\[9\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[10\] GND " "Pin \"SEGMENT\[10\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[11\] GND " "Pin \"SEGMENT\[11\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[12\] GND " "Pin \"SEGMENT\[12\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[13\] GND " "Pin \"SEGMENT\[13\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[14\] VCC " "Pin \"SEGMENT\[14\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT\[15\] VCC " "Pin \"SEGMENT\[15\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745854076247 "|test|SEGMENT[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745854076247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745854076642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745854076642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745854076961 "|test|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "test.v" "" { Text "C:/verilogDesign/hw8_2/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745854076961 "|test|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1745854076961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745854076962 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745854076962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745854076962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745854076989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 23:27:56 2025 " "Processing ended: Mon Apr 28 23:27:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745854076989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745854076989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745854076989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745854076989 ""}
