
IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (7 15)  (1151 143)  (1151 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



RAM_Tile_25_6

 (12 4)  (1318 100)  (1318 100)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_h_r_5
 (11 5)  (1317 101)  (1317 101)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_h_r_5


LogicTile_29_6

 (11 5)  (1521 101)  (1521 101)  routing T_29_6.sp4_h_l_40 <X> T_29_6.sp4_h_r_5


IO_Tile_33_6

 (4 0)  (1730 96)  (1730 96)  routing T_33_6.span4_horz_40 <X> T_33_6.lc_trk_g0_0
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (4 1)  (1730 97)  (1730 97)  routing T_33_6.span4_horz_40 <X> T_33_6.lc_trk_g0_0
 (5 1)  (1731 97)  (1731 97)  routing T_33_6.span4_horz_40 <X> T_33_6.lc_trk_g0_0
 (6 1)  (1732 97)  (1732 97)  routing T_33_6.span4_horz_40 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



LogicTile_22_2

 (26 0)  (1170 32)  (1170 32)  routing T_22_2.lc_trk_g2_4 <X> T_22_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 32)  (1171 32)  routing T_22_2.lc_trk_g1_0 <X> T_22_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 32)  (1173 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 32)  (1176 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 32)  (1177 32)  routing T_22_2.lc_trk_g2_1 <X> T_22_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 32)  (1180 32)  LC_0 Logic Functioning bit
 (37 0)  (1181 32)  (1181 32)  LC_0 Logic Functioning bit
 (38 0)  (1182 32)  (1182 32)  LC_0 Logic Functioning bit
 (39 0)  (1183 32)  (1183 32)  LC_0 Logic Functioning bit
 (41 0)  (1185 32)  (1185 32)  LC_0 Logic Functioning bit
 (43 0)  (1187 32)  (1187 32)  LC_0 Logic Functioning bit
 (45 0)  (1189 32)  (1189 32)  LC_0 Logic Functioning bit
 (46 0)  (1190 32)  (1190 32)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (1172 33)  (1172 33)  routing T_22_2.lc_trk_g2_4 <X> T_22_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 33)  (1173 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (1185 33)  (1185 33)  LC_0 Logic Functioning bit
 (43 1)  (1187 33)  (1187 33)  LC_0 Logic Functioning bit
 (0 2)  (1144 34)  (1144 34)  routing T_22_2.glb_netwk_6 <X> T_22_2.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 34)  (1145 34)  routing T_22_2.glb_netwk_6 <X> T_22_2.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 34)  (1146 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1175 34)  (1175 34)  routing T_22_2.lc_trk_g2_4 <X> T_22_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 34)  (1176 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 34)  (1177 34)  routing T_22_2.lc_trk_g2_4 <X> T_22_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 34)  (1180 34)  LC_1 Logic Functioning bit
 (37 2)  (1181 34)  (1181 34)  LC_1 Logic Functioning bit
 (38 2)  (1182 34)  (1182 34)  LC_1 Logic Functioning bit
 (39 2)  (1183 34)  (1183 34)  LC_1 Logic Functioning bit
 (45 2)  (1189 34)  (1189 34)  LC_1 Logic Functioning bit
 (36 3)  (1180 35)  (1180 35)  LC_1 Logic Functioning bit
 (37 3)  (1181 35)  (1181 35)  LC_1 Logic Functioning bit
 (38 3)  (1182 35)  (1182 35)  LC_1 Logic Functioning bit
 (39 3)  (1183 35)  (1183 35)  LC_1 Logic Functioning bit
 (14 4)  (1158 36)  (1158 36)  routing T_22_2.wire_logic_cluster/lc_0/out <X> T_22_2.lc_trk_g1_0
 (17 5)  (1161 37)  (1161 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 8)  (1161 40)  (1161 40)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 40)  (1162 40)  routing T_22_2.wire_logic_cluster/lc_1/out <X> T_22_2.lc_trk_g2_1
 (17 11)  (1161 43)  (1161 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


RAM_Tile_25_2

 (12 7)  (1318 39)  (1318 39)  routing T_25_2.sp4_h_l_40 <X> T_25_2.sp4_v_t_40


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (1 2)  (899 12)  (899 12)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_19_0

 (14 1)  (1018 14)  (1018 14)  routing T_19_0.span4_horz_l_12 <X> T_19_0.span4_horz_r_0


IO_Tile_23_0

 (11 1)  (1231 14)  (1231 14)  routing T_23_0.span4_horz_l_12 <X> T_23_0.span4_vert_25

