Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 21:02:10 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 touch/i2c_comm/sending_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            touch/i2c_comm/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.792ns (39.968%)  route 4.194ns (60.032%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.639     5.147    touch/i2c_comm/clk_100mhz_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  touch/i2c_comm/sending_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  touch/i2c_comm/sending_i_reg[1]/Q
                         net (fo=15, routed)          0.576     6.241    touch/i2c_comm/sending_i_reg_n_0_[1]
    SLICE_X1Y46          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  touch/i2c_comm/data_out1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.365    touch/i2c_comm/data_out1_carry_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.897 r  touch/i2c_comm/data_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    touch/i2c_comm/data_out1_carry_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  touch/i2c_comm/data_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    touch/i2c_comm/data_out1_carry__0_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  touch/i2c_comm/data_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.125    touch/i2c_comm/data_out1_carry__1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  touch/i2c_comm/data_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.240    touch/i2c_comm/data_out1_carry__2_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  touch/i2c_comm/data_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.354    touch/i2c_comm/data_out1_carry__3_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  touch/i2c_comm/data_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.468    touch/i2c_comm/data_out1_carry__4_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  touch/i2c_comm/data_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.582    touch/i2c_comm/data_out1_carry__5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.817 f  touch/i2c_comm/data_out1_carry__6/O[0]
                         net (fo=2, routed)           0.941     8.758    touch/i2c_comm/data_out1_carry__6_n_7
    SLICE_X0Y49          LUT4 (Prop_lut4_I3_O)        0.299     9.057 f  touch/i2c_comm/data_out[7]_i_11/O
                         net (fo=1, routed)           0.951    10.007    touch/i2c_comm/data_out[7]_i_11_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I1_O)        0.124    10.131 f  touch/i2c_comm/data_out[7]_i_5/O
                         net (fo=8, routed)           0.765    10.897    touch/i2c_comm/data_out[7]_i_5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124    11.021 r  touch/i2c_comm/data_out[5]_i_2/O
                         net (fo=1, routed)           0.960    11.981    touch/i2c_comm/p_0_in[5]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.152    12.133 r  touch/i2c_comm/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    12.133    touch/i2c_comm/data_out[5]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  touch/i2c_comm/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.441    14.770    touch/i2c_comm/clk_100mhz_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  touch/i2c_comm/data_out_reg[5]/C
                         clock pessimism              0.179    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.075    14.988    touch/i2c_comm/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  2.855    




