Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 24 11:41:43 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |            1 |
|      6 |            1 |
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             274 |           43 |
| Yes          | No                    | No                     |             118 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------+------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------------+------------------------------------+------------------+----------------+
|  clk_6_25Mhz_out_BUFG  | led_out[2]_i_2_n_0                    | led_out0_in[2]                     |                1 |              2 |
|  clk_6_25Mhz_out_BUFG  | led_out[3]_i_2_n_0                    | led_out[3]_i_1_n_0                 |                1 |              2 |
|  clk_6_25Mhz_out_BUFG  | led_out[0]_i_2_n_0                    | led_out0_in[0]                     |                1 |              2 |
|  clk_6_25Mhz_out_BUFG  | led_out[1]_i_2_n_0                    | led_out0_in[1]                     |                1 |              2 |
|  clk_6_25Mhz_out_BUFG  | led_out[4]_i_2_n_0                    | led_out0_in[4]                     |                1 |              2 |
| ~clk_6_25Mhz_out_BUFG  |                                       |                                    |                2 |              4 |
|  BASYS_CLK_IBUF_BUFG   |                                       |                                    |                3 |              6 |
|  clk_6_25Mhz_out_BUFG  | seg[6]_i_1_n_0                        |                                    |                3 |             14 |
|  J_MIC3_Pin1_OBUF_BUFG | aud0/E[0]                             | current_peak                       |                5 |             24 |
|  clk_6_25Mhz_out_BUFG  |                                       |                                    |                5 |             24 |
|  BASYS_CLK_IBUF_BUFG   |                                       | J_MIC3_Pin1_OBUF_BUFG              |                3 |             24 |
| ~aud0/J_MIC3_Pin4_OBUF |                                       |                                    |                4 |             24 |
| ~clk_6_25Mhz_out_BUFG  |                                       | display0/frame_counter[16]_i_1_n_0 |                4 |             32 |
| ~clk_6_25Mhz_out_BUFG  | display0/delay[0]_i_1_n_0             |                                    |                5 |             40 |
|  J_MIC3_Pin1_OBUF_BUFG |                                       |                                    |                9 |             52 |
| ~clk_6_25Mhz_out_BUFG  | display0/FSM_onehot_state[31]_i_1_n_0 |                                    |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG   |                                       | clk_20kHz/clear                    |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG   |                                       | clk6p25m/count[0]_i_1__0_n_0       |                8 |             64 |
| ~clk_6_25Mhz_out_BUFG  |                                       | display0/spi_word[39]_i_1_n_0      |               20 |             90 |
+------------------------+---------------------------------------+------------------------------------+------------------+----------------+


