{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711714710294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714710294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:18:29 2024 " "Processing started: Fri Mar 29 19:18:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714710294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714710294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714710294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711714710565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711714710565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse " "Found entity 1: one_second_pulse" {  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse_tb " "Found entity 1: one_second_pulse_tb" {  } { { "one_second_pulse_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_60s.v 1 1 " "Found 1 design units, including 1 entities, in source file count_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60s " "Found entity 1: count_60s" {  } { { "count_60s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/count_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716933 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_tb " "Found entity 2: bcd_tb" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_60_min.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60_min " "Found entity 1: count_60_min" {  } { { "output_files/count_60_min.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_24_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_24_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_24_hours " "Found entity 1: count_24_hours" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716936 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/count_day.v " "Can't analyze file -- file output_files/count_day.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714716938 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_month.v " "Can't analyze file -- file count_month.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714716941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_year.v " "Can't analyze file -- file count_year.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714716944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 2 2 " "Found 2 design units, including 2 entities, in source file date.v" { { "Info" "ISGN_ENTITY_NAME" "1 date " "Found entity 1: date" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716945 ""} { "Info" "ISGN_ENTITY_NAME" "2 date_tb " "Found entity 2: date_tb" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock_tb " "Found entity 1: century_clock_tb" {  } { { "century_clock_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_time.v 2 2 " "Found 2 design units, including 2 entities, in source file _time.v" { { "Info" "ISGN_ENTITY_NAME" "1 _time " "Found entity 1: _time" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716948 ""} { "Info" "ISGN_ENTITY_NAME" "2 _time_tb " "Found entity 2: _time_tb" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714716948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714716948 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(14) " "Verilog HDL Parameter Declaration warning at century_clock.v(14): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716948 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(15) " "Verilog HDL Parameter Declaration warning at century_clock.v(15): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(17) " "Verilog HDL Parameter Declaration warning at century_clock.v(17): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(18) " "Verilog HDL Parameter Declaration warning at century_clock.v(18): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(19) " "Verilog HDL Parameter Declaration warning at century_clock.v(19): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(21) " "Verilog HDL Parameter Declaration warning at century_clock.v(21): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(22) " "Verilog HDL Parameter Declaration warning at century_clock.v(22): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(23) " "Verilog HDL Parameter Declaration warning at century_clock.v(23): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "_time _time.v(18) " "Verilog HDL Parameter Declaration warning at _time.v(18): Parameter Declaration in module \"_time\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "_time _time.v(19) " "Verilog HDL Parameter Declaration warning at _time.v(19): Parameter Declaration in module \"_time\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "_time _time.v(20) " "Verilog HDL Parameter Declaration warning at _time.v(20): Parameter Declaration in module \"_time\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(20) " "Verilog HDL Parameter Declaration warning at date.v(20): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(21) " "Verilog HDL Parameter Declaration warning at date.v(21): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(22) " "Verilog HDL Parameter Declaration warning at date.v(22): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(18) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(18): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716950 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(19) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(19): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716950 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(20) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(20): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714716950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711714716984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 century_clock.v(53) " "Verilog HDL assignment warning at century_clock.v(53): truncated value with size 32 to match size of target (3)" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716985 "|century_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_pulse one_second_pulse:one_second_pulse " "Elaborating entity \"one_second_pulse\" for hierarchy \"one_second_pulse:one_second_pulse\"" {  } { { "century_clock.v" "one_second_pulse" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714716986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd_sec " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd_sec\"" {  } { { "century_clock.v" "bcd_sec" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714716987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(26) " "Verilog HDL assignment warning at bcd.v(26): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716987 "|century_clock|bcd:bcd_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(27) " "Verilog HDL assignment warning at bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716987 "|century_clock|bcd:bcd_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_time _time:_time " "Elaborating entity \"_time\" for hierarchy \"_time:_time\"" {  } { { "century_clock.v" "_time" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 _time.v(42) " "Verilog HDL assignment warning at _time.v(42): truncated value with size 32 to match size of target (5)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(48) " "Verilog HDL assignment warning at _time.v(48): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(54) " "Verilog HDL assignment warning at _time.v(54): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(68) " "Verilog HDL assignment warning at _time.v(68): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(71) " "Verilog HDL assignment warning at _time.v(71): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 _time.v(75) " "Verilog HDL assignment warning at _time.v(75): truncated value with size 32 to match size of target (5)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716988 "|century_clock|_time:_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date date:date " "Elaborating entity \"date\" for hierarchy \"date:date\"" {  } { { "century_clock.v" "date" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714716989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(44) " "Verilog HDL assignment warning at date.v(44): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(59) " "Verilog HDL assignment warning at date.v(59): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(65) " "Verilog HDL assignment warning at date.v(65): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(80) " "Verilog HDL assignment warning at date.v(80): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(83) " "Verilog HDL assignment warning at date.v(83): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(87) " "Verilog HDL assignment warning at date.v(87): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(91) " "Verilog HDL assignment warning at date.v(91): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(95) " "Verilog HDL assignment warning at date.v(95): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(99) " "Verilog HDL assignment warning at date.v(99): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 "|century_clock|date:date"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "century_clock.v" "display" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714716990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment display:display\|seven_segment:led_0 " "Elaborating entity \"seven_segment\" for hierarchy \"display:display\|seven_segment:led_0\"" {  } { { "display.v" "led_0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714716991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711714717383 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711714717388 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711714717388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711714717835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711714718306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714718306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711714718338 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711714718338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711714718338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711714718338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714718349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:18:38 2024 " "Processing ended: Fri Mar 29 19:18:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714718349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714718349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714718349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714718349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711714720184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714720185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:18:39 2024 " "Processing started: Fri Mar 29 19:18:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714720185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711714720185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c century_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711714720185 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711714720276 ""}
{ "Info" "0" "" "Project  = century_clock" {  } {  } 0 0 "Project  = century_clock" 0 0 "Fitter" 0 0 1711714720276 ""}
{ "Info" "0" "" "Revision = century_clock" {  } {  } 0 0 "Revision = century_clock" 0 0 "Fitter" 0 0 1711714720276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711714720317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711714720317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "century_clock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"century_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711714720322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711714720363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711714720363 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711714720583 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711714720587 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711714720668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711714720668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714720670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714720670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714720670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714720670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711714720670 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711714720670 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711714720671 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "century_clock.sdc " "Synopsys Design Constraints File file not found: 'century_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711714721381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711714721381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711714721384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711714721384 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711714721384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714721406 ""}  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714721406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "one_second_pulse:one_second_pulse\|clk_1Hz  " "Automatically promoted node one_second_pulse:one_second_pulse\|clk_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711714721406 ""}  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711714721406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711714721585 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711714721586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711714721586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711714721586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711714721587 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711714721587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711714721587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711714721588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711714721588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711714721588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711714721588 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714721669 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711714721672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711714723657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714723773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711714723802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711714727875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714727875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711714728046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711714729996 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711714729996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711714730663 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711714730663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714730667 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711714730762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711714730775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711714730942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711714730942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711714731077 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711714731396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/century_clock.fit.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/century_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711714731916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5714 " "Peak virtual memory: 5714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714732125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:18:52 2024 " "Processing ended: Fri Mar 29 19:18:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714732125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714732125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714732125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711714732125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711714733796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714733797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:18:52 2024 " "Processing started: Fri Mar 29 19:18:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714733797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711714733797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c century_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711714733797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711714734025 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711714735693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711714735779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714736266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:18:56 2024 " "Processing ended: Fri Mar 29 19:18:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714736266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714736266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714736266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711714736266 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711714736868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711714738088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714738088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:18:57 2024 " "Processing started: Fri Mar 29 19:18:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714738088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711714738088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta century_clock -c century_clock " "Command: quartus_sta century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711714738088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711714738186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711714738292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711714738292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "century_clock.sdc " "Synopsys Design Constraints File file not found: 'century_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711714738639 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738640 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name one_second_pulse:one_second_pulse\|clk_1Hz one_second_pulse:one_second_pulse\|clk_1Hz " "create_clock -period 1.000 -name one_second_pulse:one_second_pulse\|clk_1Hz one_second_pulse:one_second_pulse\|clk_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714738640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_button state_button " "create_clock -period 1.000 -name state_button state_button" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714738640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711714738640 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714738640 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711714738642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714738642 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711714738646 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711714738661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711714738687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711714738687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.416 " "Worst-case setup slack is -3.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416             -93.811 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -3.416             -93.811 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.774             -47.586 clk_50MHz  " "   -2.774             -47.586 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.199 state_button  " "   -0.199              -0.199 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.405               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 state_button  " "    0.440               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk_50MHz  " "    0.640               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714738695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714738699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk_50MHz  " "   -3.000             -37.695 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 state_button  " "   -3.000              -6.855 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738700 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711714738738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711714738753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711714738925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714738967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711714738972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711714738972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.041 " "Worst-case setup slack is -3.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.041             -83.629 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -3.041             -83.629 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -39.920 clk_50MHz  " "   -2.403             -39.920 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.080 state_button  " "   -0.080              -0.080 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.356               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 state_button  " "    0.387               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 clk_50MHz  " "    0.585               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714738981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714738984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk_50MHz  " "   -3.000             -37.695 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 state_button  " "   -3.000              -6.855 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714738986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714738986 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711714739022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711714739085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711714739087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711714739087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.697 " "Worst-case setup slack is -1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697             -48.826 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.697             -48.826 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856             -10.453 clk_50MHz  " "   -0.856             -10.453 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 state_button  " "    0.421               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714739091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.183               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 state_button  " "    0.199               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clk_50MHz  " "    0.291               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714739097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714739102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711714739105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.781 clk_50MHz  " "   -3.000             -31.781 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.897 state_button  " "   -3.000              -6.897 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.000             -34.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711714739108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711714739108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711714739439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711714739440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714739487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:18:59 2024 " "Processing ended: Fri Mar 29 19:18:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714739487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714739487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714739487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711714739487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711714741259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714741259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:19:00 2024 " "Processing started: Fri Mar 29 19:19:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714741259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714741259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c century_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714741259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711714741702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "century_clock.vo D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/simulation/questa/ simulation " "Generated file century_clock.vo in folder \"D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711714741781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714741800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:19:01 2024 " "Processing ended: Fri Mar 29 19:19:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714741800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714741800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714741800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714741800 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711714742447 ""}
