Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 19 14:35:46 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file speaker_control_sets_placed.rpt
| Design       : speaker
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           32 |
| No           | No                    | Yes                    |              89 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|              Clock Signal             |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  clock_22/O19[0]                      |                                 | rst_IBUF                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | octave_LED[15]_i_1_n_0          | o_rst/one_pulsed                |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                        |                                 | o_rst/one_pulsed                |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                        | vol_LED[4]_i_1_n_0              | o_rst/one_pulsed                |                1 |              5 |         5.00 |
|  slowed_clk_for_4bits_flushing/out[0] |                                 |                                 |                3 |              8 |         2.67 |
|  slowed_clk_for_button/num_reg[0]_0   |                                 |                                 |                5 |             10 |         2.00 |
|  clock_22/O19[0]                      | playerCtrl_00/ibeat[11]_i_1_n_0 | playerCtrl_00/ibeat[11]_i_3_n_0 |                5 |             12 |         2.40 |
|  slowed_clk_for_button/num_reg[0]_0   |                                 | o_rst/one_pulsed                |                6 |             14 |         2.33 |
|  sc/out[1]                            |                                 | rst_IBUF                        |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                        |                                 | rst_IBUF                        |               13 |             55 |         4.23 |
|  clk_IBUF_BUFG                        |                                 |                                 |               24 |             59 |         2.46 |
+---------------------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


