{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392932050009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392932050009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 13:34:09 2014 " "Processing started: Thu Feb 20 13:34:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392932050009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392932050009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392932050009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392932051304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePortRAM_Inst0-rtl " "Found design unit 1: SinglePortRAM_Inst0-rtl" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052224 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRAM_Inst0 " "Found entity 1: SinglePortRAM_Inst0" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter_8_bit-rtl " "Found design unit 1: Shifter_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter_8_bit " "Found entity 1: Shifter_8_bit" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_256x8b_0-rtl " "Found design unit 1: RAM_256x8b_0-rtl" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052349 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256x8b_0 " "Found entity 1: RAM_256x8b_0" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-rtl " "Found design unit 1: Program_Counter-rtl" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052412 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-rtl " "Found design unit 1: PC_Incrementer-rtl" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052490 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_enable-rtl " "Found design unit 1: output_enable-rtl" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052568 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_enable " "Found entity 1: output_enable" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-rtl " "Found design unit 1: Instruction_ROM-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Found entity 1: Instruction_ROM" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-rtl " "Found design unit 1: Instruction_Register-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052708 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit_pkg " "Found design unit 1: CPU_Subsystem_8_bit_pkg" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit-rtl " "Found design unit 1: CPU_Subsystem_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052848 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit " "Found entity 1: CPU_Subsystem_8_bit" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-rtl " "Found design unit 1: Control_Unit-rtl" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logical_Unit_8_bit-rtl " "Found design unit 1: Arithmetic_Logical_Unit_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logical_Unit_8_bit " "Found entity 1: Arithmetic_Logical_Unit_8_bit" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932052973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932052973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-rtl " "Found design unit 1: Accumulator-rtl" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932053036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932053036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932053036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cpu_subsystem_8_bit_scm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cpu_subsystem_8_bit_scm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit_SCM " "Found entity 1: CPU_Subsystem_8_bit_SCM" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392932053098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392932053098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Subsystem_8_bit_SCM " "Elaborating entity \"CPU_Subsystem_8_bit_SCM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1392932053550 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk CPU_Subsystem_8_bit inst " "Port \"clk\" of type CPU_Subsystem_8_bit and instance \"inst\" is missing source signal" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 232 408 616 344 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1392932053582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Subsystem_8_bit CPU_Subsystem_8_bit:inst " "Elaborating entity \"CPU_Subsystem_8_bit\" for hierarchy \"CPU_Subsystem_8_bit:inst\"" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "inst" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 232 408 616 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932053675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Accumulator_out1_signed CPU_Subsystem_8_bit.vhd(242) " "Verilog HDL or VHDL warning at CPU_Subsystem_8_bit.vhd(242): object \"Accumulator_out1_signed\" assigned a value but never read" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1392932053691 "|CPU_Subsystem_8_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC_Incrementer CPU_Subsystem_8_bit:inst\|PC_Incrementer:u_PC_Incrementer A:rtl " "Elaborating entity \"PC_Incrementer\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|PC_Incrementer:u_PC_Incrementer\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_PC_Incrementer" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 251 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932053738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Program_Counter CPU_Subsystem_8_bit:inst\|Program_Counter:u_Program_Counter A:rtl " "Elaborating entity \"Program_Counter\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Program_Counter:u_Program_Counter\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Program_Counter" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 257 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932053784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_ROM CPU_Subsystem_8_bit:inst\|Instruction_ROM:u_Instruction_ROM A:rtl " "Elaborating entity \"Instruction_ROM\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Instruction_ROM:u_Instruction_ROM\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_ROM" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 266 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932053831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_Register CPU_Subsystem_8_bit:inst\|Instruction_Register:u_Instruction_Register A:rtl " "Elaborating entity \"Instruction_Register\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Instruction_Register:u_Instruction_Register\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_Register" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 275 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932053909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Arithmetic_Logical_Unit_8_bit CPU_Subsystem_8_bit:inst\|Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit A:rtl " "Elaborating entity \"Arithmetic_Logical_Unit_8_bit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Arithmetic_Logical_Unit_8_bit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932053972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Shifter_8_bit CPU_Subsystem_8_bit:inst\|Shifter_8_bit:u_Shifter_8_bit A:rtl " "Elaborating entity \"Shifter_8_bit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Shifter_8_bit:u_Shifter_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Shifter_8_bit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 293 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932054018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Control_Unit CPU_Subsystem_8_bit:inst\|Control_Unit:u_Control_Unit A:rtl " "Elaborating entity \"Control_Unit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Control_Unit:u_Control_Unit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Control_Unit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 301 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932054065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Accumulator CPU_Subsystem_8_bit:inst\|Accumulator:u_Accumulator A:rtl " "Elaborating entity \"Accumulator\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Accumulator:u_Accumulator\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Accumulator" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 324 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932054128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinglePortRAM_Inst0 CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0 A:rtl " "Elaborating entity \"SinglePortRAM_Inst0\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_SinglePortRAM_Inst0" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 334 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932054174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM_256x8b_0 CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0 A:rtl " "Elaborating entity \"RAM_256x8b_0\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\"" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "u_RAM_256x8b_0" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932054221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "output_enable CPU_Subsystem_8_bit:inst\|output_enable:u_output_enable A:rtl " "Elaborating entity \"output_enable\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|output_enable:u_output_enable\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_output_enable" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392932054284 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1392932055095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392932055953 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 20 13:34:15 2014 " "Processing ended: Thu Feb 20 13:34:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392932055953 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392932055953 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392932055953 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392932055953 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392932056811 ""}
