<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e87
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8524.20 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4795.83 --|
|-- Mem Ch  2: Reads (MB/s):  9199.07 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5583.10 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9199.07 --||-- NODE 1 Mem Read (MB/s) :  8524.20 --|
|-- NODE 0 Mem Write(MB/s) :  5583.10 --||-- NODE 1 Mem Write(MB/s) :  4795.83 --|
|-- NODE 0 P. Write (T/s):     152281 --||-- NODE 1 P. Write (T/s):     146884 --|
|-- NODE 0 Memory (MB/s):    14782.17 --||-- NODE 1 Memory (MB/s):    13320.03 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17723.26                --|
            |--                System Write Throughput(MB/s):      10378.93                --|
            |--               System Memory Throughput(MB/s):      28102.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f5d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     133 M        24      20 M   149 M    667 K     0     765 K
 1     122 M        24      22 M   132 M    576 K    36     703 K
-----------------------------------------------------------------------
 *     255 M        48      42 M   282 M   1244 K    36    1469 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.79        Core1: 51.66        
Core2: 58.14        Core3: 41.81        
Core4: 16.36        Core5: 14.21        
Core6: 46.29        Core7: 48.43        
Core8: 62.53        Core9: 32.27        
Core10: 46.06        Core11: 35.35        
Core12: 19.70        Core13: 47.96        
Core14: 46.27        Core15: 30.42        
Core16: 41.61        Core17: 40.68        
Core18: 45.38        Core19: 29.07        
Core20: 37.56        Core21: 31.35        
Core22: 44.04        Core23: 29.33        
Core24: 62.88        Core25: 30.22        
Core26: 45.65        Core27: 33.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.56
Socket1: 31.13
DDR read Latency(ns)
Socket0: 192.06
Socket1: 188.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 35.31        
Core2: 57.70        Core3: 44.55        
Core4: 15.29        Core5: 14.32        
Core6: 43.82        Core7: 45.43        
Core8: 61.41        Core9: 31.61        
Core10: 48.60        Core11: 44.90        
Core12: 20.09        Core13: 40.96        
Core14: 46.00        Core15: 29.38        
Core16: 41.61        Core17: 39.50        
Core18: 46.16        Core19: 27.73        
Core20: 36.08        Core21: 30.57        
Core22: 42.41        Core23: 25.13        
Core24: 57.66        Core25: 28.27        
Core26: 45.04        Core27: 26.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.54
Socket1: 29.47
DDR read Latency(ns)
Socket0: 194.09
Socket1: 189.25
irq_total: 310858.777794676
cpu_total: 28.83
cpu_0: 52.19
cpu_1: 35.84
cpu_2: 1.26
cpu_3: 8.31
cpu_4: 51.53
cpu_5: 51.13
cpu_6: 8.44
cpu_7: 42.95
cpu_8: 41.49
cpu_9: 6.45
cpu_10: 0.20
cpu_11: 30.39
cpu_12: 57.71
cpu_13: 0.20
cpu_14: 47.54
cpu_15: 37.30
cpu_16: 13.70
cpu_17: 12.83
cpu_18: 49.34
cpu_19: 39.43
cpu_20: 8.11
cpu_21: 37.77
cpu_22: 58.71
cpu_23: 13.96
cpu_24: 0.20
cpu_25: 41.62
cpu_26: 43.95
cpu_27: 14.63
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6779749
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7204228
Total_rx_bytes: 13983977
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 102723
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 109154
Total_rx_packets: 211877
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7244165358
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7761358643
Total_tx_bytes_phy: 15005524001
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 803311
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 860673
Total_tx_packets: 1663984
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 102746
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 109153
Total_rx_packets_phy: 211899
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 803300
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 860653
Total_tx_packets_phy: 1663953
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7192110
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7640754
Total_rx_bytes_phy: 14832864
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7241053775
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7758098737
Total_tx_bytes: 14999152512


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.75        Core1: 24.37        
Core2: 55.91        Core3: 43.85        
Core4: 18.05        Core5: 15.41        
Core6: 42.58        Core7: 48.88        
Core8: 60.02        Core9: 31.64        
Core10: 58.94        Core11: 51.34        
Core12: 21.13        Core13: 39.23        
Core14: 46.67        Core15: 29.73        
Core16: 40.54        Core17: 39.65        
Core18: 46.55        Core19: 27.60        
Core20: 37.57        Core21: 30.13        
Core22: 42.82        Core23: 25.14        
Core24: 69.94        Core25: 28.55        
Core26: 44.63        Core27: 26.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.17
Socket1: 29.28
DDR read Latency(ns)
Socket0: 194.97
Socket1: 191.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.43        Core1: 32.97        
Core2: 60.92        Core3: 48.73        
Core4: 23.56        Core5: 26.75        
Core6: 49.50        Core7: 48.60        
Core8: 48.18        Core9: 41.09        
Core10: 63.58        Core11: 31.38        
Core12: 24.17        Core13: 58.54        
Core14: 40.92        Core15: 44.15        
Core16: 40.81        Core17: 44.22        
Core18: 39.56        Core19: 42.52        
Core20: 38.69        Core21: 45.70        
Core22: 38.33        Core23: 28.22        
Core24: 64.07        Core25: 43.57        
Core26: 39.76        Core27: 33.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.17
Socket1: 38.78
DDR read Latency(ns)
Socket0: 189.70
Socket1: 188.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.36        Core1: 45.85        
Core2: 57.57        Core3: 50.03        
Core4: 21.36        Core5: 24.54        
Core6: 50.51        Core7: 44.91        
Core8: 50.82        Core9: 38.09        
Core10: 64.09        Core11: 34.05        
Core12: 23.73        Core13: 57.15        
Core14: 44.02        Core15: 41.54        
Core16: 42.14        Core17: 43.95        
Core18: 43.62        Core19: 40.08        
Core20: 39.23        Core21: 42.43        
Core22: 40.76        Core23: 30.72        
Core24: 56.98        Core25: 40.87        
Core26: 43.11        Core27: 30.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.46
Socket1: 38.50
DDR read Latency(ns)
Socket0: 192.69
Socket1: 187.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.54        Core1: 31.12        
Core2: 55.39        Core3: 46.22        
Core4: 18.31        Core5: 19.32        
Core6: 47.22        Core7: 52.11        
Core8: 59.26        Core9: 34.22        
Core10: 51.22        Core11: 23.38        
Core12: 24.16        Core13: 49.46        
Core14: 45.15        Core15: 35.29        
Core16: 42.03        Core17: 40.30        
Core18: 43.76        Core19: 33.34        
Core20: 37.35        Core21: 36.25        
Core22: 41.53        Core23: 26.62        
Core24: 58.79        Core25: 34.29        
Core26: 43.69        Core27: 27.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.56
Socket1: 31.92
DDR read Latency(ns)
Socket0: 192.29
Socket1: 183.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20732
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423375442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423392606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211702333; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211702333; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211768608; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211768608; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009827493; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5303893; Consumed Joules: 323.72; Watts: 53.87; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1535401; Consumed DRAM Joules: 23.49; DRAM Watts: 3.91
S1P0; QPIClocks: 14423507138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423515430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211831855; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211831855; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211768512; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211768512; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009905905; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4980201; Consumed Joules: 303.97; Watts: 50.59; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1570822; Consumed DRAM Joules: 24.03; DRAM Watts: 4.00
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51cd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.17   0.54    1.06      30 M     43 M    0.29    0.39    0.03    0.05     4088     6079      114     66
   1    1     0.07   0.22   0.31    0.81      30 M     37 M    0.19    0.30    0.04    0.05     3416     2721        1     63
   2    0     0.00   0.22   0.02    0.60     533 K    963 K    0.45    0.07    0.02    0.03        0       18        3     65
   3    1     0.05   0.58   0.08    0.60    2940 K   3552 K    0.17    0.24    0.01    0.01      112       43      220     62
   4    0     0.07   0.13   0.57    1.10      26 M     39 M    0.34    0.50    0.04    0.06     6216     7609       26     65
   5    1     0.13   0.22   0.60    1.12      28 M     43 M    0.35    0.46    0.02    0.03     6440     3763      149     62
   6    0     0.05   0.62   0.07    0.60    2440 K   3461 K    0.29    0.29    0.01    0.01      112        6       86     65
   7    1     0.13   0.27   0.47    0.98      34 M     43 M    0.21    0.30    0.03    0.03     4144     2668      152     62
   8    0     0.12   0.26   0.46    0.97      31 M     39 M    0.20    0.30    0.03    0.03     2856     4317      122     64
   9    1     0.03   0.59   0.06    0.60    1444 K   3632 K    0.60    0.24    0.00    0.01       56       29        1     63
  10    0     0.00   0.23   0.00    0.60      62 K    117 K    0.47    0.11    0.01    0.02       56        0        1     64
  11    1     0.03   0.13   0.27    0.79      27 M     34 M    0.19    0.38    0.08    0.10     4032     2809       22     62
  12    0     0.15   0.22   0.66    1.15      29 M     44 M    0.33    0.47    0.02    0.03     6272     6587      143     65
  13    1     0.00   0.25   0.00    0.60      30 K     45 K    0.34    0.10    0.02    0.02        0       11        0     62
  14    0     0.09   0.17   0.52    1.05      38 M     47 M    0.20    0.31    0.04    0.05     3192     5646      180     64
  15    1     0.04   0.13   0.30    0.76      29 M     37 M    0.21    0.37    0.08    0.10     2632     2892        1     62
  16    0     0.08   0.61   0.13    0.62    3663 K   4933 K    0.26    0.35    0.00    0.01      112       75      118     65
  17    1     0.06   0.65   0.10    0.60    3762 K   6009 K    0.37    0.31    0.01    0.01      280      166       95     63
  18    0     0.10   0.17   0.57    1.11      36 M     47 M    0.22    0.32    0.04    0.05     4648     5682      227     65
  19    1     0.08   0.22   0.35    0.83      29 M     38 M    0.24    0.38    0.04    0.05     3640     2977        0     63
  20    0     0.07   0.62   0.11    0.61    2059 K   3032 K    0.32    0.28    0.00    0.00      168      374        8     65
  21    1     0.04   0.13   0.31    0.77      30 M     38 M    0.20    0.37    0.08    0.10     3696     2963        4     64
  22    0     0.18   0.25   0.69    1.19      38 M     52 M    0.26    0.31    0.02    0.03     3696     7390       38     66
  23    1     0.09   0.65   0.14    0.60    3381 K   4471 K    0.24    0.48    0.00    0.00      504       74       99     64
  24    0     0.00   0.24   0.00    0.60      68 K    118 K    0.42    0.08    0.01    0.02        0        6        1     67
  25    1     0.09   0.22   0.40    0.90      30 M     39 M    0.23    0.38    0.03    0.04     4536     2885      682     63
  26    0     0.05   0.12   0.39    0.89      35 M     43 M    0.19    0.32    0.08    0.10     3136     5908       28     66
  27    1     0.09   0.64   0.14    0.60    3361 K   4406 K    0.24    0.44    0.00    0.00      504       62       62     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.22   0.34    1.02     276 M    370 M    0.25    0.37    0.03    0.04    34552    49697     1095     59
 SKT    1     0.07   0.26   0.25    0.83     255 M    334 M    0.24    0.37    0.03    0.04    33992    24063     1487     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.24   0.30    0.93     531 M    704 M    0.25    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.86 %

 C1 core residency: 44.56 %; C3 core residency: 2.49 %; C6 core residency: 21.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   75 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.05    27.43     270.66      19.56         283.62
 SKT   1    44.08    24.88     254.66      20.13         252.08
---------------------------------------------------------------------------------------------------------------
       *    90.13    52.32     525.32      39.69         268.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 52b3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9586.04 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5670.31 --|
|-- Mem Ch  2: Reads (MB/s):  8734.95 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5129.85 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8734.95 --||-- NODE 1 Mem Read (MB/s) :  9586.04 --|
|-- NODE 0 Mem Write(MB/s) :  5129.85 --||-- NODE 1 Mem Write(MB/s) :  5670.31 --|
|-- NODE 0 P. Write (T/s):     144598 --||-- NODE 1 P. Write (T/s):     170766 --|
|-- NODE 0 Memory (MB/s):    13864.80 --||-- NODE 1 Memory (MB/s):    15256.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18320.99                --|
            |--                System Write Throughput(MB/s):      10800.15                --|
            |--               System Memory Throughput(MB/s):      29121.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5389
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     106 M       108      17 M   120 M    340 K     0     611 K
 1     102 M         0      19 M   131 M    536 K     0     696 K
-----------------------------------------------------------------------
 *     209 M       108      37 M   251 M    876 K     0    1307 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.85        Core1: 39.87        
Core2: 54.56        Core3: 51.47        
Core4: 39.39        Core5: 38.20        
Core6: 44.44        Core7: 43.34        
Core8: 34.96        Core9: 76.68        
Core10: 44.20        Core11: 40.65        
Core12: 36.03        Core13: 46.95        
Core14: 35.30        Core15: 56.78        
Core16: 48.31        Core17: 46.74        
Core18: 37.44        Core19: 51.54        
Core20: 51.36        Core21: 52.11        
Core22: 36.95        Core23: 39.30        
Core24: 51.48        Core25: 49.53        
Core26: 37.36        Core27: 37.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.87
Socket1: 45.88
DDR read Latency(ns)
Socket0: 182.72
Socket1: 202.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.98        Core1: 38.71        
Core2: 41.64        Core3: 52.24        
Core4: 39.91        Core5: 38.18        
Core6: 55.06        Core7: 43.73        
Core8: 37.80        Core9: 95.07        
Core10: 37.85        Core11: 39.97        
Core12: 37.07        Core13: 45.21        
Core14: 27.93        Core15: 61.78        
Core16: 52.25        Core17: 51.69        
Core18: 28.65        Core19: 58.67        
Core20: 48.53        Core21: 61.48        
Core22: 28.78        Core23: 41.30        
Core24: 46.14        Core25: 55.35        
Core26: 28.42        Core27: 37.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.42
Socket1: 48.52
DDR read Latency(ns)
Socket0: 182.56
Socket1: 216.58
irq_total: 281993.776185102
cpu_total: 29.30
cpu_0: 40.40
cpu_1: 58.74
cpu_2: 1.33
cpu_3: 8.11
cpu_4: 34.68
cpu_5: 50.70
cpu_6: 0.27
cpu_7: 49.90
cpu_8: 41.99
cpu_9: 0.13
cpu_10: 12.29
cpu_11: 41.79
cpu_12: 41.99
cpu_13: 10.23
cpu_14: 49.83
cpu_15: 41.86
cpu_16: 10.30
cpu_17: 7.97
cpu_18: 44.12
cpu_19: 44.98
cpu_20: 12.29
cpu_21: 52.56
cpu_22: 41.79
cpu_23: 15.02
cpu_24: 0.27
cpu_25: 49.97
cpu_26: 36.41
cpu_27: 20.80
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 714824
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 727236
Total_tx_packets_phy: 1442060
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 714826
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 727240
Total_tx_packets: 1442066
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6971193
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3783600
Total_rx_bytes: 10754793
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 105631
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 57328
Total_rx_packets_phy: 162959
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6443443240
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6555348434
Total_tx_bytes: 12998791674
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6446290336
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6558220247
Total_tx_bytes_phy: 13004510583
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 105624
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 57327
Total_rx_packets: 162951
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7394146
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4013012
Total_rx_bytes_phy: 11407158


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.52        Core1: 41.53        
Core2: 57.11        Core3: 50.11        
Core4: 38.47        Core5: 39.53        
Core6: 63.16        Core7: 43.12        
Core8: 39.28        Core9: 57.85        
Core10: 44.74        Core11: 40.05        
Core12: 35.58        Core13: 47.77        
Core14: 40.46        Core15: 53.60        
Core16: 50.08        Core17: 45.53        
Core18: 40.84        Core19: 49.31        
Core20: 54.91        Core21: 49.36        
Core22: 42.62        Core23: 33.21        
Core24: 54.12        Core25: 47.62        
Core26: 39.91        Core27: 33.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 45.00
DDR read Latency(ns)
Socket0: 189.73
Socket1: 199.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.41        Core1: 39.99        
Core2: 51.23        Core3: 47.50        
Core4: 26.72        Core5: 39.43        
Core6: 42.85        Core7: 43.47        
Core8: 42.74        Core9: 76.09        
Core10: 42.27        Core11: 40.89        
Core12: 24.47        Core13: 44.99        
Core14: 31.44        Core15: 60.58        
Core16: 52.99        Core17: 51.05        
Core18: 31.25        Core19: 54.58        
Core20: 51.17        Core21: 54.46        
Core22: 33.04        Core23: 34.57        
Core24: 52.43        Core25: 51.21        
Core26: 31.78        Core27: 37.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.98
Socket1: 47.15
DDR read Latency(ns)
Socket0: 183.40
Socket1: 213.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.80        Core1: 42.31        
Core2: 51.96        Core3: 52.99        
Core4: 33.67        Core5: 38.02        
Core6: 59.55        Core7: 42.43        
Core8: 42.10        Core9: 67.60        
Core10: 44.24        Core11: 39.11        
Core12: 31.57        Core13: 46.96        
Core14: 37.86        Core15: 54.79        
Core16: 50.89        Core17: 46.30        
Core18: 38.45        Core19: 50.02        
Core20: 51.25        Core21: 53.08        
Core22: 39.77        Core23: 38.38        
Core24: 51.49        Core25: 47.86        
Core26: 37.93        Core27: 37.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.02
Socket1: 45.52
DDR read Latency(ns)
Socket0: 188.09
Socket1: 202.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.59        Core1: 40.30        
Core2: 49.70        Core3: 48.99        
Core4: 29.08        Core5: 37.51        
Core6: 53.82        Core7: 43.33        
Core8: 44.70        Core9: 60.72        
Core10: 44.33        Core11: 40.19        
Core12: 26.70        Core13: 46.66        
Core14: 33.63        Core15: 54.69        
Core16: 48.70        Core17: 48.79        
Core18: 34.91        Core19: 48.58        
Core20: 51.77        Core21: 52.74        
Core22: 35.33        Core23: 34.67        
Core24: 71.13        Core25: 50.45        
Core26: 37.49        Core27: 34.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.41
Socket1: 45.34
DDR read Latency(ns)
Socket0: 183.84
Socket1: 205.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21802
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420692678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420719274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210365923; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210365923; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210452466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210452466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008735470; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4975405; Consumed Joules: 303.67; Watts: 50.55; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1487375; Consumed DRAM Joules: 22.76; DRAM Watts: 3.79
S1P0; QPIClocks: 14420875922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420886870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210525960; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210525960; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210456466; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210456466; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008826748; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5304785; Consumed Joules: 323.78; Watts: 53.89; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1659403; Consumed DRAM Joules: 25.39; DRAM Watts: 4.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55fb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.24   0.36    0.85      31 M     39 M    0.21    0.33    0.04    0.05     3696     5387       14     67
   1    1     0.11   0.16   0.72    1.19      35 M     47 M    0.26    0.34    0.03    0.04     4312     4331      186     62
   2    0     0.00   0.25   0.01    0.60     455 K    834 K    0.45    0.08    0.01    0.02        0        7        5     66
   3    1     0.04   0.57   0.08    0.60    2452 K   2927 K    0.16    0.21    0.01    0.01        0       21      172     62
   4    0     0.03   0.12   0.26    0.72      28 M     35 M    0.18    0.37    0.09    0.11     4480     5672       10     66
   5    1     0.08   0.13   0.59    1.11      31 M     42 M    0.25    0.35    0.04    0.05     5432     4321       33     62
   6    0     0.00   0.24   0.00    0.60      91 K    175 K    0.48    0.10    0.01    0.02       56        5        1     66
   7    1     0.09   0.17   0.55    1.07      32 M     43 M    0.24    0.34    0.04    0.05     3248     3977      161     62
   8    0     0.11   0.24   0.43    0.94      31 M     39 M    0.20    0.34    0.03    0.04     4200     5687       10     65
   9    1     0.00   0.27   0.00    0.60      40 K     54 K    0.26    0.09    0.02    0.02       56        0        1     62
  10    0     0.06   0.63   0.10    0.60    3627 K   5315 K    0.32    0.31    0.01    0.01      224      113       47     64
  11    1     0.04   0.10   0.38    0.88      31 M     38 M    0.18    0.34    0.09    0.11     2856     4021        3     61
  12    0     0.10   0.23   0.44    0.95      29 M     38 M    0.24    0.39    0.03    0.04     4704     5818      234     65
  13    1     0.06   0.64   0.09    0.60    2792 K   4493 K    0.38    0.24    0.01    0.01      336       28       68     61
  14    0     0.11   0.19   0.59    1.13      33 M     43 M    0.23    0.34    0.03    0.04     4648     6001      175     65
  15    1     0.03   0.09   0.38    0.87      34 M     40 M    0.17    0.28    0.10    0.12     3976     4014        5     61
  16    0     0.04   0.54   0.08    0.60    2836 K   3712 K    0.24    0.26    0.01    0.01      112       48       66     65
  17    1     0.04   0.60   0.07    0.60    1568 K   2706 K    0.42    0.37    0.00    0.01      280      227        2     62
  18    0     0.08   0.18   0.44    0.95      31 M     39 M    0.21    0.34    0.04    0.05     4368     5877       85     66
  19    1     0.04   0.09   0.41    0.91      31 M     38 M    0.19    0.31    0.08    0.10     4312     4282        2     62
  20    0     0.06   0.61   0.11    0.60    3425 K   4337 K    0.21    0.29    0.01    0.01      168      232       74     66
  21    1     0.10   0.17   0.60    1.14      34 M     45 M    0.24    0.28    0.03    0.04     3808     3958      344     63
  22    0     0.06   0.16   0.37    0.86      31 M     39 M    0.20    0.34    0.06    0.07     4760     7007       63     66
  23    1     0.08   0.60   0.14    0.60    3298 K   4236 K    0.22    0.46    0.00    0.01      560      108       56     63
  24    0     0.00   0.28   0.00    0.60      48 K     82 K    0.41    0.11    0.01    0.02       56        4        1     67
  25    1     0.08   0.15   0.56    1.10      33 M     43 M    0.23    0.30    0.04    0.05     4424     3870      138     62
  26    0     0.04   0.12   0.29    0.77      30 M     36 M    0.18    0.34    0.08    0.10     4872     6040       18     66
  27    1     0.11   0.62   0.17    0.60    4146 K   5934 K    0.30    0.50    0.00    0.01      392      155       58     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.22   0.25    0.87     258 M    326 M    0.21    0.35    0.03    0.04    36344    47898      803     59
 SKT    1     0.06   0.19   0.34    0.96     279 M    359 M    0.22    0.32    0.03    0.04    33992    33313     1229     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.29    0.92     537 M    686 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.80 %

 C1 core residency: 44.32 %; C3 core residency: 2.33 %; C6 core residency: 21.56 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.13 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   75 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.63    25.78     255.91      19.04         259.90
 SKT   1    48.32    28.39     272.29      21.28         321.65
---------------------------------------------------------------------------------------------------------------
       *    91.95    54.17     528.21      40.33         291.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5abc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9517.96 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5545.71 --|
|-- Mem Ch  2: Reads (MB/s):  8962.44 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5276.74 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8962.44 --||-- NODE 1 Mem Read (MB/s) :  9517.96 --|
|-- NODE 0 Mem Write(MB/s) :  5276.74 --||-- NODE 1 Mem Write(MB/s) :  5545.71 --|
|-- NODE 0 P. Write (T/s):     152263 --||-- NODE 1 P. Write (T/s):     167304 --|
|-- NODE 0 Memory (MB/s):    14239.18 --||-- NODE 1 Memory (MB/s):    15063.67 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18480.41                --|
            |--                System Write Throughput(MB/s):      10822.45                --|
            |--               System Memory Throughput(MB/s):      29302.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b92
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     109 M        12      19 M   125 M    511 K     0     672 K
 1     106 M         0      18 M   124 M    557 K     0     633 K
-----------------------------------------------------------------------
 *     216 M        12      38 M   249 M   1069 K     0    1306 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.96        Core1: 43.60        
Core2: 51.53        Core3: 56.50        
Core4: 29.54        Core5: 49.07        
Core6: 57.49        Core7: 37.46        
Core8: 45.24        Core9: 46.47        
Core10: 40.95        Core11: 33.64        
Core12: 34.05        Core13: 40.25        
Core14: 36.71        Core15: 49.75        
Core16: 33.70        Core17: 68.17        
Core18: 37.81        Core19: 51.34        
Core20: 40.09        Core21: 51.13        
Core22: 37.73        Core23: 36.21        
Core24: 48.37        Core25: 51.84        
Core26: 37.95        Core27: 37.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.12
Socket1: 45.20
DDR read Latency(ns)
Socket0: 184.15
Socket1: 201.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.31        Core1: 53.33        
Core2: 50.06        Core3: 53.87        
Core4: 29.73        Core5: 38.55        
Core6: 56.86        Core7: 32.83        
Core8: 44.54        Core9: 47.31        
Core10: 51.53        Core11: 28.84        
Core12: 30.26        Core13: 39.87        
Core14: 38.45        Core15: 45.22        
Core16: 34.22        Core17: 56.13        
Core18: 38.16        Core19: 46.07        
Core20: 37.76        Core21: 46.51        
Core22: 40.34        Core23: 33.56        
Core24: 46.31        Core25: 47.77        
Core26: 41.22        Core27: 35.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.98
Socket1: 41.43
DDR read Latency(ns)
Socket0: 186.11
Socket1: 193.28
irq_total: 294661.360861309
cpu_total: 29.50
cpu_0: 42.92
cpu_1: 43.32
cpu_2: 1.46
cpu_3: 8.24
cpu_4: 42.99
cpu_5: 41.40
cpu_6: 7.18
cpu_7: 63.39
cpu_8: 45.98
cpu_9: 10.37
cpu_10: 0.27
cpu_11: 44.32
cpu_12: 41.20
cpu_13: 8.37
cpu_14: 44.25
cpu_15: 52.09
cpu_16: 20.73
cpu_17: 0.20
cpu_18: 45.58
cpu_19: 42.19
cpu_20: 8.77
cpu_21: 41.86
cpu_22: 44.98
cpu_23: 14.49
cpu_24: 9.17
cpu_25: 40.13
cpu_26: 39.00
cpu_27: 21.06
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6626893193
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6721716919
Total_tx_bytes: 13348610112
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6994090
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 6116698
Total_rx_bytes_phy: 13110788
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6592865
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5767383
Total_rx_bytes: 12360248
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 99891
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 87384
Total_rx_packets: 187275
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6629926781
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6724720082
Total_tx_bytes_phy: 13354646863
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 735177
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 745697
Total_tx_packets: 1480874
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 99917
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 87381
Total_rx_packets_phy: 187298
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 735188
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 745699
Total_tx_packets_phy: 1480887


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.92        Core1: 52.66        
Core2: 55.17        Core3: 50.16        
Core4: 34.06        Core5: 38.53        
Core6: 56.44        Core7: 35.33        
Core8: 46.60        Core9: 46.69        
Core10: 55.43        Core11: 33.36        
Core12: 35.73        Core13: 39.50        
Core14: 42.02        Core15: 44.61        
Core16: 37.06        Core17: 55.15        
Core18: 41.84        Core19: 45.30        
Core20: 41.48        Core21: 45.50        
Core22: 44.75        Core23: 29.63        
Core24: 45.16        Core25: 45.03        
Core26: 44.02        Core27: 32.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.96
Socket1: 41.74
DDR read Latency(ns)
Socket0: 188.38
Socket1: 193.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 48.53        
Core2: 52.49        Core3: 51.37        
Core4: 32.47        Core5: 41.61        
Core6: 57.68        Core7: 37.39        
Core8: 44.60        Core9: 48.16        
Core10: 50.75        Core11: 34.47        
Core12: 35.74        Core13: 40.46        
Core14: 42.91        Core15: 44.68        
Core16: 35.06        Core17: 52.30        
Core18: 42.31        Core19: 47.00        
Core20: 41.74        Core21: 46.74        
Core22: 43.79        Core23: 30.74        
Core24: 47.42        Core25: 47.32        
Core26: 43.91        Core27: 33.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.30
Socket1: 42.84
DDR read Latency(ns)
Socket0: 191.76
Socket1: 195.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.50        Core1: 53.49        
Core2: 56.63        Core3: 52.50        
Core4: 33.84        Core5: 37.79        
Core6: 56.20        Core7: 36.29        
Core8: 49.55        Core9: 48.95        
Core10: 61.77        Core11: 33.24        
Core12: 32.45        Core13: 38.72        
Core14: 43.01        Core15: 44.41        
Core16: 36.72        Core17: 51.96        
Core18: 43.25        Core19: 45.62        
Core20: 45.33        Core21: 46.21        
Core22: 45.20        Core23: 34.41        
Core24: 46.74        Core25: 46.02        
Core26: 46.83        Core27: 33.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.56
Socket1: 42.14
DDR read Latency(ns)
Socket0: 190.91
Socket1: 192.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 47.87        
Core2: 52.79        Core3: 50.65        
Core4: 31.71        Core5: 43.32        
Core6: 56.96        Core7: 35.47        
Core8: 44.25        Core9: 47.43        
Core10: 44.31        Core11: 33.02        
Core12: 35.75        Core13: 40.53        
Core14: 40.96        Core15: 45.89        
Core16: 36.58        Core17: 66.94        
Core18: 41.66        Core19: 47.38        
Core20: 45.29        Core21: 46.49        
Core22: 42.90        Core23: 29.87        
Core24: 46.68        Core25: 46.81        
Core26: 43.27        Core27: 33.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.30
Socket1: 42.58
DDR read Latency(ns)
Socket0: 189.06
Socket1: 195.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23859
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416678578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416686202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208348410; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208348410; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208422133; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208422133; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007044828; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5141533; Consumed Joules: 313.81; Watts: 52.24; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1505888; Consumed DRAM Joules: 23.04; DRAM Watts: 3.84
S1P0; QPIClocks: 14416813490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416818762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208487793; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208487793; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208416744; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208416744; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007095770; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5150617; Consumed Joules: 314.37; Watts: 52.33; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1652710; Consumed DRAM Joules: 25.29; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e04
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.18   0.42    0.92      28 M     38 M    0.27    0.38    0.04    0.05     4256     5590       30     66
   1    1     0.07   0.17   0.41    0.92      31 M     39 M    0.20    0.29    0.05    0.06     3920     2756        9     62
   2    0     0.00   0.24   0.02    0.60     520 K   1030 K    0.49    0.07    0.01    0.02       56       18        8     65
   3    1     0.05   0.56   0.08    0.60    2518 K   2979 K    0.15    0.20    0.01    0.01      224       69      140     62
   4    0     0.08   0.20   0.41    0.91      28 M     38 M    0.27    0.39    0.03    0.05     5600     5586       20     65
   5    1     0.07   0.17   0.41    0.92      31 M     39 M    0.22    0.34    0.04    0.06     4592     2931        6     62
   6    0     0.03   0.45   0.06    0.60    2623 K   3544 K    0.26    0.20    0.01    0.01      392       12      103     65
   7    1     0.17   0.22   0.78    1.20      35 M     49 M    0.29    0.38    0.02    0.03     3864     3174      231     61
   8    0     0.11   0.25   0.46    0.97      32 M     40 M    0.20    0.30    0.03    0.04     3360     4287      125     64
   9    1     0.06   0.64   0.09    0.60    2941 K   4579 K    0.36    0.26    0.01    0.01        0        7       69     61
  10    0     0.00   0.24   0.00    0.60      58 K    108 K    0.46    0.10    0.01    0.02        0        2        3     64
  11    1     0.05   0.11   0.42    0.93      28 M     37 M    0.23    0.40    0.06    0.08     4144     3179        4     61
  12    0     0.10   0.21   0.49    1.04      30 M     39 M    0.23    0.37    0.03    0.04     3472     5297      165     65
  13    1     0.05   0.65   0.07    0.60    1648 K   3502 K    0.53    0.33    0.00    0.01      112      140        2     61
  14    0     0.08   0.16   0.46    0.98      33 M     42 M    0.20    0.34    0.04    0.06     5768     5181       54     65
  15    1     0.10   0.17   0.63    1.18      36 M     46 M    0.23    0.32    0.03    0.04     4592     2695      245     61
  16    0     0.12   0.68   0.17    0.60    4186 K   6796 K    0.38    0.46    0.00    0.01      448      160       45     65
  17    1     0.00   0.23   0.00    0.60      96 K    162 K    0.41    0.10    0.02    0.03       56        9        0     62
  18    0     0.08   0.17   0.49    1.01      33 M     42 M    0.20    0.33    0.04    0.05     3752     5201       73     65
  19    1     0.03   0.09   0.37    0.86      32 M     39 M    0.18    0.31    0.09    0.11     4256     2954        3     63
  20    0     0.05   0.62   0.08    0.60    1617 K   2288 K    0.29    0.31    0.00    0.00      280      299       15     66
  21    1     0.04   0.10   0.37    0.85      32 M     40 M    0.19    0.31    0.09    0.11     3416     2793        5     63
  22    0     0.07   0.16   0.45    0.95      34 M     43 M    0.21    0.32    0.05    0.06     4256     6275      142     66
  23    1     0.08   0.61   0.14    0.60    3091 K   4115 K    0.25    0.47    0.00    0.00      224       27      142     63
  24    0     0.05   0.61   0.08    0.60    2877 K   4215 K    0.32    0.27    0.01    0.01       56        8       99     66
  25    1     0.03   0.10   0.33    0.81      32 M     39 M    0.17    0.31    0.10    0.12     5600     2650        1     63
  26    0     0.03   0.10   0.32    0.80      32 M     38 M    0.17    0.32    0.10    0.12     4704     5296       23     66
  27    1     0.12   0.62   0.19    0.62    4385 K   6259 K    0.30    0.50    0.00    0.01      392      155       81     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.22   0.28    0.90     265 M    342 M    0.22    0.35    0.03    0.04    36400    43212      905     58
 SKT    1     0.07   0.21   0.31    0.90     275 M    353 M    0.22    0.34    0.03    0.04    35392    23539      938     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.22   0.29    0.90     541 M    696 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.44 %

 C1 core residency: 46.60 %; C3 core residency: 2.30 %; C6 core residency: 18.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.60 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   76 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.26    26.71     265.41      19.38         272.20
 SKT   1    47.95    27.91     265.31      21.16         297.69
---------------------------------------------------------------------------------------------------------------
       *    93.21    54.61     530.72      40.54         285.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5eea
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9170.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5432.40 --|
|-- Mem Ch  2: Reads (MB/s):  9034.59 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5350.48 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9034.59 --||-- NODE 1 Mem Read (MB/s) :  9170.90 --|
|-- NODE 0 Mem Write(MB/s) :  5350.48 --||-- NODE 1 Mem Write(MB/s) :  5432.40 --|
|-- NODE 0 P. Write (T/s):     154048 --||-- NODE 1 P. Write (T/s):     162200 --|
|-- NODE 0 Memory (MB/s):    14385.06 --||-- NODE 1 Memory (MB/s):    14603.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18205.48                --|
            |--                System Write Throughput(MB/s):      10782.87                --|
            |--               System Memory Throughput(MB/s):      28988.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5fc1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      99 M        48      19 M   118 M    366 K     0     538 K
 1      98 M         0      17 M   119 M    502 K     0     611 K
-----------------------------------------------------------------------
 *     198 M        48      36 M   238 M    869 K     0    1149 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.18        Core1: 44.88        
Core2: 51.75        Core3: 56.76        
Core4: 45.31        Core5: 43.46        
Core6: 62.00        Core7: 41.26        
Core8: 35.30        Core9: 41.93        
Core10: 59.68        Core11: 42.07        
Core12: 38.77        Core13: 50.22        
Core14: 48.07        Core15: 44.99        
Core16: 46.10        Core17: 70.93        
Core18: 47.37        Core19: 44.65        
Core20: 53.08        Core21: 41.14        
Core22: 41.57        Core23: 37.37        
Core24: 40.42        Core25: 41.82        
Core26: 46.75        Core27: 35.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.92
Socket1: 42.80
DDR read Latency(ns)
Socket0: 196.80
Socket1: 193.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.81        Core1: 45.15        
Core2: 48.78        Core3: 56.31        
Core4: 43.32        Core5: 41.67        
Core6: 60.88        Core7: 42.41        
Core8: 35.40        Core9: 65.17        
Core10: 61.44        Core11: 39.56        
Core12: 37.78        Core13: 50.02        
Core14: 47.32        Core15: 43.92        
Core16: 45.02        Core17: 82.13        
Core18: 45.23        Core19: 45.36        
Core20: 51.47        Core21: 42.45        
Core22: 40.29        Core23: 36.47        
Core24: 39.01        Core25: 39.92        
Core26: 46.86        Core27: 32.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.64
Socket1: 42.22
DDR read Latency(ns)
Socket0: 195.52
Socket1: 191.95
irq_total: 242250.344647626
cpu_total: 29.29
cpu_0: 41.59
cpu_1: 47.31
cpu_2: 5.85
cpu_3: 8.04
cpu_4: 37.34
cpu_5: 45.91
cpu_6: 0.53
cpu_7: 42.46
cpu_8: 48.57
cpu_9: 0.40
cpu_10: 6.25
cpu_11: 42.19
cpu_12: 49.70
cpu_13: 7.31
cpu_14: 45.98
cpu_15: 40.80
cpu_16: 6.31
cpu_17: 0.13
cpu_18: 58.21
cpu_19: 40.40
cpu_20: 10.70
cpu_21: 41.13
cpu_22: 42.33
cpu_23: 30.23
cpu_24: 12.36
cpu_25: 47.24
cpu_26: 40.53
cpu_27: 20.53
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6204846
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3829460
Total_rx_bytes_phy: 10034306
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5849020
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3610559
Total_rx_bytes: 9459579
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 88621
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 54705
Total_rx_packets: 143326
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 88642
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 54706
Total_rx_packets_phy: 143348
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6243655301
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6282494433
Total_tx_bytes_phy: 12526149734
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 692354
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 696661
Total_tx_packets_phy: 1389015
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6240948512
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6279579394
Total_tx_bytes: 12520527906
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 692361
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 696647
Total_tx_packets: 1389008


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.58        Core1: 43.85        
Core2: 45.74        Core3: 52.35        
Core4: 44.25        Core5: 41.24        
Core6: 52.88        Core7: 42.84        
Core8: 33.93        Core9: 54.75        
Core10: 60.36        Core11: 41.30        
Core12: 35.27        Core13: 48.77        
Core14: 40.36        Core15: 47.27        
Core16: 39.80        Core17: 78.06        
Core18: 44.07        Core19: 46.61        
Core20: 49.94        Core21: 43.06        
Core22: 40.67        Core23: 35.80        
Core24: 37.80        Core25: 44.38        
Core26: 41.21        Core27: 33.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.74
Socket1: 43.36
DDR read Latency(ns)
Socket0: 194.04
Socket1: 197.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.96        Core1: 44.74        
Core2: 48.90        Core3: 52.73        
Core4: 46.12        Core5: 42.67        
Core6: 60.16        Core7: 44.01        
Core8: 36.07        Core9: 67.95        
Core10: 63.21        Core11: 41.63        
Core12: 38.67        Core13: 50.27        
Core14: 42.16        Core15: 43.59        
Core16: 40.30        Core17: 72.62        
Core18: 47.18        Core19: 44.12        
Core20: 51.51        Core21: 40.39        
Core22: 42.62        Core23: 36.02        
Core24: 40.24        Core25: 42.27        
Core26: 47.57        Core27: 32.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.63
Socket1: 42.57
DDR read Latency(ns)
Socket0: 198.23
Socket1: 194.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.28        Core1: 43.56        
Core2: 50.06        Core3: 58.32        
Core4: 44.60        Core5: 43.11        
Core6: 67.95        Core7: 43.62        
Core8: 35.42        Core9: 66.08        
Core10: 60.48        Core11: 41.29        
Core12: 41.09        Core13: 50.84        
Core14: 45.79        Core15: 44.20        
Core16: 41.70        Core17: 59.13        
Core18: 47.12        Core19: 44.12        
Core20: 53.05        Core21: 40.81        
Core22: 41.07        Core23: 35.02        
Core24: 40.12        Core25: 41.43        
Core26: 47.89        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.04
Socket1: 42.41
DDR read Latency(ns)
Socket0: 196.73
Socket1: 192.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 44.22        
Core2: 49.76        Core3: 51.40        
Core4: 44.76        Core5: 43.09        
Core6: 58.89        Core7: 42.74        
Core8: 31.01        Core9: 50.66        
Core10: 63.01        Core11: 41.44        
Core12: 41.10        Core13: 51.46        
Core14: 45.60        Core15: 45.08        
Core16: 40.20        Core17: 68.12        
Core18: 44.84        Core19: 44.77        
Core20: 50.26        Core21: 40.82        
Core22: 41.78        Core23: 35.26        
Core24: 39.12        Core25: 44.60        
Core26: 45.94        Core27: 33.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.73
Socket1: 42.97
DDR read Latency(ns)
Socket0: 194.81
Socket1: 193.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24934
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425144514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425160578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212584554; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212584554; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212658385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212658385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010575465; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5107588; Consumed Joules: 311.74; Watts: 51.87; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1516133; Consumed DRAM Joules: 23.20; DRAM Watts: 3.86
S1P0; QPIClocks: 14425281890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425289862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212719580; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212719580; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212654076; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212654076; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010628582; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5021503; Consumed Joules: 306.49; Watts: 51.00; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1619156; Consumed DRAM Joules: 24.77; DRAM Watts: 4.12
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6239
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.04   0.11   0.34    0.82      29 M     36 M    0.20    0.34    0.08    0.10     5712     5485       28     66
   1    1     0.09   0.18   0.51    1.04      34 M     43 M    0.21    0.31    0.04    0.05     3864     3861      109     62
   2    0     0.03   0.47   0.05    0.60    1741 K   3020 K    0.42    0.23    0.01    0.01      336      101       46     65
   3    1     0.04   0.55   0.08    0.60    2535 K   3026 K    0.16    0.20    0.01    0.01      336       25      185     62
   4    0     0.03   0.10   0.30    0.76      31 M     38 M    0.17    0.32    0.10    0.12     4872     5506       27     66
   5    1     0.07   0.15   0.48    1.00      31 M     40 M    0.22    0.33    0.05    0.06     3864     4050       26     62
   6    0     0.00   0.20   0.00    0.60     155 K    273 K    0.43    0.08    0.02    0.03       56       10        1     65
   7    1     0.06   0.16   0.40    0.91      33 M     40 M    0.19    0.32    0.05    0.06     4256     3749       85     62
   8    0     0.10   0.18   0.58    1.13      29 M     39 M    0.27    0.36    0.03    0.04     3584     5741       51     64
   9    1     0.00   0.48   0.00    0.60      92 K    131 K    0.30    0.25    0.01    0.01        0        4        0     62
  10    0     0.02   0.40   0.05    0.60    2300 K   3103 K    0.26    0.18    0.01    0.01       56        2       82     64
  11    1     0.07   0.17   0.39    0.89      31 M     40 M    0.21    0.33    0.05    0.06     3864     3705        2     61
  12    0     0.11   0.17   0.61    1.17      31 M     41 M    0.24    0.36    0.03    0.04     3752     5660      212     64
  13    1     0.03   0.50   0.06    0.60    2262 K   3738 K    0.39    0.22    0.01    0.01      224       84       77     62
  14    0     0.07   0.15   0.47    0.99      33 M     40 M    0.19    0.31    0.05    0.06     4648     5417      176     65
  15    1     0.03   0.10   0.34    0.82      31 M     38 M    0.18    0.32    0.09    0.11     3192     3798        3     61
  16    0     0.04   0.62   0.07    0.60    1292 K   1867 K    0.31    0.29    0.00    0.00      168       68        4     65
  17    1     0.00   0.21   0.00    0.60      61 K     91 K    0.32    0.08    0.02    0.03       56        7        0     62
  18    0     0.14   0.19   0.71    1.20      37 M     48 M    0.22    0.30    0.03    0.04     4312     5771      303     64
  19    1     0.03   0.10   0.34    0.81      31 M     38 M    0.18    0.32    0.09    0.11     4200     4147        1     64
  20    0     0.06   0.59   0.09    0.60    3071 K   3854 K    0.20    0.29    0.01    0.01      112      224       81     66
  21    1     0.03   0.11   0.32    0.80      29 M     37 M    0.20    0.32    0.09    0.11     4256     3745        4     64
  22    0     0.04   0.10   0.37    0.87      31 M     38 M    0.19    0.31    0.08    0.10     3976     6472       18     66
  23    1     0.16   0.61   0.26    0.69    6620 K   9837 K    0.33    0.51    0.00    0.01      336      142      175     63
  24    0     0.07   0.71   0.09    0.60    2521 K   5046 K    0.50    0.35    0.00    0.01       56      143        9     66
  25    1     0.09   0.17   0.50    1.02      31 M     41 M    0.23    0.32    0.04    0.05     4592     3798      538     62
  26    0     0.03   0.09   0.35    0.83      32 M     38 M    0.16    0.30    0.10    0.12     3640     5670       17     65
  27    1     0.11   0.62   0.17    0.60    3645 K   5489 K    0.34    0.54    0.00    0.01      168      211       25     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.19   0.29    0.94     267 M    339 M    0.21    0.32    0.03    0.04    35280    46270     1055     59
 SKT    1     0.06   0.21   0.28    0.86     270 M    341 M    0.21    0.33    0.03    0.04    33208    31326     1229     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.90     537 M    681 M    0.21    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.55 %

 C1 core residency: 40.70 %; C3 core residency: 2.51 %; C6 core residency: 25.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       18 G     18 G   |   18%    18%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.93    27.25     264.25      19.52         294.82
 SKT   1    46.36    27.50     259.26      20.91         291.88
---------------------------------------------------------------------------------------------------------------
       *    92.28    54.75     523.51      40.43         293.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 631f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9610.30 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5565.88 --|
|-- Mem Ch  2: Reads (MB/s):  8687.88 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5192.17 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8687.88 --||-- NODE 1 Mem Read (MB/s) :  9610.30 --|
|-- NODE 0 Mem Write(MB/s) :  5192.17 --||-- NODE 1 Mem Write(MB/s) :  5565.88 --|
|-- NODE 0 P. Write (T/s):     144621 --||-- NODE 1 P. Write (T/s):     170034 --|
|-- NODE 0 Memory (MB/s):    13880.05 --||-- NODE 1 Memory (MB/s):    15176.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18298.18                --|
            |--                System Write Throughput(MB/s):      10758.05                --|
            |--               System Memory Throughput(MB/s):      29056.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 63f4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     104 M        96      16 M   138 M    569 K     0     803 K
 1     102 M        24      20 M   149 M    558 K    12     719 K
-----------------------------------------------------------------------
 *     206 M       120      36 M   288 M   1128 K    12    1522 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.86        Core1: 73.21        
Core2: 50.24        Core3: 54.08        
Core4: 21.72        Core5: 26.39        
Core6: 49.10        Core7: 26.81        
Core8: 52.22        Core9: 63.52        
Core10: 45.63        Core11: 21.66        
Core12: 14.75        Core13: 42.65        
Core14: 31.56        Core15: 45.63        
Core16: 45.37        Core17: 40.56        
Core18: 31.07        Core19: 47.77        
Core20: 31.07        Core21: 51.22        
Core22: 29.29        Core23: 31.86        
Core24: 39.11        Core25: 48.83        
Core26: 32.41        Core27: 33.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 39.27
DDR read Latency(ns)
Socket0: 185.61
Socket1: 189.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 54.04        Core1: 76.31        
Core2: 48.47        Core3: 49.64        
Core4: 19.48        Core5: 24.00        
Core6: 42.58        Core7: 29.50        
Core8: 49.88        Core9: 60.18        
Core10: 50.94        Core11: 22.94        
Core12: 13.90        Core13: 43.19        
Core14: 30.79        Core15: 46.11        
Core16: 40.90        Core17: 40.70        
Core18: 31.00        Core19: 48.29        
Core20: 29.67        Core21: 52.47        
Core22: 32.72        Core23: 28.25        
Core24: 39.46        Core25: 48.41        
Core26: 31.68        Core27: 32.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.83
Socket1: 39.70
DDR read Latency(ns)
Socket0: 187.01
Socket1: 194.20
irq_total: 296148.680163173
cpu_total: 29.15
cpu_0: 33.91
cpu_1: 40.56
cpu_2: 1.00
cpu_3: 8.38
cpu_4: 45.08
cpu_5: 53.59
cpu_6: 0.40
cpu_7: 49.20
cpu_8: 41.62
cpu_9: 0.13
cpu_10: 7.18
cpu_11: 48.34
cpu_12: 47.74
cpu_13: 22.41
cpu_14: 41.02
cpu_15: 48.60
cpu_16: 10.51
cpu_17: 7.91
cpu_18: 43.48
cpu_19: 48.34
cpu_20: 7.31
cpu_21: 42.62
cpu_22: 41.95
cpu_23: 14.63
cpu_24: 6.78
cpu_25: 46.08
cpu_26: 36.64
cpu_27: 20.94
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6133259
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5624714
Total_rx_bytes_phy: 11757973
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6811127219
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6995932633
Total_tx_bytes_phy: 13807059852
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 87539
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 80363
Total_rx_packets: 167902
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 755277
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 775798
Total_tx_packets: 1531075
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 87624
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 80353
Total_rx_packets_phy: 167977
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5777574
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5303999
Total_rx_bytes: 11081573
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6808069268
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6993039755
Total_tx_bytes: 13801109023
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 755281
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 775774
Total_tx_packets_phy: 1531055


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 57.21        Core1: 71.45        
Core2: 49.54        Core3: 39.69        
Core4: 19.36        Core5: 23.41        
Core6: 49.45        Core7: 29.36        
Core8: 50.76        Core9: 71.45        
Core10: 52.61        Core11: 21.91        
Core12: 15.12        Core13: 44.23        
Core14: 31.74        Core15: 44.81        
Core16: 39.55        Core17: 39.79        
Core18: 31.11        Core19: 46.93        
Core20: 25.82        Core21: 51.26        
Core22: 31.83        Core23: 27.08        
Core24: 39.82        Core25: 47.45        
Core26: 31.92        Core27: 30.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.39
Socket1: 38.60
DDR read Latency(ns)
Socket0: 184.37
Socket1: 189.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.50        Core1: 71.42        
Core2: 54.04        Core3: 54.24        
Core4: 22.74        Core5: 28.79        
Core6: 47.50        Core7: 26.82        
Core8: 50.45        Core9: 62.53        
Core10: 50.48        Core11: 20.45        
Core12: 14.54        Core13: 43.75        
Core14: 31.57        Core15: 45.14        
Core16: 41.74        Core17: 40.39        
Core18: 31.72        Core19: 47.92        
Core20: 31.12        Core21: 48.61        
Core22: 29.88        Core23: 27.35        
Core24: 37.63        Core25: 47.08        
Core26: 33.30        Core27: 31.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.77
Socket1: 38.78
DDR read Latency(ns)
Socket0: 185.19
Socket1: 189.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.88        Core1: 59.32        
Core2: 52.00        Core3: 52.26        
Core4: 21.28        Core5: 30.11        
Core6: 64.44        Core7: 31.39        
Core8: 49.39        Core9: 69.08        
Core10: 54.78        Core11: 25.73        
Core12: 17.16        Core13: 44.64        
Core14: 30.61        Core15: 47.15        
Core16: 41.75        Core17: 41.16        
Core18: 31.65        Core19: 49.60        
Core20: 30.84        Core21: 50.66        
Core22: 29.72        Core23: 30.44        
Core24: 39.38        Core25: 49.66        
Core26: 33.00        Core27: 31.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.08
Socket1: 41.15
DDR read Latency(ns)
Socket0: 183.77
Socket1: 197.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 54.12        Core1: 44.99        
Core2: 53.00        Core3: 51.82        
Core4: 26.08        Core5: 39.94        
Core6: 62.99        Core7: 43.43        
Core8: 45.87        Core9: 88.29        
Core10: 61.80        Core11: 38.14        
Core12: 21.51        Core13: 47.69        
Core14: 30.63        Core15: 50.29        
Core16: 41.12        Core17: 43.95        
Core18: 33.28        Core19: 52.16        
Core20: 32.03        Core21: 53.66        
Core22: 30.91        Core23: 30.84        
Core24: 39.65        Core25: 55.71        
Core26: 33.60        Core27: 33.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.11
Socket1: 46.58
DDR read Latency(ns)
Socket0: 179.70
Socket1: 210.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26003
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418655638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418663686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209335897; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209335897; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209436537; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209436537; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007979130; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5083588; Consumed Joules: 310.28; Watts: 51.65; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1467051; Consumed DRAM Joules: 22.45; DRAM Watts: 3.74
S1P0; QPIClocks: 14419005394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419013970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209609655; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209609655; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209524088; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209524088; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008042106; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5330493; Consumed Joules: 325.35; Watts: 54.16; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1668042; Consumed DRAM Joules: 25.52; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6664
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.22   0.25    0.72      29 M     35 M    0.17    0.27    0.05    0.06     4872     4111      104     66
   1    1     0.06   0.18   0.34    0.84      29 M     35 M    0.18    0.27    0.05    0.06     3248     3381       15     63
   2    0     0.00   0.21   0.01    0.60     416 K    772 K    0.46    0.07    0.01    0.03        0        2        6     65
   3    1     0.05   0.57   0.08    0.60    2531 K   3016 K    0.16    0.20    0.01    0.01       56       48       63     62
   4    0     0.11   0.23   0.46    0.98      28 M     39 M    0.28    0.44    0.03    0.04     6048     5692      155     65
   5    1     0.09   0.15   0.63    1.15      30 M     43 M    0.30    0.40    0.03    0.05     5656     4884       29     62
   6    0     0.00   0.23   0.00    0.60     107 K    183 K    0.42    0.09    0.02    0.03       56        2        3     65
   7    1     0.09   0.16   0.55    1.07      32 M     43 M    0.26    0.39    0.04    0.05     5376     4295      159     61
   8    0     0.12   0.30   0.38    0.89      30 M     38 M    0.21    0.29    0.03    0.03     2352     4110      129     64
   9    1     0.00   0.24   0.00    0.60      46 K     71 K    0.35    0.09    0.02    0.03        0        0        1     62
  10    0     0.03   0.46   0.06    0.60    2974 K   3980 K    0.25    0.17    0.01    0.01       56       14       84     64
  11    1     0.05   0.11   0.51    1.04      28 M     38 M    0.25    0.43    0.05    0.07     4424     4750       10     61
  12    0     0.14   0.23   0.61    1.16      24 M     39 M    0.36    0.49    0.02    0.03     4088     6399      205     65
  13    1     0.12   0.73   0.16    0.60    6641 K   9108 K    0.27    0.32    0.01    0.01       56      140      159     61
  14    0     0.08   0.20   0.39    0.88      32 M     40 M    0.20    0.36    0.04    0.05     3864     5323       98     65
  15    1     0.07   0.14   0.51    1.03      35 M     45 M    0.22    0.31    0.05    0.07     3416     3942      197     61
  16    0     0.06   0.62   0.10    0.60    2390 K   3702 K    0.35    0.32    0.00    0.01       56       65       73     65
  17    1     0.05   0.62   0.07    0.60    1631 K   3464 K    0.53    0.32    0.00    0.01      112      158        4     62
  18    0     0.09   0.20   0.45    0.96      32 M     41 M    0.21    0.36    0.04    0.05     4648     5722      112     65
  19    1     0.07   0.13   0.51    1.04      36 M     45 M    0.21    0.30    0.05    0.07     5992     4603      152     62
  20    0     0.06   0.65   0.09    0.62    1436 K   2182 K    0.34    0.28    0.00    0.00      224      335        4     66
  21    1     0.03   0.09   0.38    0.86      35 M     42 M    0.18    0.29    0.10    0.12     3192     4057        4     63
  22    0     0.08   0.19   0.39    0.89      32 M     41 M    0.23    0.35    0.04    0.06     4312     5410       47     65
  23    1     0.09   0.61   0.14    0.60    3216 K   4191 K    0.23    0.49    0.00    0.00      168       27      173     63
  24    0     0.04   0.69   0.06    0.60    1443 K   2431 K    0.41    0.39    0.00    0.01      336       78       18     66
  25    1     0.07   0.14   0.46    0.97      34 M     43 M    0.23    0.30    0.05    0.07     3752     3841       40     62
  26    0     0.03   0.12   0.28    0.74      31 M     38 M    0.17    0.36    0.10    0.12     3248     5439       30     65
  27    1     0.11   0.62   0.18    0.60    4233 K   6152 K    0.31    0.51    0.00    0.01      616      131      108     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.25   0.25    0.87     250 M    327 M    0.23    0.37    0.03    0.04    34160    42702     1068     58
 SKT    1     0.07   0.21   0.32    0.92     279 M    364 M    0.23    0.35    0.03    0.04    36064    34257     1114     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.23   0.29    0.90     530 M    692 M    0.23    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.05 %

 C1 core residency: 49.33 %; C3 core residency: 2.94 %; C6 core residency: 15.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.67 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.63 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   80 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.39    25.06     260.43      18.79         247.99
 SKT   1    48.83    28.03     270.11      21.30         304.98
---------------------------------------------------------------------------------------------------------------
       *    91.22    53.08     530.54      40.09         277.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6750
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9592.35 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5530.08 --|
|-- Mem Ch  2: Reads (MB/s):  8509.75 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  4877.31 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8509.75 --||-- NODE 1 Mem Read (MB/s) :  9592.35 --|
|-- NODE 0 Mem Write(MB/s) :  4877.31 --||-- NODE 1 Mem Write(MB/s) :  5530.08 --|
|-- NODE 0 P. Write (T/s):     142354 --||-- NODE 1 P. Write (T/s):     170032 --|
|-- NODE 0 Memory (MB/s):    13387.06 --||-- NODE 1 Memory (MB/s):    15122.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18102.11                --|
            |--                System Write Throughput(MB/s):      10407.39                --|
            |--               System Memory Throughput(MB/s):      28509.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6826
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      99 M       120      18 M   119 M    463 K   372     636 K
 1     102 M        24      20 M   131 M    532 K    12     639 K
-----------------------------------------------------------------------
 *     202 M       144      38 M   250 M    995 K   384    1275 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.24        Core1: 45.90        
Core2: 51.17        Core3: 47.11        
Core4: 52.79        Core5: 39.08        
Core6: 58.57        Core7: 40.40        
Core8: 41.21        Core9: 52.22        
Core10: 50.14        Core11: 38.71        
Core12: 25.37        Core13: 73.15        
Core14: 31.17        Core15: 53.02        
Core16: 43.41        Core17: 44.49        
Core18: 31.28        Core19: 52.05        
Core20: 36.13        Core21: 55.78        
Core22: 30.45        Core23: 36.07        
Core24: 46.44        Core25: 53.37        
Core26: 32.81        Core27: 38.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.98
Socket1: 46.63
DDR read Latency(ns)
Socket0: 177.09
Socket1: 207.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.75        Core1: 43.86        
Core2: 50.37        Core3: 45.23        
Core4: 52.90        Core5: 42.51        
Core6: 53.50        Core7: 43.32        
Core8: 41.60        Core9: 53.14        
Core10: 51.00        Core11: 41.09        
Core12: 25.28        Core13: 78.72        
Core14: 28.97        Core15: 58.11        
Core16: 37.76        Core17: 45.81        
Core18: 29.21        Core19: 56.82        
Core20: 30.53        Core21: 59.12        
Core22: 29.22        Core23: 33.88        
Core24: 48.85        Core25: 56.43        
Core26: 29.66        Core27: 31.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.02
Socket1: 49.05
DDR read Latency(ns)
Socket0: 187.57
Socket1: 218.06
irq_total: 267254.959492711
cpu_total: 28.72
cpu_0: 34.18
cpu_1: 58.64
cpu_2: 1.06
cpu_3: 14.49
cpu_4: 25.40
cpu_5: 52.13
cpu_6: 0.20
cpu_7: 62.23
cpu_8: 48.80
cpu_9: 16.69
cpu_10: 0.33
cpu_11: 46.88
cpu_12: 41.02
cpu_13: 0.13
cpu_14: 43.95
cpu_15: 43.95
cpu_16: 8.98
cpu_17: 6.91
cpu_18: 41.16
cpu_19: 47.21
cpu_20: 6.45
cpu_21: 44.28
cpu_22: 39.10
cpu_23: 14.76
cpu_24: 7.31
cpu_25: 43.88
cpu_26: 38.03
cpu_27: 16.16
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 93929
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 83565
Total_rx_packets_phy: 177494
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6194841
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5515250
Total_rx_bytes: 11710091
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6599998604
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6485997380
Total_tx_bytes_phy: 13085995984
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 731861
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 719231
Total_tx_packets: 1451092
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 731869
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 719228
Total_tx_packets_phy: 1451097
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 93861
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 83564
Total_rx_packets: 177425
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6574649
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5849559
Total_rx_bytes_phy: 12424208
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6597003586
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6483155217
Total_tx_bytes: 13080158803


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.34        Core1: 43.59        
Core2: 51.83        Core3: 45.31        
Core4: 44.62        Core5: 38.73        
Core6: 49.26        Core7: 40.31        
Core8: 39.50        Core9: 52.67        
Core10: 59.02        Core11: 42.00        
Core12: 23.85        Core13: 54.44        
Core14: 31.25        Core15: 54.37        
Core16: 39.54        Core17: 45.61        
Core18: 30.61        Core19: 54.21        
Core20: 35.45        Core21: 55.75        
Core22: 30.76        Core23: 30.81        
Core24: 48.93        Core25: 53.91        
Core26: 33.57        Core27: 32.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.20
Socket1: 46.91
DDR read Latency(ns)
Socket0: 194.08
Socket1: 211.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.04        Core1: 43.85        
Core2: 48.11        Core3: 48.34        
Core4: 48.31        Core5: 41.25        
Core6: 53.31        Core7: 41.65        
Core8: 38.64        Core9: 51.82        
Core10: 65.37        Core11: 40.69        
Core12: 29.16        Core13: 75.92        
Core14: 35.13        Core15: 51.27        
Core16: 42.68        Core17: 44.44        
Core18: 33.29        Core19: 48.68        
Core20: 36.61        Core21: 53.12        
Core22: 34.88        Core23: 30.38        
Core24: 51.21        Core25: 50.33        
Core26: 37.77        Core27: 36.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.86
Socket1: 45.88
DDR read Latency(ns)
Socket0: 183.39
Socket1: 203.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.48        Core1: 42.30        
Core2: 56.70        Core3: 45.94        
Core4: 42.75        Core5: 40.71        
Core6: 61.90        Core7: 41.30        
Core8: 40.34        Core9: 51.97        
Core10: 58.86        Core11: 42.21        
Core12: 26.08        Core13: 91.54        
Core14: 32.46        Core15: 53.97        
Core16: 40.34        Core17: 45.80        
Core18: 30.76        Core19: 53.00        
Core20: 34.99        Core21: 56.50        
Core22: 32.50        Core23: 32.43        
Core24: 48.39        Core25: 54.48        
Core26: 33.39        Core27: 33.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.95
Socket1: 47.16
DDR read Latency(ns)
Socket0: 187.80
Socket1: 210.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.78        Core1: 41.13        
Core2: 51.61        Core3: 43.67        
Core4: 51.01        Core5: 40.38        
Core6: 49.90        Core7: 41.69        
Core8: 40.42        Core9: 52.28        
Core10: 60.49        Core11: 42.51        
Core12: 22.26        Core13: 71.28        
Core14: 27.73        Core15: 57.62        
Core16: 38.02        Core17: 47.82        
Core18: 29.48        Core19: 56.19        
Core20: 31.01        Core21: 59.45        
Core22: 28.02        Core23: 31.96        
Core24: 49.93        Core25: 58.11        
Core26: 29.50        Core27: 31.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.12
Socket1: 48.32
DDR read Latency(ns)
Socket0: 189.21
Socket1: 216.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27078
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416561082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416579222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208294656; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208294656; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208382484; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208382484; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006993440; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4972038; Consumed Joules: 303.47; Watts: 50.52; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1456348; Consumed DRAM Joules: 22.28; DRAM Watts: 3.71
S1P0; QPIClocks: 14416673270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416677158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208408583; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208408583; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208349320; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208349320; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007039285; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5226432; Consumed Joules: 319.00; Watts: 53.10; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1657476; Consumed DRAM Joules: 25.36; DRAM Watts: 4.22
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a97
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.13   0.25    0.74      26 M     33 M    0.20    0.37    0.08    0.10     4200     5080       21     67
   1    1     0.12   0.17   0.71    1.18      35 M     47 M    0.25    0.34    0.03    0.04     4872     3778      156     61
   2    0     0.00   0.23   0.01    0.60     419 K    749 K    0.44    0.08    0.01    0.03        0       10        3     66
   3    1     0.07   0.57   0.12    0.60    4417 K   5312 K    0.17    0.33    0.01    0.01      112       24      172     62
   4    0     0.02   0.11   0.20    0.69      28 M     33 M    0.14    0.29    0.13    0.15     3416     4538       11     66
   5    1     0.07   0.13   0.57    1.10      31 M     42 M    0.24    0.34    0.04    0.06     6104     3999        2     61
   6    0     0.00   0.21   0.00    0.60      51 K     75 K    0.32    0.06    0.02    0.03        0        0        2     66
   7    1     0.13   0.18   0.75    1.20      36 M     48 M    0.25    0.34    0.03    0.04     4928     3732      222     61
   8    0     0.19   0.31   0.60    1.12      33 M     43 M    0.25    0.34    0.02    0.02     3416     4551      159     64
   9    1     0.07   0.65   0.11    0.60    4305 K   6437 K    0.33    0.25    0.01    0.01      112       89       79     61
  10    0     0.00   0.32   0.00    0.60     142 K    194 K    0.27    0.13    0.02    0.03      336        7        7     64
  11    1     0.04   0.09   0.46    0.99      31 M     39 M    0.20    0.34    0.08    0.10     4760     3780        5     61
  12    0     0.09   0.22   0.41    0.92      25 M     35 M    0.28    0.44    0.03    0.04     5488     5661      152     65
  13    1     0.00   0.24   0.00    0.60      39 K     58 K    0.32    0.11    0.02    0.02       56       10        1     62
  14    0     0.10   0.22   0.45    0.97      29 M     39 M    0.24    0.37    0.03    0.04     4368     5311      181     65
  15    1     0.04   0.09   0.40    0.89      32 M     39 M    0.18    0.30    0.09    0.11     3192     3528       15     61
  16    0     0.05   0.64   0.08    0.60    1589 K   2507 K    0.37    0.33    0.00    0.00       56       82       13     66
  17    1     0.03   0.53   0.06    0.60    1414 K   3191 K    0.56    0.24    0.00    0.01      224      108        0     62
  18    0     0.08   0.19   0.40    0.91      30 M     39 M    0.22    0.37    0.04    0.05     5320     5767       82     65
  19    1     0.06   0.11   0.48    1.01      32 M     41 M    0.21    0.30    0.06    0.08     3864     3944       15     63
  20    0     0.05   0.67   0.07    0.60    1334 K   1925 K    0.31    0.28    0.00    0.00      392      300        2     66
  21    1     0.03   0.08   0.41    0.91      33 M     41 M    0.18    0.28    0.10    0.12     3248     3682        2     63
  22    0     0.07   0.22   0.34    0.83      29 M     38 M    0.23    0.36    0.04    0.05     4704     5712       39     66
  23    1     0.08   0.59   0.14    0.60    3003 K   3836 K    0.22    0.49    0.00    0.00       56       98       56     63
  24    0     0.04   0.55   0.06    0.60    2222 K   3605 K    0.38    0.24    0.01    0.01      168       13       64     66
  25    1     0.03   0.08   0.40    0.89      32 M     39 M    0.19    0.30    0.10    0.12     3024     3495        1     63
  26    0     0.06   0.20   0.32    0.80      28 M     37 M    0.22    0.37    0.05    0.06     4760     5736       29     65
  27    1     0.08   0.56   0.15    0.61    3179 K   4394 K    0.28    0.45    0.00    0.01      280       41       95     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.24   0.23    0.86     238 M    309 M    0.23    0.36    0.03    0.04    36624    42768      765     58
 SKT    1     0.06   0.18   0.34    0.95     283 M    362 M    0.22    0.32    0.03    0.04    34832    30308      821     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.28    0.91     521 M    671 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.16 %

 C1 core residency: 40.52 %; C3 core residency: 3.09 %; C6 core residency: 25.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.18 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   75 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.47    24.23     255.06      18.76         250.64
 SKT   1    48.30    28.36     270.43      21.31         330.42
---------------------------------------------------------------------------------------------------------------
       *    90.77    52.59     525.48      40.08         293.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:

	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_PAPER = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LC_ADDRESS = "he_IL.UTF-8",

	LC_MONETARY = "he_IL.UTF-8",

	LC_NUMERIC = "C",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b7c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9792.55 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5824.85 --|
|-- Mem Ch  2: Reads (MB/s):  8113.60 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  4689.49 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8113.60 --||-- NODE 1 Mem Read (MB/s) :  9792.55 --|
|-- NODE 0 Mem Write(MB/s) :  4689.49 --||-- NODE 1 Mem Write(MB/s) :  5824.85 --|
|-- NODE 0 P. Write (T/s):     133116 --||-- NODE 1 P. Write (T/s):     173236 --|
|-- NODE 0 Memory (MB/s):    12803.09 --||-- NODE 1 Memory (MB/s):    15617.40 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17906.15                --|
            |--                System Write Throughput(MB/s):      10514.34                --|
            |--               System Memory Throughput(MB/s):      28420.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c52
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      98 M        48      16 M   105 M    532 K     0     724 K
 1     100 M         0      19 M   139 M    471 K     0     612 K
-----------------------------------------------------------------------
 *     199 M        48      36 M   244 M   1004 K     0    1336 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.59        Core1: 36.78        
Core2: 65.92        Core3: 41.73        
Core4: 42.32        Core5: 46.27        
Core6: 74.34        Core7: 39.34        
Core8: 39.09        Core9: 71.28        
Core10: 53.19        Core11: 42.90        
Core12: 38.30        Core13: 72.84        
Core14: 45.14        Core15: 38.74        
Core16: 42.27        Core17: 58.88        
Core18: 42.64        Core19: 44.22        
Core20: 44.54        Core21: 43.06        
Core22: 42.10        Core23: 41.55        
Core24: 53.59        Core25: 50.47        
Core26: 44.96        Core27: 38.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.02
Socket1: 42.38
DDR read Latency(ns)
Socket0: 188.29
Socket1: 195.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.00        Core1: 36.86        
Core2: 58.91        Core3: 42.04        
Core4: 43.28        Core5: 46.91        
Core6: 82.13        Core7: 39.69        
Core8: 34.99        Core9: 63.13        
Core10: 53.33        Core11: 42.93        
Core12: 39.06        Core13: 66.36        
Core14: 42.28        Core15: 41.18        
Core16: 41.02        Core17: 52.66        
Core18: 40.66        Core19: 44.96        
Core20: 43.89        Core21: 44.50        
Core22: 39.92        Core23: 39.75        
Core24: 50.34        Core25: 52.27        
Core26: 42.31        Core27: 36.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.02
Socket1: 43.16
DDR read Latency(ns)
Socket0: 188.44
Socket1: 200.84
irq_total: 279930.141520941
cpu_total: 29.15
cpu_0: 36.35
cpu_1: 57.61
cpu_2: 0.93
cpu_3: 16.21
cpu_4: 32.09
cpu_5: 46.91
cpu_6: 0.20
cpu_7: 54.15
cpu_8: 39.87
cpu_9: 0.33
cpu_10: 12.49
cpu_11: 48.97
cpu_12: 39.73
cpu_13: 0.20
cpu_14: 42.46
cpu_15: 54.55
cpu_16: 4.78
cpu_17: 0.20
cpu_18: 46.18
cpu_19: 48.84
cpu_20: 17.48
cpu_21: 45.05
cpu_22: 43.19
cpu_23: 20.80
cpu_24: 0.47
cpu_25: 44.58
cpu_26: 34.62
cpu_27: 26.98
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 709375
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 714966
Total_tx_packets: 1424341
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 81170
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 86103
Total_rx_packets_phy: 167273
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 81140
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 86108
Total_rx_packets: 167248
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5355292
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5683136
Total_rx_bytes: 11038428
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6394310241
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6444702277
Total_tx_bytes: 12839012518
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 709371
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 714985
Total_tx_packets_phy: 1424356
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5681764
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 6027247
Total_rx_bytes_phy: 11709011
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6397106216
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6447731542
Total_tx_bytes_phy: 12844837758


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 35.12        
Core2: 47.97        Core3: 43.54        
Core4: 41.63        Core5: 48.13        
Core6: 50.00        Core7: 37.11        
Core8: 38.77        Core9: 61.66        
Core10: 56.85        Core11: 38.71        
Core12: 37.45        Core13: 59.07        
Core14: 30.14        Core15: 48.97        
Core16: 33.17        Core17: 71.48        
Core18: 30.19        Core19: 55.61        
Core20: 37.71        Core21: 54.83        
Core22: 29.74        Core23: 35.03        
Core24: 45.28        Core25: 62.15        
Core26: 30.59        Core27: 38.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.47
Socket1: 46.24
DDR read Latency(ns)
Socket0: 186.01
Socket1: 216.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.99        Core1: 36.46        
Core2: 53.36        Core3: 41.17        
Core4: 32.55        Core5: 46.06        
Core6: 56.32        Core7: 39.64        
Core8: 39.23        Core9: 58.85        
Core10: 56.10        Core11: 39.62        
Core12: 28.29        Core13: 79.38        
Core14: 34.13        Core15: 43.86        
Core16: 35.28        Core17: 72.55        
Core18: 33.29        Core19: 52.02        
Core20: 37.66        Core21: 50.13        
Core22: 32.14        Core23: 34.66        
Core24: 45.33        Core25: 57.09        
Core26: 33.89        Core27: 36.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.28
Socket1: 44.66
DDR read Latency(ns)
Socket0: 182.60
Socket1: 209.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.25        Core1: 41.28        
Core2: 60.57        Core3: 40.21        
Core4: 41.18        Core5: 47.12        
Core6: 67.53        Core7: 43.23        
Core8: 36.26        Core9: 54.29        
Core10: 52.80        Core11: 40.12        
Core12: 38.98        Core13: 70.31        
Core14: 43.78        Core15: 41.98        
Core16: 40.34        Core17: 83.71        
Core18: 41.61        Core19: 46.49        
Core20: 42.68        Core21: 48.10        
Core22: 41.10        Core23: 38.08        
Core24: 54.56        Core25: 48.29        
Core26: 43.73        Core27: 35.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.72
Socket1: 44.02
DDR read Latency(ns)
Socket0: 186.49
Socket1: 197.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.10        Core1: 40.31        
Core2: 63.36        Core3: 40.23        
Core4: 42.03        Core5: 49.81        
Core6: 64.77        Core7: 38.42        
Core8: 35.52        Core9: 48.19        
Core10: 51.85        Core11: 40.92        
Core12: 41.03        Core13: 62.73        
Core14: 43.19        Core15: 38.96        
Core16: 39.34        Core17: 76.74        
Core18: 40.65        Core19: 44.94        
Core20: 44.06        Core21: 44.03        
Core22: 40.59        Core23: 38.85        
Core24: 54.42        Core25: 51.27        
Core26: 42.29        Core27: 35.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.14
Socket1: 42.97
DDR read Latency(ns)
Socket0: 188.28
Socket1: 198.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28147
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423193754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423206426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211608168; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211608168; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211678421; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211678421; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009734799; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5017306; Consumed Joules: 306.23; Watts: 50.96; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1487990; Consumed DRAM Joules: 22.77; DRAM Watts: 3.79
S1P0; QPIClocks: 14423303774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423312546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211740038; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211740038; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211669878; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211669878; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009802040; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5170095; Consumed Joules: 315.56; Watts: 52.51; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1656829; Consumed DRAM Joules: 25.35; DRAM Watts: 4.22
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ec4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.24   0.36    0.86      29 M     38 M    0.23    0.35    0.03    0.04     3808     5087       20     66
   1    1     0.11   0.16   0.66    1.18      31 M     43 M    0.28    0.36    0.03    0.04     3976     4310        4     62
   2    0     0.00   0.20   0.01    0.60     417 K    715 K    0.42    0.06    0.02    0.03      392        1        7     65
   3    1     0.08   0.61   0.14    0.60    3258 K   4693 K    0.31    0.43    0.00    0.01       56      107       65     62
   4    0     0.03   0.12   0.25    0.71      27 M     33 M    0.18    0.37    0.09    0.11     3528     4956       32     66
   5    1     0.06   0.15   0.42    0.94      31 M     39 M    0.20    0.31    0.05    0.06     4032     4153        5     62
   6    0     0.00   0.23   0.00    0.60      51 K     81 K    0.36    0.08    0.02    0.03       56        0        2     65
   7    1     0.08   0.14   0.59    1.12      32 M     42 M    0.24    0.34    0.04    0.05     4256     4141      185     62
   8    0     0.10   0.22   0.45    0.99      29 M     39 M    0.24    0.37    0.03    0.04     5040     5588       91     65
   9    1     0.00   0.23   0.00    0.60     153 K    264 K    0.42    0.11    0.01    0.02        0        2        0     62
  10    0     0.06   0.59   0.10    0.60    4393 K   5765 K    0.24    0.26    0.01    0.01      168        2      146     64
  11    1     0.04   0.10   0.45    0.96      30 M     38 M    0.21    0.36    0.07    0.09     4536     4238      171     61
  12    0     0.09   0.24   0.36    0.86      28 M     36 M    0.21    0.35    0.03    0.04     5264     4979      117     65
  13    1     0.00   0.24   0.00    0.60      40 K     55 K    0.27    0.09    0.02    0.03        0       10        1     61
  14    0     0.09   0.21   0.44    0.95      33 M     41 M    0.21    0.34    0.04    0.05     4088     5433      124     65
  15    1     0.10   0.17   0.62    1.15      33 M     44 M    0.25    0.32    0.03    0.04     3864     3737      109     61
  16    0     0.05   0.65   0.08    0.60    1546 K   2462 K    0.37    0.31    0.00    0.01      112       98        4     65
  17    1     0.00   0.20   0.00    0.60     115 K    200 K    0.42    0.10    0.02    0.03       56       10        4     62
  18    0     0.11   0.20   0.53    1.06      33 M     43 M    0.22    0.34    0.03    0.04     3920     5560      227     65
  19    1     0.07   0.13   0.51    1.03      33 M     42 M    0.22    0.28    0.05    0.06     4312     3856       75     63
  20    0     0.10   0.67   0.15    0.61    4256 K   5700 K    0.25    0.41    0.00    0.01      112      293       97     65
  21    1     0.04   0.09   0.39    0.89      32 M     39 M    0.19    0.31    0.09    0.11     3864     3996        6     63
  22    0     0.09   0.21   0.45    0.96      32 M     42 M    0.23    0.35    0.03    0.04     4984     5696       15     66
  23    1     0.10   0.60   0.17    0.60    4730 K   6234 K    0.24    0.49    0.00    0.01      392       67      238     63
  24    0     0.00   0.24   0.00    0.60      74 K    139 K    0.47    0.08    0.01    0.02        0        4        1     67
  25    1     0.03   0.09   0.36    0.85      31 M     38 M    0.18    0.30    0.10    0.12     4648     4085        1     63
  26    0     0.03   0.11   0.27    0.73      30 M     36 M    0.17    0.34    0.10    0.12     4424     5579       30     66
  27    1     0.13   0.61   0.22    0.64    5666 K   8042 K    0.30    0.52    0.00    0.01      560      219       93     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.24   0.25    0.86     256 M    326 M    0.21    0.35    0.03    0.04    35896    43276      913     58
 SKT    1     0.06   0.19   0.32    0.95     269 M    348 M    0.23    0.34    0.03    0.04    34552    32931      957     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.29    0.91     525 M    674 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.32 %

 C1 core residency: 40.26 %; C3 core residency: 0.46 %; C6 core residency: 27.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    18%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.18    25.34     255.30      18.91         256.33
 SKT   1    47.79    28.55     266.01      21.22         316.79
---------------------------------------------------------------------------------------------------------------
       *    90.97    53.89     521.30      40.13         286.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6faa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9515.46 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5561.32 --|
|-- Mem Ch  2: Reads (MB/s):  8755.00 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5220.14 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8755.00 --||-- NODE 1 Mem Read (MB/s) :  9515.46 --|
|-- NODE 0 Mem Write(MB/s) :  5220.14 --||-- NODE 1 Mem Write(MB/s) :  5561.32 --|
|-- NODE 0 P. Write (T/s):     145723 --||-- NODE 1 P. Write (T/s):     168469 --|
|-- NODE 0 Memory (MB/s):    13975.14 --||-- NODE 1 Memory (MB/s):    15076.78 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18270.46                --|
            |--                System Write Throughput(MB/s):      10781.46                --|
            |--               System Memory Throughput(MB/s):      29051.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 707f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     111 M        72      17 M   126 M    582 K     0     773 K
 1     106 M         0      19 M   146 M    538 K     0     733 K
-----------------------------------------------------------------------
 *     218 M        72      37 M   273 M   1120 K     0    1506 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.40        Core1: 61.90        
Core2: 33.26        Core3: 45.98        
Core4: 16.85        Core5: 29.55        
Core6: 63.34        Core7: 24.33        
Core8: 57.05        Core9: 71.58        
Core10: 48.92        Core11: 25.85        
Core12: 17.04        Core13: 61.03        
Core14: 33.62        Core15: 43.29        
Core16: 40.68        Core17: 40.62        
Core18: 31.97        Core19: 47.24        
Core20: 31.52        Core21: 47.15        
Core22: 34.52        Core23: 34.20        
Core24: 53.20        Core25: 41.51        
Core26: 31.78        Core27: 35.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.00
Socket1: 37.48
DDR read Latency(ns)
Socket0: 183.76
Socket1: 186.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.69        Core1: 39.68        
Core2: 36.61        Core3: 47.47        
Core4: 26.09        Core5: 31.18        
Core6: 50.90        Core7: 26.06        
Core8: 36.61        Core9: 74.04        
Core10: 53.91        Core11: 38.68        
Core12: 24.11        Core13: 41.30        
Core14: 35.65        Core15: 42.42        
Core16: 38.89        Core17: 40.61        
Core18: 35.77        Core19: 47.53        
Core20: 34.76        Core21: 46.59        
Core22: 36.98        Core23: 33.37        
Core24: 54.55        Core25: 42.61        
Core26: 35.41        Core27: 35.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.66
Socket1: 38.29
DDR read Latency(ns)
Socket0: 181.70
Socket1: 191.22
irq_total: 296458.068553285
cpu_total: 28.56
cpu_0: 43.39
cpu_1: 48.64
cpu_2: 6.91
cpu_3: 8.64
cpu_4: 42.59
cpu_5: 49.44
cpu_6: 0.33
cpu_7: 53.95
cpu_8: 40.53
cpu_9: 0.33
cpu_10: 0.53
cpu_11: 49.83
cpu_12: 43.46
cpu_13: 0.66
cpu_14: 44.39
cpu_15: 42.26
cpu_16: 7.77
cpu_17: 7.91
cpu_18: 46.51
cpu_19: 41.33
cpu_20: 8.64
cpu_21: 41.40
cpu_22: 41.06
cpu_23: 20.93
cpu_24: 0.20
cpu_25: 42.72
cpu_26: 37.61
cpu_27: 27.77
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6717960125
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6992862053
Total_tx_bytes_phy: 13710822178
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6714958474
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6989774090
Total_tx_bytes: 13704732564
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 744947
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 775436
Total_tx_packets: 1520383
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 86510
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 68992
Total_rx_packets_phy: 155502
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 86471
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 68992
Total_rx_packets: 155463
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6055476
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4829443
Total_rx_bytes_phy: 10884919
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5707115
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4553523
Total_rx_bytes: 10260638
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 744950
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 775434
Total_tx_packets_phy: 1520384


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 34.96        
Core2: 44.14        Core3: 47.17        
Core4: 38.79        Core5: 37.68        
Core6: 76.66        Core7: 40.39        
Core8: 33.85        Core9: 66.02        
Core10: 58.86        Core11: 42.11        
Core12: 36.48        Core13: 55.61        
Core14: 41.61        Core15: 42.09        
Core16: 26.99        Core17: 40.88        
Core18: 38.47        Core19: 45.89        
Core20: 41.67        Core21: 48.60        
Core22: 42.53        Core23: 33.57        
Core24: 50.79        Core25: 41.23        
Core26: 39.51        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.24
Socket1: 41.12
DDR read Latency(ns)
Socket0: 185.60
Socket1: 194.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.12        Core1: 34.75        
Core2: 36.20        Core3: 46.84        
Core4: 37.78        Core5: 43.76        
Core6: 72.64        Core7: 30.65        
Core8: 29.05        Core9: 53.31        
Core10: 67.60        Core11: 33.39        
Core12: 35.49        Core13: 51.58        
Core14: 38.53        Core15: 42.33        
Core16: 36.09        Core17: 40.02        
Core18: 36.48        Core19: 45.41        
Core20: 40.39        Core21: 44.90        
Core22: 40.47        Core23: 33.34        
Core24: 69.29        Core25: 40.51        
Core26: 36.56        Core27: 34.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.06
Socket1: 38.68
DDR read Latency(ns)
Socket0: 185.04
Socket1: 189.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.36        Core1: 67.45        
Core2: 32.14        Core3: 46.50        
Core4: 17.52        Core5: 26.54        
Core6: 72.59        Core7: 25.17        
Core8: 55.73        Core9: 67.72        
Core10: 45.10        Core11: 24.41        
Core12: 15.29        Core13: 49.11        
Core14: 30.15        Core15: 44.82        
Core16: 41.53        Core17: 41.25        
Core18: 28.97        Core19: 47.05        
Core20: 30.21        Core21: 50.74        
Core22: 31.38        Core23: 33.98        
Core24: 62.10        Core25: 44.26        
Core26: 30.43        Core27: 32.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.86
Socket1: 37.74
DDR read Latency(ns)
Socket0: 180.99
Socket1: 189.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.91        Core1: 51.89        
Core2: 36.69        Core3: 45.98        
Core4: 20.92        Core5: 29.28        
Core6: 48.74        Core7: 29.98        
Core8: 43.61        Core9: 71.47        
Core10: 49.87        Core11: 28.51        
Core12: 21.59        Core13: 77.83        
Core14: 35.58        Core15: 44.46        
Core16: 39.85        Core17: 41.02        
Core18: 33.45        Core19: 45.88        
Core20: 34.43        Core21: 47.60        
Core22: 36.89        Core23: 33.80        
Core24: 48.37        Core25: 43.43        
Core26: 34.13        Core27: 33.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.07
Socket1: 38.52
DDR read Latency(ns)
Socket0: 181.46
Socket1: 188.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29215
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425176066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425186310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212590556; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212590556; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212678150; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212678150; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010669091; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5004934; Consumed Joules: 305.48; Watts: 50.84; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1456224; Consumed DRAM Joules: 22.28; DRAM Watts: 3.71
S1P0; QPIClocks: 14425478910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425484286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212840381; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212840381; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212753310; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212753310; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010728834; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5221945; Consumed Joules: 318.72; Watts: 53.04; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1670432; Consumed DRAM Joules: 25.56; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72f0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.27   0.43    0.94      32 M     41 M    0.21    0.33    0.03    0.04     3080     5306       77     66
   1    1     0.10   0.17   0.59    1.12      31 M     41 M    0.26    0.36    0.03    0.04     2632     3135        6     62
   2    0     0.03   0.57   0.06    0.60    1774 K   3198 K    0.45    0.28    0.01    0.01       56      107        9     65
   3    1     0.05   0.58   0.08    0.60    2481 K   3076 K    0.19    0.23    0.01    0.01      448       59       53     62
   4    0     0.09   0.24   0.37    0.86      27 M     36 M    0.25    0.40    0.03    0.04     4984     5720       17     66
   5    1     0.09   0.16   0.57    1.10      33 M     43 M    0.24    0.34    0.04    0.05     3808     3233      104     61
   6    0     0.00   0.23   0.00    0.60     110 K    186 K    0.41    0.09    0.02    0.03       56       10        3     66
   7    1     0.11   0.17   0.65    1.17      33 M     44 M    0.26    0.35    0.03    0.04     5656     3095      136     60
   8    0     0.09   0.23   0.36    0.88      30 M     38 M    0.19    0.32    0.04    0.04     2576     5176       64     65
   9    1     0.00   0.28   0.00    0.60      67 K    105 K    0.36    0.13    0.01    0.02        0        2        2     62
  10    0     0.00   0.46   0.00    0.60     146 K    199 K    0.26    0.21    0.01    0.01      448        9        5     65
  11    1     0.09   0.14   0.65    1.16      33 M     45 M    0.25    0.37    0.04    0.05     6664     3536      264     60
  12    0     0.11   0.24   0.44    0.96      28 M     37 M    0.24    0.39    0.03    0.04     4088     5611      114     65
  13    1     0.00   0.53   0.01    0.60     156 K    222 K    0.30    0.30    0.01    0.01        0       33        2     61
  14    0     0.09   0.20   0.43    0.93      34 M     42 M    0.19    0.33    0.04    0.05     5208     5699      184     65
  15    1     0.04   0.11   0.38    0.87      32 M     40 M    0.19    0.31    0.08    0.10     4088     2941       11     61
  16    0     0.06   0.65   0.08    0.60    1673 K   2585 K    0.35    0.33    0.00    0.00      112      103        4     65
  17    1     0.04   0.61   0.07    0.60    1634 K   3323 K    0.51    0.30    0.00    0.01      392      157       45     62
  18    0     0.10   0.19   0.50    1.01      34 M     43 M    0.22    0.35    0.04    0.05     4144     6137      196     65
  19    1     0.03   0.09   0.36    0.83      33 M     40 M    0.18    0.28    0.10    0.13     2912     3161        3     63
  20    0     0.05   0.63   0.08    0.60    1537 K   2223 K    0.31    0.29    0.00    0.00      336      310        6     65
  21    1     0.03   0.09   0.36    0.83      32 M     40 M    0.18    0.29    0.10    0.12     3752     2993        5     63
  22    0     0.05   0.15   0.34    0.82      33 M     40 M    0.18    0.33    0.07    0.08     5544     5619      155     66
  23    1     0.11   0.61   0.17    0.60    3862 K   5628 K    0.31    0.52    0.00    0.01      392      149       87     63
  24    0     0.00   0.23   0.00    0.61      30 K     47 K    0.36    0.06    0.02    0.03        0        2        0     67
  25    1     0.04   0.10   0.38    0.87      31 M     39 M    0.20    0.32    0.08    0.10     4200     3202        5     62
  26    0     0.04   0.13   0.28    0.75      30 M     37 M    0.18    0.35    0.09    0.10     4312     5882       30     66
  27    1     0.14   0.58   0.24    0.67    7028 K   8560 K    0.18    0.53    0.01    0.01      504      154      183     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.24   0.24    0.87     257 M    326 M    0.21    0.35    0.03    0.04    34944    45691      864     58
 SKT    1     0.06   0.19   0.32    0.94     276 M    357 M    0.23    0.34    0.03    0.04    35448    25850      906     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.28    0.91     533 M    683 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.03 %

 C1 core residency: 43.68 %; C3 core residency: 2.70 %; C6 core residency: 22.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.50 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   77 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.83    25.38     255.88      18.81         247.94
 SKT   1    48.49    28.75     267.20      21.39         317.14
---------------------------------------------------------------------------------------------------------------
       *    91.32    54.14     523.08      40.20         283.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
Spec arch caps supported : no
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 73d4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9419.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5506.41 --|
|-- Mem Ch  2: Reads (MB/s):  8989.03 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5376.62 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8989.03 --||-- NODE 1 Mem Read (MB/s) :  9419.61 --|
|-- NODE 0 Mem Write(MB/s) :  5376.62 --||-- NODE 1 Mem Write(MB/s) :  5506.41 --|
|-- NODE 0 P. Write (T/s):     151210 --||-- NODE 1 P. Write (T/s):     163348 --|
|-- NODE 0 Memory (MB/s):    14365.65 --||-- NODE 1 Memory (MB/s):    14926.02 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18408.64                --|
            |--                System Write Throughput(MB/s):      10883.03                --|
            |--               System Memory Throughput(MB/s):      29291.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74b4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     101 M        24      18 M   123 M    393 K     0     608 K
 1     101 M        24      20 M   124 M    491 K     0     656 K
-----------------------------------------------------------------------
 *     203 M        48      39 M   248 M    885 K     0    1264 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.22        Core1: 41.46        
Core2: 63.94        Core3: 44.27        
Core4: 41.39        Core5: 42.49        
Core6: 58.10        Core7: 41.24        
Core8: 36.65        Core9: 52.12        
Core10: 38.47        Core11: 38.96        
Core12: 36.25        Core13: 36.61        
Core14: 43.56        Core15: 46.45        
Core16: 44.59        Core17: 48.92        
Core18: 41.07        Core19: 46.51        
Core20: 46.19        Core21: 43.82        
Core22: 41.82        Core23: 31.54        
Core24: 45.09        Core25: 44.44        
Core26: 42.78        Core27: 35.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.59
Socket1: 42.97
DDR read Latency(ns)
Socket0: 192.83
Socket1: 193.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.97        Core1: 41.55        
Core2: 66.08        Core3: 45.29        
Core4: 41.50        Core5: 46.13        
Core6: 64.18        Core7: 39.89        
Core8: 32.99        Core9: 55.32        
Core10: 38.03        Core11: 37.61        
Core12: 37.28        Core13: 36.55        
Core14: 41.98        Core15: 48.05        
Core16: 39.07        Core17: 49.12        
Core18: 43.74        Core19: 49.60        
Core20: 44.67        Core21: 42.43        
Core22: 39.33        Core23: 28.95        
Core24: 45.03        Core25: 44.40        
Core26: 42.34        Core27: 29.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.78
Socket1: 43.27
DDR read Latency(ns)
Socket0: 192.89
Socket1: 196.61
irq_total: 268617.752719233
cpu_total: 29.34
cpu_0: 43.19
cpu_1: 47.57
cpu_2: 0.86
cpu_3: 14.82
cpu_4: 36.15
cpu_5: 41.40
cpu_6: 0.40
cpu_7: 53.62
cpu_8: 48.57
cpu_9: 8.31
cpu_10: 6.51
cpu_11: 45.85
cpu_12: 46.84
cpu_13: 7.11
cpu_14: 44.52
cpu_15: 41.26
cpu_16: 6.58
cpu_17: 7.18
cpu_18: 51.96
cpu_19: 41.00
cpu_20: 10.76
cpu_21: 48.57
cpu_22: 45.18
cpu_23: 13.42
cpu_24: 7.84
cpu_25: 42.66
cpu_26: 46.05
cpu_27: 13.42
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 85991
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 58828
Total_rx_packets: 144819
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 716585
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 723940
Total_tx_packets_phy: 1440525
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5675466
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3882666
Total_rx_bytes: 9558132
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6020631
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4118193
Total_rx_bytes_phy: 10138824
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6462172038
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6528499198
Total_tx_bytes_phy: 12990671236
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 86010
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 58831
Total_rx_packets_phy: 144841
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 716556
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 723919
Total_tx_packets: 1440475
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6459040575
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6525411519
Total_tx_bytes: 12984452094


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.81        Core1: 41.40        
Core2: 57.09        Core3: 44.80        
Core4: 43.55        Core5: 42.46        
Core6: 60.06        Core7: 42.15        
Core8: 35.51        Core9: 51.23        
Core10: 39.84        Core11: 39.21        
Core12: 38.20        Core13: 36.71        
Core14: 43.48        Core15: 47.22        
Core16: 36.68        Core17: 49.78        
Core18: 47.94        Core19: 48.07        
Core20: 44.23        Core21: 44.82        
Core22: 41.06        Core23: 28.50        
Core24: 45.44        Core25: 44.24        
Core26: 41.74        Core27: 29.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.64
Socket1: 43.33
DDR read Latency(ns)
Socket0: 194.28
Socket1: 194.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.69        Core1: 67.11        
Core2: 51.24        Core3: 43.62        
Core4: 19.77        Core5: 30.17        
Core6: 47.80        Core7: 21.61        
Core8: 51.52        Core9: 45.45        
Core10: 35.33        Core11: 21.13        
Core12: 18.25        Core13: 38.59        
Core14: 31.02        Core15: 52.24        
Core16: 36.83        Core17: 42.66        
Core18: 31.70        Core19: 52.65        
Core20: 29.49        Core21: 46.06        
Core22: 28.47        Core23: 27.71        
Core24: 46.30        Core25: 47.15        
Core26: 30.19        Core27: 30.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.26
Socket1: 38.76
DDR read Latency(ns)
Socket0: 186.85
Socket1: 191.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.96        Core1: 66.33        
Core2: 51.69        Core3: 43.99        
Core4: 21.71        Core5: 32.98        
Core6: 38.45        Core7: 19.95        
Core8: 56.88        Core9: 44.91        
Core10: 35.51        Core11: 19.62        
Core12: 18.06        Core13: 38.40        
Core14: 28.92        Core15: 50.31        
Core16: 36.49        Core17: 42.84        
Core18: 30.40        Core19: 51.22        
Core20: 29.72        Core21: 45.30        
Core22: 29.01        Core23: 27.46        
Core24: 44.93        Core25: 46.80        
Core26: 28.40        Core27: 28.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.48
Socket1: 37.97
DDR read Latency(ns)
Socket0: 186.23
Socket1: 188.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.53        Core1: 45.02        
Core2: 63.45        Core3: 43.94        
Core4: 37.34        Core5: 40.28        
Core6: 69.01        Core7: 36.69        
Core8: 37.96        Core9: 49.75        
Core10: 38.71        Core11: 35.47        
Core12: 32.30        Core13: 36.45        
Core14: 41.39        Core15: 47.81        
Core16: 46.94        Core17: 48.31        
Core18: 44.78        Core19: 47.57        
Core20: 41.59        Core21: 43.63        
Core22: 39.19        Core23: 27.98        
Core24: 44.88        Core25: 43.69        
Core26: 40.59        Core27: 29.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 42.05
DDR read Latency(ns)
Socket0: 191.72
Socket1: 192.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30297
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418427414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418436550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209223588; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209223588; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209313160; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209313160; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007746563; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5186719; Consumed Joules: 316.57; Watts: 52.70; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1520743; Consumed DRAM Joules: 23.27; DRAM Watts: 3.87
S1P0; QPIClocks: 14418479326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418487110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209324632; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209324632; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209258927; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209258927; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007805232; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5178223; Consumed Joules: 316.05; Watts: 52.61; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1641790; Consumed DRAM Joules: 25.12; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 772d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.17   0.39    0.88      32 M     41 M    0.22    0.31    0.05    0.06     4144     5813       83     65
   1    1     0.10   0.19   0.51    1.03      32 M     41 M    0.23    0.33    0.03    0.04     3584     2934       49     62
   2    0     0.00   0.20   0.01    0.60     348 K    570 K    0.39    0.06    0.02    0.03        0        5       11     65
   3    1     0.07   0.62   0.12    0.60    3522 K   4841 K    0.27    0.36    0.00    0.01      224      104       46     62
   4    0     0.03   0.11   0.29    0.76      30 M     37 M    0.17    0.34    0.09    0.11     4200     6434       23     66
   5    1     0.07   0.16   0.40    0.91      31 M     39 M    0.20    0.32    0.05    0.06     4480     2743        6     62
   6    0     0.00   0.35   0.00    0.60     104 K    133 K    0.21    0.11    0.02    0.02      336        7        4     65
   7    1     0.10   0.16   0.63    1.15      34 M     44 M    0.23    0.33    0.03    0.04     4872     2976      234     60
   8    0     0.10   0.19   0.56    1.10      29 M     40 M    0.26    0.36    0.03    0.04     4088     6161       47     64
   9    1     0.04   0.53   0.07    0.60    2568 K   4001 K    0.36    0.22    0.01    0.01      168       46       83     61
  10    0     0.03   0.55   0.06    0.60    1372 K   3439 K    0.60    0.27    0.00    0.01       56      104        9     63
  11    1     0.06   0.14   0.44    0.94      30 M     40 M    0.23    0.33    0.05    0.07     3808     3097      111     61
  12    0     0.11   0.18   0.59    1.14      31 M     41 M    0.24    0.35    0.03    0.04     4312     6360      125     64
  13    1     0.04   0.57   0.07    0.60    1432 K   3943 K    0.64    0.23    0.00    0.01      112       96        1     61
  14    0     0.07   0.15   0.44    0.95      32 M     40 M    0.20    0.32    0.05    0.06     4816     6246       37     65
  15    1     0.03   0.09   0.34    0.82      32 M     38 M    0.17    0.30    0.10    0.13     4256     2731        2     61
  16    0     0.04   0.64   0.07    0.60    1421 K   1998 K    0.29    0.30    0.00    0.00        0       97        2     65
  17    1     0.03   0.52   0.06    0.60    2308 K   3627 K    0.36    0.23    0.01    0.01      112       83       92     62
  18    0     0.11   0.17   0.64    1.17      36 M     46 M    0.21    0.30    0.03    0.04     4200     6591      203     65
  19    1     0.03   0.09   0.34    0.82      33 M     39 M    0.16    0.30    0.11    0.13     3192     3196        2     63
  20    0     0.06   0.63   0.10    0.60    2475 K   3590 K    0.31    0.32    0.00    0.01      392      362        7     65
  21    1     0.08   0.16   0.52    1.05      33 M     43 M    0.23    0.31    0.04    0.05     5992     2903      118     63
  22    0     0.06   0.13   0.45    0.96      31 M     40 M    0.21    0.32    0.06    0.07     4872     6283       63     65
  23    1     0.08   0.62   0.13    0.60    3140 K   3972 K    0.21    0.50    0.00    0.00       56       48      134     64
  24    0     0.04   0.52   0.07    0.60    2356 K   4214 K    0.44    0.23    0.01    0.01        0       60       85     65
  25    1     0.03   0.10   0.36    0.84      30 M     37 M    0.19    0.32    0.09    0.11     3584     3066        1     62
  26    0     0.06   0.12   0.46    0.98      33 M     41 M    0.20    0.31    0.06    0.07     4816     6224      177     64
  27    1     0.08   0.62   0.13    0.60    2945 K   3733 K    0.21    0.46    0.00    0.00      224      117       45     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.19   0.29    0.96     266 M    342 M    0.22    0.33    0.03    0.04    36232    50747      876     58
 SKT    1     0.06   0.20   0.29    0.88     275 M    350 M    0.21    0.32    0.03    0.04    34664    24140      924     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.29    0.92     541 M    692 M    0.22    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.03 %

 C1 core residency: 48.32 %; C3 core residency: 5.17 %; C6 core residency: 14.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.54    27.30     265.89      19.45         285.68
 SKT   1    46.70    27.82     264.31      20.95         294.45
---------------------------------------------------------------------------------------------------------------
       *    92.25    55.12     530.20      40.40         290.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LANGUAGE = "en_US:en,",
 ($Format:%ci ID=%h$)	LC_ALL = (unset),


 This utility measures memory bandwidth per channel or per DIMM rank in real-time

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7814
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9720.12 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5573.27 --|
|-- Mem Ch  2: Reads (MB/s):  8780.46 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5061.03 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8780.46 --||-- NODE 1 Mem Read (MB/s) :  9720.12 --|
|-- NODE 0 Mem Write(MB/s) :  5061.03 --||-- NODE 1 Mem Write(MB/s) :  5573.27 --|
|-- NODE 0 P. Write (T/s):     149114 --||-- NODE 1 P. Write (T/s):     171692 --|
|-- NODE 0 Memory (MB/s):    13841.50 --||-- NODE 1 Memory (MB/s):    15293.39 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18500.59                --|
            |--                System Write Throughput(MB/s):      10634.30                --|
            |--               System Memory Throughput(MB/s):      29134.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78e9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     118 M        24      16 M   121 M    430 K     0     670 K
 1     114 M        24      21 M   124 M    464 K     0     623 K
-----------------------------------------------------------------------
 *     232 M        48      37 M   245 M    895 K     0    1293 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.92        Core1: 40.91        
Core2: 43.68        Core3: 41.94        
Core4: 47.42        Core5: 39.36        
Core6: 44.32        Core7: 39.23        
Core8: 29.43        Core9: 46.73        
Core10: 45.05        Core11: 42.51        
Core12: 41.47        Core13: 47.18        
Core14: 33.80        Core15: 54.04        
Core16: 36.62        Core17: 46.94        
Core18: 37.15        Core19: 53.96        
Core20: 38.68        Core21: 51.74        
Core22: 35.71        Core23: 29.98        
Core24: 44.70        Core25: 52.75        
Core26: 35.13        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.75
Socket1: 46.11
DDR read Latency(ns)
Socket0: 185.38
Socket1: 204.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.47        Core1: 44.32        
Core2: 45.53        Core3: 41.57        
Core4: 39.11        Core5: 40.78        
Core6: 43.69        Core7: 40.21        
Core8: 37.89        Core9: 46.90        
Core10: 46.57        Core11: 41.59        
Core12: 31.62        Core13: 47.82        
Core14: 35.36        Core15: 52.16        
Core16: 40.73        Core17: 47.60        
Core18: 37.84        Core19: 51.67        
Core20: 37.55        Core21: 48.98        
Core22: 38.90        Core23: 31.31        
Core24: 44.36        Core25: 50.39        
Core26: 37.77        Core27: 37.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.63
Socket1: 45.75
DDR read Latency(ns)
Socket0: 188.29
Socket1: 202.51
irq_total: 296641.533857998
cpu_total: 29.70
cpu_0: 40.66
cpu_1: 45.38
cpu_2: 13.42
cpu_3: 20.00
cpu_4: 37.54
cpu_5: 51.16
cpu_6: 14.02
cpu_7: 56.74
cpu_8: 42.72
cpu_9: 9.83
cpu_10: 9.17
cpu_11: 38.21
cpu_12: 44.85
cpu_13: 6.64
cpu_14: 42.39
cpu_15: 42.19
cpu_16: 6.18
cpu_17: 7.44
cpu_18: 44.25
cpu_19: 42.39
cpu_20: 7.57
cpu_21: 48.77
cpu_22: 40.07
cpu_23: 13.95
cpu_24: 6.05
cpu_25: 46.25
cpu_26: 38.54
cpu_27: 15.02
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6712591378
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6766608591
Total_tx_bytes: 13479199969
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 76846
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 83243
Total_rx_packets_phy: 160089
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6715695364
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6769802457
Total_tx_bytes_phy: 13485497821
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5378892
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5827079
Total_rx_bytes_phy: 11205971
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 76784
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 83242
Total_rx_packets: 160026
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5067791
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5493981
Total_rx_bytes: 10561772
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 744698
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 750699
Total_tx_packets_phy: 1495397
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 744685
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 750677
Total_tx_packets: 1495362


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.39        Core1: 44.78        
Core2: 45.07        Core3: 38.73        
Core4: 41.48        Core5: 42.52        
Core6: 44.09        Core7: 41.21        
Core8: 41.06        Core9: 48.73        
Core10: 46.92        Core11: 42.46        
Core12: 38.78        Core13: 50.59        
Core14: 44.00        Core15: 48.32        
Core16: 41.83        Core17: 50.52        
Core18: 46.66        Core19: 47.70        
Core20: 39.89        Core21: 42.84        
Core22: 44.12        Core23: 28.34        
Core24: 51.79        Core25: 44.69        
Core26: 44.92        Core27: 31.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.74
Socket1: 43.91
DDR read Latency(ns)
Socket0: 196.40
Socket1: 195.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 50.19        
Core2: 42.18        Core3: 37.11        
Core4: 32.29        Core5: 35.48        
Core6: 44.69        Core7: 32.75        
Core8: 44.25        Core9: 48.18        
Core10: 45.70        Core11: 36.41        
Core12: 31.84        Core13: 49.94        
Core14: 42.17        Core15: 47.26        
Core16: 43.75        Core17: 49.44        
Core18: 45.70        Core19: 46.70        
Core20: 41.43        Core21: 45.14        
Core22: 42.53        Core23: 27.40        
Core24: 46.95        Core25: 43.26        
Core26: 41.18        Core27: 31.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.59
Socket1: 41.46
DDR read Latency(ns)
Socket0: 190.52
Socket1: 192.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.41        Core1: 39.82        
Core2: 47.66        Core3: 39.03        
Core4: 47.34        Core5: 36.40        
Core6: 45.49        Core7: 35.66        
Core8: 33.03        Core9: 46.41        
Core10: 45.44        Core11: 39.62        
Core12: 45.62        Core13: 49.14        
Core14: 37.80        Core15: 44.68        
Core16: 41.83        Core17: 49.19        
Core18: 41.32        Core19: 44.46        
Core20: 39.72        Core21: 49.04        
Core22: 38.48        Core23: 30.12        
Core24: 48.56        Core25: 50.46        
Core26: 39.43        Core27: 33.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.93
Socket1: 42.03
DDR read Latency(ns)
Socket0: 196.10
Socket1: 196.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.56        Core1: 42.67        
Core2: 46.12        Core3: 38.03        
Core4: 40.46        Core5: 41.97        
Core6: 44.83        Core7: 40.10        
Core8: 38.68        Core9: 49.16        
Core10: 46.33        Core11: 44.43        
Core12: 38.72        Core13: 50.90        
Core14: 43.79        Core15: 46.05        
Core16: 39.71        Core17: 51.33        
Core18: 43.13        Core19: 46.79        
Core20: 37.25        Core21: 45.72        
Core22: 45.19        Core23: 29.41        
Core24: 52.76        Core25: 44.78        
Core26: 45.20        Core27: 32.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.38
Socket1: 43.72
DDR read Latency(ns)
Socket0: 196.91
Socket1: 194.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31368
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422942898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422959166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211459914; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211459914; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211588319; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211588319; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009671365; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5206668; Consumed Joules: 317.79; Watts: 52.89; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1532059; Consumed DRAM Joules: 23.44; DRAM Watts: 3.90
S1P0; QPIClocks: 14423149862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423160458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211658095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211658095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211594784; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211594784; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009767171; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5154374; Consumed Joules: 314.60; Watts: 52.35; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1640034; Consumed DRAM Joules: 25.09; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b59
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.20   0.44    0.94      33 M     42 M    0.22    0.31    0.04    0.05     3752     5596      111     65
   1    1     0.07   0.16   0.43    0.94      32 M     40 M    0.21    0.32    0.05    0.06     5376     3957       25     62
   2    0     0.06   0.59   0.09    0.60    3683 K   5501 K    0.33    0.29    0.01    0.01      280      132       99     65
   3    1     0.10   0.63   0.15    0.61    4421 K   6535 K    0.32    0.42    0.00    0.01      112      123       53     61
   4    0     0.03   0.11   0.31    0.79      30 M     36 M    0.18    0.33    0.09    0.11     3304     5820       12     65
   5    1     0.07   0.14   0.52    1.05      31 M     41 M    0.23    0.34    0.04    0.06     4368     3852       14     62
   6    0     0.07   0.68   0.10    0.61    3474 K   5500 K    0.37    0.28    0.01    0.01       56      108       55     64
   7    1     0.10   0.16   0.64    1.16      33 M     43 M    0.24    0.34    0.03    0.04     5544     4245      170     61
   8    0     0.10   0.18   0.56    1.09      30 M     40 M    0.24    0.34    0.03    0.04     4200     5754       86     64
   9    1     0.05   0.60   0.08    0.60    2710 K   4205 K    0.36    0.27    0.01    0.01        0       10       79     61
  10    0     0.04   0.59   0.07    0.60    2499 K   3580 K    0.30    0.30    0.01    0.01      112        9       58     64
  11    1     0.03   0.10   0.32    0.81      31 M     38 M    0.16    0.33    0.10    0.12     4088     3910        2     61
  12    0     0.10   0.19   0.55    1.09      30 M     40 M    0.24    0.35    0.03    0.04     5488     5834      127     64
  13    1     0.02   0.45   0.05    0.60    2335 K   3533 K    0.34    0.23    0.01    0.01       56       13      100     62
  14    0     0.07   0.15   0.45    0.96      32 M     40 M    0.20    0.32    0.05    0.06     4592     5877       62     64
  15    1     0.03   0.09   0.35    0.82      33 M     40 M    0.17    0.29    0.11    0.13     3920     3603        2     61
  16    0     0.05   0.62   0.07    0.61    1552 K   2262 K    0.31    0.28    0.00    0.00      280       93       13     65
  17    1     0.03   0.50   0.06    0.60    2245 K   3821 K    0.41    0.20    0.01    0.01      224       11      119     62
  18    0     0.08   0.15   0.52    1.05      32 M     40 M    0.21    0.33    0.04    0.05     4928     6259       76     65
  19    1     0.03   0.09   0.35    0.82      31 M     38 M    0.18    0.31    0.10    0.13     2408     4041        1     63
  20    0     0.04   0.64   0.07    0.60    1443 K   2030 K    0.29    0.29    0.00    0.00       56      311        1     65
  21    1     0.07   0.14   0.52    1.04      34 M     43 M    0.22    0.30    0.05    0.06     4536     3977      133     61
  22    0     0.04   0.09   0.39    0.89      31 M     38 M    0.18    0.31    0.09    0.11     5096     5953       29     66
  23    1     0.08   0.63   0.13    0.60    3103 K   3944 K    0.21    0.50    0.00    0.00      168       49       83     63
  24    0     0.02   0.47   0.05    0.60    1392 K   2446 K    0.43    0.24    0.01    0.01       56      107       13     66
  25    1     0.07   0.15   0.45    0.96      32 M     41 M    0.22    0.31    0.05    0.06     4256     4028       20     62
  26    0     0.03   0.09   0.35    0.84      30 M     37 M    0.18    0.32    0.10    0.12     4256     5748       18     65
  27    1     0.08   0.59   0.14    0.61    3172 K   4177 K    0.24    0.44    0.00    0.01      112      111       84     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.29    0.90     265 M    338 M    0.22    0.33    0.03    0.04    36456    47601      760     58
 SKT    1     0.06   0.20   0.30    0.89     278 M    353 M    0.21    0.32    0.03    0.04    35168    31930      885     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.29    0.89     544 M    692 M    0.21    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.74 %

 C1 core residency: 50.89 %; C3 core residency: 3.81 %; C6 core residency: 12.56 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.06    27.16     265.60      19.55         287.30
 SKT   1    47.24    27.59     265.42      21.02         300.58
---------------------------------------------------------------------------------------------------------------
       *    93.31    54.74     531.02      40.58         294.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
