m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vcounter_tb
!s110 1730221709
!i10b 1
!s100 caCAh^BSQ;k1modc;lPXI0
IBPl`4Yj?jNn>PTC[DcSi62
VDg1SIo80bB@j0V0VzS_@n1
dD:/repos/verilog/lab_MS/Lab_MS3/testbench
w1729681501
8D:/repos/verilog/lab_MS/Lab_MS3/testbench/counter_tb.v
FD:/repos/verilog/lab_MS/Lab_MS3/testbench/counter_tb.v
L0 2
OV;L;10.5b;63
r1
!s85 0
31
!s108 1730221709.000000
!s107 D:/repos/verilog/lab_MS/Lab_MS3/testbench/counter_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/repos/verilog/lab_MS/Lab_MS3/testbench/counter_tb.v|
!i113 1
o-work work
tCvgOpt 0
