// Seed: 2169963874
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2
    , id_26,
    input tri0 id_3,
    input wand id_4,
    output wire module_0,
    input uwire id_6,
    input wand id_7,
    output tri0 id_8,
    output wand id_9,
    output uwire id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    input supply0 id_14,
    input uwire id_15,
    output tri0 id_16,
    input wand id_17,
    input wand id_18,
    output tri1 id_19,
    input tri id_20,
    output tri0 id_21,
    output tri1 id_22,
    output supply0 id_23,
    input wand id_24
);
  assign id_8 = id_17;
  wire id_27;
endmodule
module module_1 (
    output tri id_0
    , id_20,
    output wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input tri id_13,
    output tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri1 id_17,
    input wire id_18
);
  logic id_21;
  module_0 modCall_1 (
      id_2,
      id_15,
      id_7,
      id_5,
      id_2,
      id_3,
      id_6,
      id_18,
      id_14,
      id_1,
      id_14,
      id_12,
      id_13,
      id_4,
      id_10,
      id_7,
      id_11,
      id_7,
      id_4,
      id_8,
      id_15,
      id_3,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
