
*** Running vivado
    with args -log pl_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pl_top.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pl_top.tcl -notrace
Command: link_design -top pl_top -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.srcs/sources_1/ip/cmpy_0/cmpy_0.dcp' for cell 'multipler1/cmpy_0_tb'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.srcs/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'multipler1/chinal1_tb1/fft1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.srcs/sources_1/ip/Ifft_1/Ifft_1.dcp' for cell 'multipler1/ifft1_tb/ifft_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'rom_0/rom_0'
INFO: [Netlist 29-17] Analyzing 3572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.srcs/constrs_1/new/pl.xdc]
Finished Parsing XDC File [D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.srcs/constrs_1/new/pl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 132 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 778.637 ; gain = 533.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 785.285 ; gain = 6.648
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 43 inverter(s) to 45 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f8f17874

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 443 cells and removed 531 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c7619a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1397.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 92 cells and removed 669 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16867bdae

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1397.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 988 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16867bdae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1397.371 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ea9bbe6a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1397.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 5 cells and removed 15 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1397.371 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17018d84d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1397.371 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=22.915 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 61 BRAM(s) out of a total of 89 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 58 newly gated: 0 Total Ports: 178
Ending PowerOpt Patch Enables Task | Checksum: 11eb8db6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.246 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11eb8db6a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2010.246 ; gain = 612.875

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: ac74c4a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 34 cells and removed 68 cells
Ending Logic Optimization Task | Checksum: ac74c4a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 2010.246 ; gain = 1231.609
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.runs/impl_1/pl_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file pl_top_drc_opted.rpt -pb pl_top_drc_opted.pb -rpx pl_top_drc_opted.rpx
Command: report_drc -file pl_top_drc_opted.rpt -pb pl_top_drc_opted.pb -rpx pl_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.runs/impl_1/pl_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8110f8ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: acdf9dbc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ec0d1c4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ec0d1c4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18ec0d1c4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 161049747

Time (s): cpu = 00:02:42 ; elapsed = 00:02:12 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 161049747

Time (s): cpu = 00:02:43 ; elapsed = 00:02:12 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa573fbc

Time (s): cpu = 00:03:15 ; elapsed = 00:02:37 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b5041bd7

Time (s): cpu = 00:03:16 ; elapsed = 00:02:38 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aaa838da

Time (s): cpu = 00:03:17 ; elapsed = 00:02:39 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1558fc230

Time (s): cpu = 00:03:29 ; elapsed = 00:02:51 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 179eeda1a

Time (s): cpu = 00:03:32 ; elapsed = 00:02:54 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10bcff3b7

Time (s): cpu = 00:03:33 ; elapsed = 00:02:55 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10bcff3b7

Time (s): cpu = 00:03:34 ; elapsed = 00:02:56 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b561c1a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b561c1a3

Time (s): cpu = 00:04:07 ; elapsed = 00:03:22 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=22.625. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cf8e71f9

Time (s): cpu = 00:04:07 ; elapsed = 00:03:23 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cf8e71f9

Time (s): cpu = 00:04:08 ; elapsed = 00:03:23 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf8e71f9

Time (s): cpu = 00:04:09 ; elapsed = 00:03:24 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cf8e71f9

Time (s): cpu = 00:04:09 ; elapsed = 00:03:25 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ca8798c8

Time (s): cpu = 00:04:10 ; elapsed = 00:03:25 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca8798c8

Time (s): cpu = 00:04:10 ; elapsed = 00:03:25 . Memory (MB): peak = 2010.246 ; gain = 0.000
Ending Placer Task | Checksum: d5f665be

Time (s): cpu = 00:04:10 ; elapsed = 00:03:25 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:17 ; elapsed = 00:03:30 . Memory (MB): peak = 2010.246 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.runs/impl_1/pl_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file pl_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pl_top_utilization_placed.rpt -pb pl_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pl_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 2010.246 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3ca06107 ConstDB: 0 ShapeSum: 995604b7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e1cb62ef

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 2010.246 ; gain = 0.000
Post Restoration Checksum: NetGraph: d2c247b1 NumContArr: f091b3e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e1cb62ef

Time (s): cpu = 00:01:33 ; elapsed = 00:01:17 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e1cb62ef

Time (s): cpu = 00:01:34 ; elapsed = 00:01:19 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e1cb62ef

Time (s): cpu = 00:01:34 ; elapsed = 00:01:19 . Memory (MB): peak = 2010.246 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17d7c26d3

Time (s): cpu = 00:02:19 ; elapsed = 00:01:49 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=22.613 | TNS=0.000  | WHS=-0.391 | THS=-1459.317|

Phase 2 Router Initialization | Checksum: 128390a25

Time (s): cpu = 00:02:36 ; elapsed = 00:02:01 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11bb0b1aa

Time (s): cpu = 00:02:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1160
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.195 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1726db9d6

Time (s): cpu = 00:03:30 ; elapsed = 00:02:31 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1726db9d6

Time (s): cpu = 00:03:30 ; elapsed = 00:02:31 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12bf26d1f

Time (s): cpu = 00:03:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.195 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12bf26d1f

Time (s): cpu = 00:03:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12bf26d1f

Time (s): cpu = 00:03:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 12bf26d1f

Time (s): cpu = 00:03:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10568298e

Time (s): cpu = 00:03:43 ; elapsed = 00:02:40 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.195 | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: df600433

Time (s): cpu = 00:03:43 ; elapsed = 00:02:40 . Memory (MB): peak = 2010.246 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: df600433

Time (s): cpu = 00:03:44 ; elapsed = 00:02:40 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.58771 %
  Global Horizontal Routing Utilization  = 8.67106 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 141a8285f

Time (s): cpu = 00:03:44 ; elapsed = 00:02:41 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 141a8285f

Time (s): cpu = 00:03:45 ; elapsed = 00:02:41 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d8fab673

Time (s): cpu = 00:03:51 ; elapsed = 00:02:47 . Memory (MB): peak = 2010.246 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.195 | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d8fab673

Time (s): cpu = 00:03:51 ; elapsed = 00:02:48 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:51 ; elapsed = 00:02:48 . Memory (MB): peak = 2010.246 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:02 ; elapsed = 00:02:54 . Memory (MB): peak = 2010.246 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.runs/impl_1/pl_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2010.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file pl_top_drc_routed.rpt -pb pl_top_drc_routed.pb -rpx pl_top_drc_routed.rpx
Command: report_drc -file pl_top_drc_routed.rpt -pb pl_top_drc_routed.pb -rpx pl_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
