Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Aug 14 16:44:05 2022
| Host         : aditya-Vostro-3559 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file fifo_control_sets_placed.rpt
| Design       : fifo
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              12 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       | invalid_i_1_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | wr_pointer[3]_i_1_n_0 |                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | rd_pointer[3]_i_1_n_0 | reset_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | mem[9][7]_i_1_n_0     | reset_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[12][7]_i_2_n_0    | mem[12][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[11][7]_i_1_n_0    | reset_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[8][7]_i_2_n_0     | mem[8][7]_i_1_n_0  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[10][7]_i_2_n_0    | mem[10][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[13][7]_i_1_n_0    | reset_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[14][7]_i_1_n_0    | reset_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[2][7]_i_2_n_0     | mem[2][7]_i_1_n_0  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[1][7]_i_1_n_0     | reset_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mem[3][7]_i_1_n_0     | reset_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mem[0][7]_i_2_n_0     | mem[0][7]_i_1_n_0  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rd_pointer[3]_i_1_n_0 |                    |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | mem[7][7]_i_1_n_0     | reset_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[6][7]_i_1_n_0     | reset_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | mem[5][7]_i_1_n_0     | reset_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mem[4][7]_i_2_n_0     | mem[4][7]_i_1_n_0  |                2 |              8 |         4.00 |
+----------------+-----------------------+--------------------+------------------+----------------+--------------+


