[connectivity]
sp=jac4_16_opt_d32_accel_1.in_1_merged1807_read_pipe0:DDR[0]
sp=jac4_16_opt_d32_accel_1.jac4_16_1_merged1843_write_pipe0:DDR[1]
