$comment
	File created using the following command:
		vcd file part3.msim.vcd -direction
$end
$date
	Tue Oct 13 10:23:26 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module part3_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end
$var wire 1 , sampler $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 SW[9]~input_o $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 SW[0]~input_o $end
$var wire 1 6 SW[4]~input_o $end
$var wire 1 7 SW[8]~input_o $end
$var wire 1 8 A0|s~0_combout $end
$var wire 1 9 SW[1]~input_o $end
$var wire 1 : SW[5]~input_o $end
$var wire 1 ; A1|s~0_combout $end
$var wire 1 < SW[6]~input_o $end
$var wire 1 = A1|U0|m~0_combout $end
$var wire 1 > SW[2]~input_o $end
$var wire 1 ? A2|s~0_combout $end
$var wire 1 @ SW[3]~input_o $end
$var wire 1 A SW[7]~input_o $end
$var wire 1 B A3|s~0_combout $end
$var wire 1 C A3|U0|m~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
$end
#40000
b1 !
15
0,
18
1+
#80000
b0 !
05
1,
08
0+
#120000
b1000000 !
b1010000 !
b1011000 !
b1011001 !
15
1@
16
1<
0,
1B
1?
1;
1*
1)
1(
#160000
b11001 !
b1001 !
b1 !
b0 !
05
0@
06
0<
1,
0B
0?
0;
0*
0)
0(
#1000000
