{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761782596463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761782596479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 21:03:15 2025 " "Processing started: Wed Oct 29 21:03:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761782596479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761782596479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parte-D -c Parte-D " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parte-D -c Parte-D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761782596479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761782600160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2x2_unsigned_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2x2_unsigned_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x2_unsigned_signed-behavioral " "Found design unit 1: mult2x2_unsigned_signed-behavioral" {  } { { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761782603349 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x2_unsigned_signed " "Found entity 1: mult2x2_unsigned_signed" {  } { { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761782603349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761782603349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2x2_unsigned_signed_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2x2_unsigned_signed_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x2_unsigned_signed_testbench-sim " "Found design unit 1: mult2x2_unsigned_signed_testbench-sim" {  } { { "mult2x2_unsigned_signed_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761782603365 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x2_unsigned_signed_testbench " "Found entity 1: mult2x2_unsigned_signed_testbench" {  } { { "mult2x2_unsigned_signed_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761782603365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761782603365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult2x2_unsigned_signed " "Elaborating entity \"mult2x2_unsigned_signed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761782603771 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "mult2x2_unsigned_signed.vhd" "Mult0" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761782604771 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "mult2x2_unsigned_signed.vhd" "Mult1" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761782604771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1761782604771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605333 ""}  } { { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761782605333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605693 ""}  } { { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761782605693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "mult2x2_unsigned_signed.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-D/mult2x2_unsigned_signed.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761782605724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761782606505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761782607334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761782607334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761782608181 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761782608181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761782608181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761782608181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761782608278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 21:03:28 2025 " "Processing ended: Wed Oct 29 21:03:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761782608278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761782608278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761782608278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761782608278 ""}
