

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Sat Dec 10 12:09:51 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_177  |pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys  |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
        |grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1_fu_186              |pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1              |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
        |grp_ctr_encrypt_fu_192                                             |ctr_encrypt                                             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 9 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 10 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length"   --->   Operation 11 'read' 'plaintext_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%nonce_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %nonce"   --->   Operation 12 'read' 'nonce_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%key_read = read i128 @_ssdm_op_Read.s_axilite.i128, i128 %key"   --->   Operation 13 'read' 'key_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%p_round_key_V = alloca i64 1" [hw-impl/src/pynqrypt.cpp:137]   --->   Operation 14 'alloca' 'p_round_key_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%pynqrypt_round_keys_V = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 15 'alloca' 'pynqrypt_round_keys_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 96, i32 127"   --->   Operation 16 'partselect' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 0" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 17 'getelementptr' 'p_round_key_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln139 = store i32 %tmp7, i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 18 'store' 'store_ln139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 64, i32 95"   --->   Operation 19 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 1" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 20 'getelementptr' 'p_round_key_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%store_ln140 = store i32 %tmp_s, i6 %p_round_key_V_addr_1" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 32, i32 63"   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %key_read"   --->   Operation 23 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 2" [hw-impl/src/pynqrypt.cpp:141]   --->   Operation 24 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %tmp_1, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:141]   --->   Operation 25 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 3" [hw-impl/src/pynqrypt.cpp:142]   --->   Operation 26 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln142 = store i32 %trunc_ln628, i6 %p_round_key_V_addr_3" [hw-impl/src/pynqrypt.cpp:142]   --->   Operation 27 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [2/2] (7.30ns)   --->   "%call_ln22 = call void @ctr_encrypt, i96 %nonce_read, i128 %pynqrypt_round_keys_V, i64 %plaintext_length_read, i128 %gmem, i64 %plaintext_read, i64 %ciphertext_read, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 32 'call' 'call_ln22' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 1024, void @empty_5, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %key"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %nonce"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_14, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt, i96 %nonce_read, i128 %pynqrypt_round_keys_V, i64 %plaintext_length_read, i128 %gmem, i64 %plaintext_read, i64 %ciphertext_read, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 50 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 51 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crypto_aes_sbox_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ciphertext_read       (read         ) [ 001111111]
plaintext_read        (read         ) [ 001111111]
plaintext_length_read (read         ) [ 001111111]
nonce_read            (read         ) [ 001111111]
key_read              (read         ) [ 000000000]
p_round_key_V         (alloca       ) [ 001111100]
pynqrypt_round_keys_V (alloca       ) [ 001111111]
tmp7                  (partselect   ) [ 000000000]
p_round_key_V_addr    (getelementptr) [ 000000000]
store_ln139           (store        ) [ 000000000]
tmp_s                 (partselect   ) [ 000000000]
p_round_key_V_addr_1  (getelementptr) [ 000000000]
store_ln140           (store        ) [ 000000000]
tmp_1                 (partselect   ) [ 001000000]
trunc_ln628           (trunc        ) [ 001000000]
p_round_key_V_addr_2  (getelementptr) [ 000000000]
store_ln141           (store        ) [ 000000000]
p_round_key_V_addr_3  (getelementptr) [ 000000000]
store_ln142           (store        ) [ 000000000]
call_ln0              (call         ) [ 000000000]
call_ln0              (call         ) [ 000000000]
spectopmodule_ln3     (spectopmodule) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
specinterface_ln0     (specinterface) [ 000000000]
call_ln22             (call         ) [ 000000000]
ret_ln23              (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nonce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plaintext_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_sbox_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crypto_aes_rcon_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="crypto_aes_mul2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="crypto_aes_mul3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i96"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="p_round_key_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_round_key_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pynqrypt_round_keys_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_round_keys_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ciphertext_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="plaintext_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="plaintext_length_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="nonce_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="96" slack="0"/>
<pin id="124" dir="0" index="1" bw="96" slack="0"/>
<pin id="125" dir="1" index="2" bw="96" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="key_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_round_key_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="6" slack="0"/>
<pin id="148" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 store_ln140/1 store_ln141/2 store_ln142/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_round_key_V_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_round_key_V_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_round_key_V_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="0" index="3" bw="8" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_ctr_encrypt_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="96" slack="6"/>
<pin id="195" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="64" slack="6"/>
<pin id="197" dir="0" index="4" bw="128" slack="0"/>
<pin id="198" dir="0" index="5" bw="64" slack="6"/>
<pin id="199" dir="0" index="6" bw="64" slack="6"/>
<pin id="200" dir="0" index="7" bw="8" slack="0"/>
<pin id="201" dir="0" index="8" bw="8" slack="0"/>
<pin id="202" dir="0" index="9" bw="8" slack="0"/>
<pin id="203" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="128" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="0" index="3" bw="8" slack="0"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="128" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="7" slack="0"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln628_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="128" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="ciphertext_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="6"/>
<pin id="247" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="ciphertext_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="plaintext_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="6"/>
<pin id="252" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="plaintext_length_read_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="6"/>
<pin id="257" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="plaintext_length_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="nonce_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="96" slack="6"/>
<pin id="262" dir="1" index="1" bw="96" slack="6"/>
</pin_list>
<bind>
<opset="nonce_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="trunc_ln628_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="96" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="157"><net_src comp="96" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="128" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="219"><net_src comp="209" pin="4"/><net_sink comp="142" pin=4"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="128" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="230"><net_src comp="220" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="128" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="128" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="104" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="192" pin=6"/></net>

<net id="253"><net_src comp="110" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="192" pin=5"/></net>

<net id="258"><net_src comp="116" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="263"><net_src comp="122" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="268"><net_src comp="231" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="273"><net_src comp="241" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {7 8 }
 - Input state : 
	Port: pynqrypt_encrypt : gmem | {7 8 }
	Port: pynqrypt_encrypt : key | {1 }
	Port: pynqrypt_encrypt : nonce | {1 }
	Port: pynqrypt_encrypt : plaintext_length | {1 }
	Port: pynqrypt_encrypt : plaintext | {1 }
	Port: pynqrypt_encrypt : ciphertext | {1 }
	Port: pynqrypt_encrypt : crypto_aes_sbox_V | {3 4 7 8 }
	Port: pynqrypt_encrypt : crypto_aes_rcon_V | {3 4 }
	Port: pynqrypt_encrypt : crypto_aes_mul2_V | {7 8 }
	Port: pynqrypt_encrypt : crypto_aes_mul3_V | {7 8 }
  - Chain level:
	State 1
		p_round_key_V_addr : 1
		store_ln139 : 2
		p_round_key_V_addr_1 : 1
		store_ln140 : 2
	State 2
		store_ln141 : 1
		store_ln142 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          | grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_177 | 11.1982 |   320   |   360   |
|   call   |       grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1_fu_186       |  3.6532 |   105   |    64   |
|          |                       grp_ctr_encrypt_fu_192                      | 26.9146 |   2965  |   2350  |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                    ciphertext_read_read_fu_104                    |    0    |    0    |    0    |
|          |                     plaintext_read_read_fu_110                    |    0    |    0    |    0    |
|   read   |                 plaintext_length_read_read_fu_116                 |    0    |    0    |    0    |
|          |                       nonce_read_read_fu_122                      |    0    |    0    |    0    |
|          |                        key_read_read_fu_128                       |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                            tmp7_fu_209                            |    0    |    0    |    0    |
|partselect|                            tmp_s_fu_220                           |    0    |    0    |    0    |
|          |                            tmp_1_fu_231                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                         trunc_ln628_fu_241                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   |  41.766 |   3390  |   2774  |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  crypto_aes_mul2_V  |    1   |    0   |    0   |    -   |
|  crypto_aes_mul3_V  |    1   |    0   |    0   |    -   |
|  crypto_aes_rcon_V  |    0   |    8   |    2   |    -   |
|  crypto_aes_sbox_V  |    1   |    0   |    0   |    -   |
|    p_round_key_V    |    2   |    0   |    0   |    0   |
|pynqrypt_round_keys_V|    4   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |    9   |    8   |    2   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   ciphertext_read_reg_245   |   64   |
|      nonce_read_reg_260     |   96   |
|plaintext_length_read_reg_255|   64   |
|    plaintext_read_reg_250   |   64   |
|        tmp_1_reg_265        |   32   |
|     trunc_ln628_reg_270     |   32   |
+-----------------------------+--------+
|            Total            |   352  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_142 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_142 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p4  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |  3390  |  2774  |    -   |
|   Memory  |    9   |    -   |    8   |    2   |    0   |
|Multiplexer|    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |   352  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   48   |  3750  |  2812  |    0   |
+-----------+--------+--------+--------+--------+--------+
