Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 16:13:23 2025
| Host         : LAPTOP-5T5HCTG3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
| Design       : alchitry_top
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 4          |
| TIMING-18 | Warning  | Missing input or output delay                             | 39         |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance game_data_path/ram_mode/ram/ram/mem_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance game_data_path/ram_mode/ram/ram/mem_reg_128_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on blue_btn relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on green_btn relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on left_btn relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on red_btn relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on right_btn relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on data relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on io_led[0][0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on io_led[0][1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on io_led[0][2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on io_led[0][3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on io_led[0][4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on io_led[0][5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on io_led[0][6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on io_led[0][7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on io_led[1][0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on io_led[1][1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on io_led[1][2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on io_led[1][3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on io_led[1][4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on io_led[1][5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on io_led[1][6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on io_led[1][7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on io_led[2][0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on io_led[2][1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on io_led[2][2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on io_led[2][3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on io_led[2][4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on io_led[2][5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on io_led[2][6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on io_led[2][7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>


