

================================================================
== Vivado HLS Report for 'Decision'
================================================================
* Date:           Tue Feb 28 07:19:28 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        DecisionChannel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   13|   10|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (tmp_8)
	8  / (!tmp_8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (tmp_13)
	13  / (!tmp_13)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_15 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_A_V), !map !29

ST_1: stg_16 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_V_V), !map !35

ST_1: stg_17 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_params_V), !map !39

ST_1: stg_18 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %athresh), !map !43

ST_1: stg_19 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vthresh), !map !47

ST_1: stg_20 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %a_flip), !map !51

ST_1: stg_21 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v_flip), !map !55

ST_1: stg_22 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_length), !map !59

ST_1: stg_23 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_length), !map !63

ST_1: stg_24 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i16 %data), !map !67

ST_1: stg_25 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !71

ST_1: stg_26 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Decision_str) nounwind

ST_1: data_read [1/1] 1.00ns
codeRepl:12  %data_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %data)

ST_1: v_length_read [1/1] 1.00ns
codeRepl:13  %v_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %v_length)

ST_1: a_length_read [1/1] 1.00ns
codeRepl:14  %a_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_length)

ST_1: v_flip_read [1/1] 1.00ns
codeRepl:15  %v_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %v_flip)

ST_1: a_flip_read [1/1] 1.00ns
codeRepl:16  %a_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %a_flip)

ST_1: vthresh_read [1/1] 1.00ns
codeRepl:17  %vthresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vthresh)

ST_1: athresh_read [1/1] 1.00ns
codeRepl:18  %athresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %athresh)

ST_1: reset_params_V_read [1/1] 1.00ns
codeRepl:19  %reset_params_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_params_V)

ST_1: reset_V_V_read [1/1] 1.00ns
codeRepl:20  %reset_V_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_V_V)

ST_1: reset_A_V_read [1/1] 1.00ns
codeRepl:21  %reset_A_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_A_V)

ST_1: stg_37 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_V_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_A_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_params_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 %athresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32 %vthresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i8 %a_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8 %v_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 %a_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i32 %v_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: val_assign [1/1] 0.00ns
codeRepl:31  %val_assign = sext i16 %data_read to i32

ST_1: stg_47 [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i16 %data, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: AstimDelay_load [1/1] 0.00ns
codeRepl:34  %AstimDelay_load = load i32* @AstimDelay, align 4

ST_1: VstimDelay_load [1/1] 0.00ns
codeRepl:35  %VstimDelay_load = load i32* @VstimDelay, align 4

ST_1: ACaptureThresh_load [1/1] 0.00ns
codeRepl:36  %ACaptureThresh_load = load i32* @ACaptureThresh, align 4

ST_1: VCaptureThresh_load [1/1] 0.00ns
codeRepl:37  %VCaptureThresh_load = load i32* @VCaptureThresh, align 4

ST_1: stg_53 [1/1] 1.57ns
codeRepl:38  br i1 %reset_params_V_read, label %0, label %._crit_edge47_ifconv

ST_1: stg_54 [1/1] 0.00ns
:0  store i32 %vthresh_read, i32* @v_thresh, align 4

ST_1: stg_55 [1/1] 0.00ns
:1  store i32 %athresh_read, i32* @a_thresh, align 4

ST_1: stg_56 [1/1] 0.00ns
:2  store i8 %a_flip_read, i8* @aflip, align 1

ST_1: stg_57 [1/1] 0.00ns
:3  store i8 %v_flip_read, i8* @vflip, align 1

ST_1: stg_58 [1/1] 0.00ns
:4  store i32 %a_length_read, i32* @ACaptureThresh, align 4

ST_1: stg_59 [1/1] 0.00ns
:5  store i32 %v_length_read, i32* @VCaptureThresh, align 4

ST_1: stg_60 [1/1] 1.57ns
:6  br label %._crit_edge47_ifconv

ST_1: recentdatapoints_head_i_load [1/1] 0.00ns
._crit_edge47_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

ST_1: tmp_i_7 [1/1] 0.00ns
._crit_edge47_ifconv:6  %tmp_i_7 = sext i32 %recentdatapoints_head_i_load to i64

ST_1: recentdatapoints_data_addr [1/1] 0.00ns
._crit_edge47_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_7

ST_1: recentdatapoints_data_load [2/2] 2.39ns
._crit_edge47_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_1: AstimDelay_load_op [1/1] 2.44ns
._crit_edge47_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

ST_1: tmp_6 [1/1] 1.37ns
._crit_edge47_ifconv:29  %tmp_6 = select i1 %reset_A_V_read, i32 1, i32 %AstimDelay_load_op

ST_1: VstimDelay_load_op [1/1] 2.44ns
._crit_edge47_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

ST_1: tmp_7 [1/1] 1.37ns
._crit_edge47_ifconv:31  %tmp_7 = select i1 %reset_V_V_read, i32 1, i32 %VstimDelay_load_op

ST_1: stg_69 [1/1] 0.00ns
._crit_edge47_ifconv:69  store i32 %tmp_7, i32* @VstimDelay, align 4

ST_1: stg_70 [1/1] 0.00ns
._crit_edge47_ifconv:70  store i32 %tmp_6, i32* @AstimDelay, align 4


 <State 2>: 7.27ns
ST_2: ACaptureThresh_loc [1/1] 0.00ns
._crit_edge47_ifconv:0  %ACaptureThresh_loc = phi i32 [ %a_length_read, %0 ], [ %ACaptureThresh_load, %codeRepl ]

ST_2: VCaptureThresh_loc [1/1] 0.00ns
._crit_edge47_ifconv:1  %VCaptureThresh_loc = phi i32 [ %v_length_read, %0 ], [ %VCaptureThresh_load, %codeRepl ]

ST_2: recentdatapoints_len_load [1/1] 0.00ns
._crit_edge47_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

ST_2: tmp_i [1/1] 2.52ns
._crit_edge47_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

ST_2: recentdatapoints_sum_load [1/1] 0.00ns
._crit_edge47_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

ST_2: recentdatapoints_data_load [1/2] 2.39ns
._crit_edge47_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_2: extLd [1/1] 0.00ns
._crit_edge47_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

ST_2: tmp_34_i [1/1] 2.44ns
._crit_edge47_ifconv:10  %tmp_34_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

ST_2: recentdatapoints_sum_loc_i [1/1] 0.00ns (grouped into LUT with out node tmp_36_i)
._crit_edge47_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_34_i, i32 %recentdatapoints_sum_load

ST_2: stg_80 [1/1] 2.39ns
._crit_edge47_ifconv:12  store i16 %data_read, i16* %recentdatapoints_data_addr, align 2

ST_2: tmp_36_i [1/1] 2.44ns (out node of the LUT)
._crit_edge47_ifconv:13  %tmp_36_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

ST_2: recentdatapoints_len_load_op [1/1] 2.44ns
._crit_edge47_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

ST_2: tmp_37_i [1/1] 1.37ns
._crit_edge47_ifconv:15  %tmp_37_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

ST_2: stg_84 [1/1] 0.00ns
._crit_edge47_ifconv:16  store i32 %tmp_37_i, i32* @recentdatapoints_len, align 4

ST_2: tmp_38_i [1/1] 2.44ns
._crit_edge47_ifconv:17  %tmp_38_i = add nsw i32 %recentdatapoints_head_i_load, 1

ST_2: tmp_39_i [1/1] 2.52ns
._crit_edge47_ifconv:18  %tmp_39_i = icmp eq i32 %tmp_38_i, 20

ST_2: p_tmp_i [1/1] 1.37ns
._crit_edge47_ifconv:19  %p_tmp_i = select i1 %tmp_39_i, i32 0, i32 %tmp_38_i

ST_2: stg_88 [1/1] 0.00ns
._crit_edge47_ifconv:20  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4

ST_2: stg_89 [1/1] 0.00ns
._crit_edge47_ifconv:21  store i32 %tmp_36_i, i32* @recentdatapoints_sum, align 4


 <State 3>: 6.20ns
ST_3: i [1/1] 2.44ns
._crit_edge47_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

ST_3: tmp [1/1] 0.00ns
._crit_edge47_ifconv:34  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

ST_3: i_1 [1/1] 2.44ns
._crit_edge47_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

ST_3: p_i [1/1] 1.37ns
._crit_edge47_ifconv:36  %p_i = select i1 %tmp, i32 %i_1, i32 %i

ST_3: tmp_40_i [1/1] 0.00ns
._crit_edge47_ifconv:37  %tmp_40_i = sext i32 %p_i to i64

ST_3: recentdatapoints_data_addr_1 [1/1] 0.00ns
._crit_edge47_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_40_i

ST_3: recentdatapoints_data_load_1 [2/2] 2.39ns
._crit_edge47_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_3: recentVBools_head_i_load [1/1] 0.00ns
._crit_edge47_ifconv:51  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

ST_3: tmp_i2_8 [1/1] 0.00ns
._crit_edge47_ifconv:54  %tmp_i2_8 = sext i32 %recentVBools_head_i_load to i64

ST_3: recentVBools_data_addr [1/1] 0.00ns
._crit_edge47_ifconv:55  %recentVBools_data_addr = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2_8

ST_3: recentVBools_data_load [2/2] 2.39ns
._crit_edge47_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 4>: 8.37ns
ST_4: tmp_i1 [1/1] 2.52ns
._crit_edge47_ifconv:32  %tmp_i1 = icmp eq i32 %tmp_37_i, 0

ST_4: recentdatapoints_data_load_1 [1/2] 2.39ns
._crit_edge47_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_4: datapointV [1/1] 1.37ns
._crit_edge47_ifconv:40  %datapointV = select i1 %tmp_i1, i16 0, i16 %recentdatapoints_data_load_1

ST_4: datapointV_cast [1/1] 0.00ns
._crit_edge47_ifconv:41  %datapointV_cast = sext i16 %datapointV to i17

ST_4: vflip_load [1/1] 0.00ns
._crit_edge47_ifconv:42  %vflip_load = load i8* @vflip, align 1

ST_4: tmp_9 [1/1] 2.00ns
._crit_edge47_ifconv:43  %tmp_9 = icmp eq i8 %vflip_load, -1

ST_4: datapointV_1 [1/1] 1.96ns
._crit_edge47_ifconv:44  %datapointV_1 = sub i17 0, %datapointV_cast

ST_4: p_s [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge47_ifconv:45  %p_s = select i1 %tmp_9, i17 %datapointV_1, i17 %datapointV_cast

ST_4: p_cast [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge47_ifconv:46  %p_cast = sext i17 %p_s to i32

ST_4: v_thresh_load [1/1] 0.00ns
._crit_edge47_ifconv:47  %v_thresh_load = load i32* @v_thresh, align 4

ST_4: tmp_s [1/1] 2.52ns (out node of the LUT)
._crit_edge47_ifconv:48  %tmp_s = icmp sgt i32 %p_cast, %v_thresh_load

ST_4: recentVBools_data_load [1/2] 2.39ns
._crit_edge47_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 5>: 7.98ns
ST_5: AbeatDelay_load [1/1] 0.00ns
._crit_edge47_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

ST_5: tmp_3 [1/1] 2.44ns
._crit_edge47_ifconv:23  %tmp_3 = add nsw i32 %AbeatDelay_load, 1

ST_5: VbeatDelay_load [1/1] 0.00ns
._crit_edge47_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

ST_5: tmp_4 [1/1] 2.44ns
._crit_edge47_ifconv:25  %tmp_4 = add nsw i32 %VbeatDelay_load, 1

ST_5: VbeatFallDelay_load [1/1] 0.00ns
._crit_edge47_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

ST_5: tmp_5 [1/1] 2.44ns
._crit_edge47_ifconv:27  %tmp_5 = add nsw i32 %VbeatFallDelay_load, 1

ST_5: val_assign_1 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign)
._crit_edge47_ifconv:49  %val_assign_1 = zext i1 %tmp_s to i32

ST_5: recentVBools_sum_load [1/1] 0.00ns
._crit_edge47_ifconv:50  %recentVBools_sum_load = load i32* @recentVBools_sum, align 4

ST_5: recentVBools_len_load [1/1] 0.00ns
._crit_edge47_ifconv:52  %recentVBools_len_load = load i32* @recentVBools_len, align 4

ST_5: tmp_i2 [1/1] 2.52ns
._crit_edge47_ifconv:53  %tmp_i2 = icmp eq i32 %recentVBools_len_load, 30

ST_5: extLd1 [1/1] 0.00ns
._crit_edge47_ifconv:57  %extLd1 = zext i1 %recentVBools_data_load to i32

ST_5: tmp_28_i [1/1] 2.44ns
._crit_edge47_ifconv:58  %tmp_28_i = sub nsw i32 %recentVBools_sum_load, %extLd1

ST_5: CircularBuffer_int_30_sum_i [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign)
._crit_edge47_ifconv:59  %CircularBuffer_int_30_sum_i = select i1 %tmp_i2, i32 %tmp_28_i, i32 %recentVBools_sum_load

ST_5: stg_126 [1/1] 2.39ns
._crit_edge47_ifconv:60  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

ST_5: CircularBuffer_sum_read_assign [1/1] 2.44ns (out node of the LUT)
._crit_edge47_ifconv:61  %CircularBuffer_sum_read_assign = add nsw i32 %CircularBuffer_int_30_sum_i, %val_assign_1

ST_5: CircularBuffer_len_read_assign [1/1] 2.44ns
._crit_edge47_ifconv:62  %CircularBuffer_len_read_assign = add i32 %recentVBools_len_load, 1

ST_5: CircularBuffer_len_read_assign_1 [1/1] 1.37ns
._crit_edge47_ifconv:63  %CircularBuffer_len_read_assign_1 = select i1 %tmp_i2, i32 30, i32 %CircularBuffer_len_read_assign

ST_5: tmp_32_i [1/1] 2.44ns
._crit_edge47_ifconv:64  %tmp_32_i = add nsw i32 %recentVBools_head_i_load, 1

ST_5: tmp_33_i [1/1] 2.52ns
._crit_edge47_ifconv:65  %tmp_33_i = icmp eq i32 %tmp_32_i, 30

ST_5: CircularBuffer_head_i_read_ass [1/1] 1.37ns
._crit_edge47_ifconv:66  %CircularBuffer_head_i_read_ass = select i1 %tmp_33_i, i32 0, i32 %tmp_32_i

ST_5: stg_133 [1/1] 0.00ns
._crit_edge47_ifconv:67  store i32 %CircularBuffer_head_i_read_ass, i32* @recentVBools_head_i, align 4

ST_5: tmp_8 [1/1] 2.52ns
._crit_edge47_ifconv:68  %tmp_8 = icmp sgt i32 %CircularBuffer_len_read_assign_1, %VCaptureThresh_loc

ST_5: stg_135 [1/1] 1.57ns
._crit_edge47_ifconv:71  br i1 %tmp_8, label %1, label %._crit_edge48

ST_5: CircularBuffer_len_write_assig [1/1] 2.44ns
:11  %CircularBuffer_len_write_assig = add nsw i32 %CircularBuffer_len_read_assign_1, -1


 <State 6>: 8.64ns
ST_6: i_2 [1/1] 2.44ns
:0  %i_2 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_read_assign_1

ST_6: tmp_25 [1/1] 0.00ns
:1  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

ST_6: i_3 [1/1] 2.44ns
:2  %i_3 = add nsw i32 %i_2, 30

ST_6: i_4 [1/1] 1.37ns
:3  %i_4 = select i1 %tmp_25, i32 %i_3, i32 %i_2

ST_6: tmp_27_i_i [1/1] 0.00ns
:4  %tmp_27_i_i = sext i32 %i_4 to i64

ST_6: recentVBools_data_addr_1 [1/1] 0.00ns
:5  %recentVBools_data_addr_1 = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_27_i_i

ST_6: recentVBools_data_load_1 [2/2] 2.39ns
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_6: i_5 [1/1] 2.44ns
:12  %i_5 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_write_assig

ST_6: tmp_26 [1/1] 0.00ns
:13  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_5, i32 31)

ST_6: i_6 [1/1] 2.44ns
:14  %i_6 = add nsw i32 %i_5, 30

ST_6: i_7 [1/1] 1.37ns
:15  %i_7 = select i1 %tmp_26, i32 %i_6, i32 %i_5

ST_6: tmp_27_i_i1 [1/1] 0.00ns
:16  %tmp_27_i_i1 = sext i32 %i_7 to i64

ST_6: recentVBools_data_addr_2 [1/1] 0.00ns
:17  %recentVBools_data_addr_2 = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_27_i_i1

ST_6: recentVBools_data_load_2 [2/2] 2.39ns
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

ST_6: not_tmp_i_i6 [1/1] 2.52ns
:19  %not_tmp_i_i6 = icmp ne i32 %CircularBuffer_len_write_assig, 0


 <State 7>: 3.89ns
ST_7: recentVBools_data_load_1 [1/2] 2.39ns
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_7: not_tmp_i_i [1/1] 2.52ns
:7  %not_tmp_i_i = icmp ne i32 %CircularBuffer_len_read_assign_1, 0

ST_7: toReturn_4 [1/1] 1.37ns
:8  %toReturn_4 = and i1 %recentVBools_data_load_1, %not_tmp_i_i

ST_7: recentVBools_data_load_2 [1/2] 2.39ns
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

ST_7: toReturn_5 [1/1] 1.37ns
:20  %toReturn_5 = and i1 %recentVBools_data_load_2, %not_tmp_i_i6


 <State 8>: 8.03ns
ST_8: toReturn_i_cast [1/1] 0.00ns
:9  %toReturn_i_cast = zext i1 %toReturn_4 to i32

ST_8: CircularBuffer_sum_write_assig [1/1] 1.97ns
:10  %CircularBuffer_sum_write_assig = sub nsw i32 %CircularBuffer_sum_read_assign, %toReturn_i_cast

ST_8: toReturn_i14_cast [1/1] 0.00ns
:21  %toReturn_i14_cast = zext i1 %toReturn_5 to i32

ST_8: CircularBuffer_sum_write_assig_1 [1/1] 1.97ns
:22  %CircularBuffer_sum_write_assig_1 = sub nsw i32 %CircularBuffer_sum_write_assig, %toReturn_i14_cast

ST_8: CircularBuffer_len_write_assig_1 [1/1] 2.44ns
:23  %CircularBuffer_len_write_assig_1 = add nsw i32 %CircularBuffer_len_read_assign_1, -2

ST_8: stg_162 [1/1] 1.57ns
:24  br label %._crit_edge48

ST_8: sum [1/1] 0.00ns
._crit_edge48:0  %sum = phi i32 [ %CircularBuffer_sum_write_assig_1, %1 ], [ %CircularBuffer_sum_read_assign, %._crit_edge47_ifconv ]

ST_8: recentVBools_len_new [1/1] 0.00ns
._crit_edge48:1  %recentVBools_len_new = phi i32 [ %CircularBuffer_len_write_assig_1, %1 ], [ %CircularBuffer_len_read_assign_1, %._crit_edge47_ifconv ]

ST_8: tmp_1 [1/1] 0.00ns
._crit_edge48:2  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %VCaptureThresh_loc, i32 1, i32 31)

ST_8: tmp_2 [1/1] 0.00ns
._crit_edge48:3  %tmp_2 = sext i31 %tmp_1 to i32

ST_8: tmp_10 [1/1] 2.52ns
._crit_edge48:4  %tmp_10 = icmp sgt i32 %sum, %tmp_2

ST_8: stg_168 [1/1] 0.00ns
._crit_edge48:5  store i32 %recentVBools_len_new, i32* @recentVBools_len, align 4

ST_8: stg_169 [1/1] 0.00ns
._crit_edge48:6  store i32 %sum, i32* @recentVBools_sum, align 4

ST_8: last_sample_is_V_V_load [1/1] 0.00ns
._crit_edge48:7  %last_sample_is_V_V_load = load i1* @last_sample_is_V_V, align 1

ST_8: stg_171 [1/1] 0.00ns
._crit_edge48:8  br i1 %tmp_10, label %2, label %4

ST_8: stg_172 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_V_load, label %5, label %._crit_edge49_ifconv

ST_8: stg_173 [1/1] 1.57ns
:0  store i1 false, i1* @last_sample_is_V_V, align 1

ST_8: stg_174 [1/1] 1.57ns
:1  br label %._crit_edge49_ifconv

ST_8: stg_175 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_V_load, label %._crit_edge49_ifconv, label %3

ST_8: stg_176 [1/1] 1.57ns
:0  store i1 true, i1* @last_sample_is_V_V, align 1

ST_8: stg_177 [1/1] 1.57ns
:1  br label %._crit_edge49_ifconv

ST_8: tmp_i3 [1/1] 2.52ns
._crit_edge49_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_37_i, 20

ST_8: tmp_i3_9 [1/1] 0.00ns
._crit_edge49_ifconv:4  %tmp_i3_9 = sext i32 %p_tmp_i to i64

ST_8: recentdatapoints_data_addr_2 [1/1] 0.00ns
._crit_edge49_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i3_9

ST_8: recentdatapoints_data_load_2 [2/2] 2.39ns
._crit_edge49_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_8: recentABools_head_i_load [1/1] 0.00ns
._crit_edge49_ifconv:18  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

ST_8: tmp_i4_10 [1/1] 0.00ns
._crit_edge49_ifconv:21  %tmp_i4_10 = sext i32 %recentABools_head_i_load to i64

ST_8: recentABools_data_addr [1/1] 0.00ns
._crit_edge49_ifconv:22  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i4_10

ST_8: recentABools_data_load [2/2] 2.39ns
._crit_edge49_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 9>: 8.24ns
ST_9: recentdatapoints_data_load_2 [1/2] 2.39ns
._crit_edge49_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_9: datapointA [1/1] 1.37ns
._crit_edge49_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

ST_9: datapointA_cast [1/1] 0.00ns
._crit_edge49_ifconv:8  %datapointA_cast = sext i16 %datapointA to i17

ST_9: aflip_load [1/1] 0.00ns
._crit_edge49_ifconv:9  %aflip_load = load i8* @aflip, align 1

ST_9: tmp_11 [1/1] 2.00ns
._crit_edge49_ifconv:10  %tmp_11 = icmp eq i8 %aflip_load, -1

ST_9: datapointA_1 [1/1] 1.96ns
._crit_edge49_ifconv:11  %datapointA_1 = sub i17 0, %datapointA_cast

ST_9: p_1 [1/1] 0.00ns (grouped into LUT with out node tmp_12)
._crit_edge49_ifconv:12  %p_1 = select i1 %tmp_11, i17 %datapointA_1, i17 %datapointA_cast

ST_9: p_1_cast [1/1] 0.00ns (grouped into LUT with out node tmp_12)
._crit_edge49_ifconv:13  %p_1_cast = sext i17 %p_1 to i32

ST_9: a_thresh_load [1/1] 0.00ns
._crit_edge49_ifconv:14  %a_thresh_load = load i32* @a_thresh, align 4

ST_9: tmp_12 [1/1] 2.52ns (out node of the LUT)
._crit_edge49_ifconv:15  %tmp_12 = icmp sgt i32 %p_1_cast, %a_thresh_load

ST_9: recentABools_data_load [1/2] 2.39ns
._crit_edge49_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 10>: 7.98ns
ST_10: VbeatDelay_new_1 [1/1] 0.00ns
._crit_edge49_ifconv:0  %VbeatDelay_new_1 = phi i32 [ %tmp_4, %2 ], [ 0, %3 ], [ %tmp_4, %5 ], [ %tmp_4, %4 ]

ST_10: VbeatFallDelay_new_1 [1/1] 0.00ns
._crit_edge49_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_5, %2 ], [ %tmp_5, %3 ], [ 0, %5 ], [ %tmp_5, %4 ]

ST_10: last_sample_is_V_V_loc_2 [1/1] 0.00ns
._crit_edge49_ifconv:2  %last_sample_is_V_V_loc_2 = phi i1 [ %last_sample_is_V_V_load, %2 ], [ true, %3 ], [ false, %5 ], [ %last_sample_is_V_V_load, %4 ]

ST_10: val_assign_2 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign_1)
._crit_edge49_ifconv:16  %val_assign_2 = zext i1 %tmp_12 to i32

ST_10: recentABools_sum_load [1/1] 0.00ns
._crit_edge49_ifconv:17  %recentABools_sum_load = load i32* @recentABools_sum, align 4

ST_10: recentABools_len_load [1/1] 0.00ns
._crit_edge49_ifconv:19  %recentABools_len_load = load i32* @recentABools_len, align 4

ST_10: tmp_i4 [1/1] 2.52ns
._crit_edge49_ifconv:20  %tmp_i4 = icmp eq i32 %recentABools_len_load, 30

ST_10: extLd2 [1/1] 0.00ns
._crit_edge49_ifconv:24  %extLd2 = zext i1 %recentABools_data_load to i32

ST_10: tmp_28_i1 [1/1] 2.44ns
._crit_edge49_ifconv:25  %tmp_28_i1 = sub nsw i32 %recentABools_sum_load, %extLd2

ST_10: CircularBuffer_int_30_sum_i1 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign_1)
._crit_edge49_ifconv:26  %CircularBuffer_int_30_sum_i1 = select i1 %tmp_i4, i32 %tmp_28_i1, i32 %recentABools_sum_load

ST_10: stg_207 [1/1] 2.39ns
._crit_edge49_ifconv:27  store i1 %tmp_12, i1* %recentABools_data_addr, align 1

ST_10: CircularBuffer_sum_read_assign_1 [1/1] 2.44ns (out node of the LUT)
._crit_edge49_ifconv:28  %CircularBuffer_sum_read_assign_1 = add nsw i32 %CircularBuffer_int_30_sum_i1, %val_assign_2

ST_10: CircularBuffer_len_read_assign_2 [1/1] 2.44ns
._crit_edge49_ifconv:29  %CircularBuffer_len_read_assign_2 = add i32 %recentABools_len_load, 1

ST_10: CircularBuffer_len_read_assign_3 [1/1] 1.37ns
._crit_edge49_ifconv:30  %CircularBuffer_len_read_assign_3 = select i1 %tmp_i4, i32 30, i32 %CircularBuffer_len_read_assign_2

ST_10: tmp_32_i1 [1/1] 2.44ns
._crit_edge49_ifconv:31  %tmp_32_i1 = add nsw i32 %recentABools_head_i_load, 1

ST_10: tmp_33_i1 [1/1] 2.52ns
._crit_edge49_ifconv:32  %tmp_33_i1 = icmp eq i32 %tmp_32_i1, 30

ST_10: CircularBuffer_head_i_read_ass_1 [1/1] 1.37ns
._crit_edge49_ifconv:33  %CircularBuffer_head_i_read_ass_1 = select i1 %tmp_33_i1, i32 0, i32 %tmp_32_i1

ST_10: stg_214 [1/1] 0.00ns
._crit_edge49_ifconv:34  store i32 %CircularBuffer_head_i_read_ass_1, i32* @recentABools_head_i, align 4

ST_10: tmp_13 [1/1] 2.52ns
._crit_edge49_ifconv:35  %tmp_13 = icmp sgt i32 %CircularBuffer_len_read_assign_3, %ACaptureThresh_loc

ST_10: stg_216 [1/1] 0.00ns
._crit_edge49_ifconv:36  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

ST_10: stg_217 [1/1] 0.00ns
._crit_edge49_ifconv:37  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

ST_10: stg_218 [1/1] 1.57ns
._crit_edge49_ifconv:38  br i1 %tmp_13, label %6, label %._crit_edge51

ST_10: CircularBuffer_len_write_assig_2 [1/1] 2.44ns
:11  %CircularBuffer_len_write_assig_2 = add nsw i32 %CircularBuffer_len_read_assign_3, -1


 <State 11>: 8.64ns
ST_11: i_8 [1/1] 2.44ns
:0  %i_8 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_read_assign_3

ST_11: tmp_27 [1/1] 0.00ns
:1  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_8, i32 31)

ST_11: i_9 [1/1] 2.44ns
:2  %i_9 = add nsw i32 %i_8, 30

ST_11: i_10 [1/1] 1.37ns
:3  %i_10 = select i1 %tmp_27, i32 %i_9, i32 %i_8

ST_11: tmp_27_i_i2 [1/1] 0.00ns
:4  %tmp_27_i_i2 = sext i32 %i_10 to i64

ST_11: recentABools_data_addr_1 [1/1] 0.00ns
:5  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_27_i_i2

ST_11: recentABools_data_load_1 [2/2] 2.39ns
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_11: i_11 [1/1] 2.44ns
:12  %i_11 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_write_assig_2

ST_11: tmp_28 [1/1] 0.00ns
:13  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_11, i32 31)

ST_11: i_12 [1/1] 2.44ns
:14  %i_12 = add nsw i32 %i_11, 30

ST_11: i_13 [1/1] 1.37ns
:15  %i_13 = select i1 %tmp_28, i32 %i_12, i32 %i_11

ST_11: tmp_27_i_i3 [1/1] 0.00ns
:16  %tmp_27_i_i3 = sext i32 %i_13 to i64

ST_11: recentABools_data_addr_2 [1/1] 0.00ns
:17  %recentABools_data_addr_2 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_27_i_i3

ST_11: recentABools_data_load_2 [2/2] 2.39ns
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

ST_11: not_tmp_i_i2 [1/1] 2.52ns
:19  %not_tmp_i_i2 = icmp ne i32 %CircularBuffer_len_write_assig_2, 0


 <State 12>: 7.83ns
ST_12: recentABools_data_load_1 [1/2] 2.39ns
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_12: not_tmp_i_i1 [1/1] 2.52ns
:7  %not_tmp_i_i1 = icmp ne i32 %CircularBuffer_len_read_assign_3, 0

ST_12: toReturn_6 [1/1] 1.37ns
:8  %toReturn_6 = and i1 %recentABools_data_load_1, %not_tmp_i_i1

ST_12: toReturn_i27_cast [1/1] 0.00ns
:9  %toReturn_i27_cast = zext i1 %toReturn_6 to i32

ST_12: CircularBuffer_sum_write_assig_2 [1/1] 1.97ns
:10  %CircularBuffer_sum_write_assig_2 = sub nsw i32 %CircularBuffer_sum_read_assign_1, %toReturn_i27_cast

ST_12: recentABools_data_load_2 [1/2] 2.39ns
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

ST_12: toReturn_7 [1/1] 1.37ns
:20  %toReturn_7 = and i1 %recentABools_data_load_2, %not_tmp_i_i2

ST_12: toReturn_i40_cast [1/1] 0.00ns
:21  %toReturn_i40_cast = zext i1 %toReturn_7 to i32

ST_12: CircularBuffer_sum_write_assig_3 [1/1] 1.97ns
:22  %CircularBuffer_sum_write_assig_3 = sub nsw i32 %CircularBuffer_sum_write_assig_2, %toReturn_i40_cast


 <State 13>: 7.90ns
ST_13: CircularBuffer_len_write_assig_3 [1/1] 2.44ns
:23  %CircularBuffer_len_write_assig_3 = add nsw i32 %CircularBuffer_len_read_assign_3, -2

ST_13: stg_245 [1/1] 1.57ns
:24  br label %._crit_edge51

ST_13: sum_1 [1/1] 0.00ns
._crit_edge51:0  %sum_1 = phi i32 [ %CircularBuffer_sum_write_assig_3, %6 ], [ %CircularBuffer_sum_read_assign_1, %._crit_edge49_ifconv ]

ST_13: recentABools_len_new [1/1] 0.00ns
._crit_edge51:1  %recentABools_len_new = phi i32 [ %CircularBuffer_len_write_assig_3, %6 ], [ %CircularBuffer_len_read_assign_3, %._crit_edge49_ifconv ]

ST_13: tmp_14 [1/1] 0.00ns
._crit_edge51:2  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ACaptureThresh_loc, i32 1, i32 31)

ST_13: tmp_15 [1/1] 0.00ns
._crit_edge51:3  %tmp_15 = sext i31 %tmp_14 to i32

ST_13: tmp_16 [1/1] 2.52ns
._crit_edge51:4  %tmp_16 = icmp sgt i32 %sum_1, %tmp_15

ST_13: stg_251 [1/1] 0.00ns
._crit_edge51:5  store i32 %recentABools_len_new, i32* @recentABools_len, align 4

ST_13: stg_252 [1/1] 0.00ns
._crit_edge51:6  store i32 %sum_1, i32* @recentABools_sum, align 4

ST_13: last_sample_is_A_V_load [1/1] 0.00ns
._crit_edge51:7  %last_sample_is_A_V_load = load i1* @last_sample_is_A_V, align 1

ST_13: tmp_17 [1/1] 2.52ns
._crit_edge51:8  %tmp_17 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1

ST_13: or_cond1 [1/1] 1.37ns
._crit_edge51:9  %or_cond1 = and i1 %tmp_16, %tmp_17

ST_13: stg_256 [1/1] 0.00ns
._crit_edge51:10  br i1 %or_cond1, label %7, label %._crit_edge52

ST_13: stg_257 [1/1] 1.57ns
._crit_edge52:0  br i1 %last_sample_is_A_V_load, label %9, label %._crit_edge54_ifconv

ST_13: stg_258 [1/1] 1.57ns
:0  store i1 false, i1* @last_sample_is_A_V, align 1

ST_13: stg_259 [1/1] 1.57ns
:1  br label %._crit_edge54_ifconv

ST_13: stg_260 [1/1] 1.57ns
:0  br i1 %last_sample_is_A_V_load, label %._crit_edge54_ifconv, label %8

ST_13: stg_261 [1/1] 1.57ns
:0  store i1 true, i1* @last_sample_is_A_V, align 1

ST_13: stg_262 [1/1] 1.57ns
:1  br label %._crit_edge54_ifconv

ST_13: tmp_21 [1/1] 2.52ns
._crit_edge54_ifconv:14  %tmp_21 = icmp sgt i32 %tmp_6, %ACaptureThresh_loc

ST_13: tmp_24 [1/1] 2.52ns
._crit_edge54_ifconv:21  %tmp_24 = icmp sgt i32 %tmp_7, %VCaptureThresh_loc


 <State 14>: 8.00ns
ST_14: AbeatDelay_new [1/1] 0.00ns
._crit_edge54_ifconv:0  %AbeatDelay_new = phi i32 [ %tmp_3, %7 ], [ 0, %8 ], [ %tmp_3, %9 ], [ %tmp_3, %._crit_edge52 ]

ST_14: tmp_18 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge54_ifconv:1  %tmp_18 = phi i1 [ %last_sample_is_A_V_load, %7 ], [ true, %8 ], [ false, %9 ], [ %last_sample_is_A_V_load, %._crit_edge52 ]

ST_14: stg_267 [1/1] 0.00ns
._crit_edge54_ifconv:2  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

ST_14: tmp_20_not [1/1] 2.52ns
._crit_edge54_ifconv:3  %tmp_20_not = icmp ne i32 %VbeatDelay_new_1, 0

ST_14: last_sample_is_V_V_loc_2_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge54_ifconv:4  %last_sample_is_V_V_loc_2_not = xor i1 %last_sample_is_V_V_loc_2, true

ST_14: brmerge [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge54_ifconv:5  %brmerge = or i1 %tmp_20_not, %last_sample_is_V_V_loc_2_not

ST_14: tmp_19 [1/1] 2.52ns
._crit_edge54_ifconv:6  %tmp_19 = icmp eq i32 %AbeatDelay_new, 0

ST_14: p_2 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge54_ifconv:7  %p_2 = select i1 %tmp_18, i13 -4096, i13 0

ST_14: sel_tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge54_ifconv:8  %sel_tmp = and i1 %brmerge, %tmp_19

ST_14: sel_tmp1 [1/1] 1.37ns (out node of the LUT)
._crit_edge54_ifconv:9  %sel_tmp1 = select i1 %sel_tmp, i13 %p_2, i13 0

ST_14: tmp_20_not_not [1/1] 0.00ns (grouped into LUT with out node toReturn_1)
._crit_edge54_ifconv:10  %tmp_20_not_not = xor i1 %tmp_20_not, true

ST_14: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node toReturn_1)
._crit_edge54_ifconv:11  %sel_tmp2 = and i1 %last_sample_is_V_V_loc_2, %tmp_20_not_not

ST_14: toReturn_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge54_ifconv:12  %toReturn_1 = select i1 %sel_tmp2, i13 240, i13 %sel_tmp1

ST_14: tmp_20 [1/1] 2.52ns
._crit_edge54_ifconv:13  %tmp_20 = icmp sgt i32 %AbeatDelay_new, 1000

ST_14: toReturn [1/1] 0.00ns (grouped into LUT with out node toReturn_2)
._crit_edge54_ifconv:15  %toReturn = or i13 %toReturn_1, 3840

ST_14: p_toReturn_1 [1/1] 0.00ns (grouped into LUT with out node toReturn_2)
._crit_edge54_ifconv:16  %p_toReturn_1 = select i1 %tmp_21, i13 %toReturn, i13 %toReturn_1

ST_14: toReturn_2 [1/1] 1.37ns (out node of the LUT)
._crit_edge54_ifconv:17  %toReturn_2 = select i1 %tmp_20, i13 %p_toReturn_1, i13 %toReturn_1

ST_14: tmp_22 [1/1] 2.52ns
._crit_edge54_ifconv:18  %tmp_22 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

ST_14: tmp_23 [1/1] 2.52ns
._crit_edge54_ifconv:19  %tmp_23 = icmp sgt i32 %AbeatDelay_new, 900

ST_14: or_cond [1/1] 0.00ns (grouped into LUT with out node UnifiedRetVal)
._crit_edge54_ifconv:20  %or_cond = and i1 %tmp_22, %tmp_23

ST_14: toReturn_3 [1/1] 0.00ns (grouped into LUT with out node UnifiedRetVal)
._crit_edge54_ifconv:22  %toReturn_3 = or i13 %toReturn_2, 15

ST_14: p_toReturn_2 [1/1] 0.00ns (grouped into LUT with out node UnifiedRetVal)
._crit_edge54_ifconv:23  %p_toReturn_2 = select i1 %tmp_24, i13 %toReturn_3, i13 %toReturn_2

ST_14: UnifiedRetVal [1/1] 1.37ns (out node of the LUT)
._crit_edge54_ifconv:24  %UnifiedRetVal = select i1 %or_cond, i13 %p_toReturn_2, i13 %toReturn_2

ST_14: UnifiedRetVal_cast [1/1] 0.00ns
._crit_edge54_ifconv:25  %UnifiedRetVal_cast = sext i13 %UnifiedRetVal to i16

ST_14: stg_289 [1/1] 0.00ns
._crit_edge54_ifconv:26  ret i16 %UnifiedRetVal_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset_A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_params_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ athresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vthresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ACaptureThresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VCaptureThresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ v_thresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ a_thresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ aflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ AbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatFallDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ last_sample_is_V_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ last_sample_is_A_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15                           (specbitsmap  ) [ 000000000000000]
stg_16                           (specbitsmap  ) [ 000000000000000]
stg_17                           (specbitsmap  ) [ 000000000000000]
stg_18                           (specbitsmap  ) [ 000000000000000]
stg_19                           (specbitsmap  ) [ 000000000000000]
stg_20                           (specbitsmap  ) [ 000000000000000]
stg_21                           (specbitsmap  ) [ 000000000000000]
stg_22                           (specbitsmap  ) [ 000000000000000]
stg_23                           (specbitsmap  ) [ 000000000000000]
stg_24                           (specbitsmap  ) [ 000000000000000]
stg_25                           (specbitsmap  ) [ 000000000000000]
stg_26                           (spectopmodule) [ 000000000000000]
data_read                        (read         ) [ 001000000000000]
v_length_read                    (read         ) [ 011000000000000]
a_length_read                    (read         ) [ 011000000000000]
v_flip_read                      (read         ) [ 000000000000000]
a_flip_read                      (read         ) [ 000000000000000]
vthresh_read                     (read         ) [ 000000000000000]
athresh_read                     (read         ) [ 000000000000000]
reset_params_V_read              (read         ) [ 010000000000000]
reset_V_V_read                   (read         ) [ 000000000000000]
reset_A_V_read                   (read         ) [ 000000000000000]
stg_37                           (specinterface) [ 000000000000000]
stg_38                           (specinterface) [ 000000000000000]
stg_39                           (specinterface) [ 000000000000000]
stg_40                           (specinterface) [ 000000000000000]
stg_41                           (specinterface) [ 000000000000000]
stg_42                           (specinterface) [ 000000000000000]
stg_43                           (specinterface) [ 000000000000000]
stg_44                           (specinterface) [ 000000000000000]
stg_45                           (specinterface) [ 000000000000000]
val_assign                       (sext         ) [ 001000000000000]
stg_47                           (specinterface) [ 000000000000000]
stg_48                           (specinterface) [ 000000000000000]
AstimDelay_load                  (load         ) [ 000000000000000]
VstimDelay_load                  (load         ) [ 000000000000000]
ACaptureThresh_load              (load         ) [ 011000000000000]
VCaptureThresh_load              (load         ) [ 011000000000000]
stg_53                           (br           ) [ 011000000000000]
stg_54                           (store        ) [ 000000000000000]
stg_55                           (store        ) [ 000000000000000]
stg_56                           (store        ) [ 000000000000000]
stg_57                           (store        ) [ 000000000000000]
stg_58                           (store        ) [ 000000000000000]
stg_59                           (store        ) [ 000000000000000]
stg_60                           (br           ) [ 011000000000000]
recentdatapoints_head_i_load     (load         ) [ 001000000000000]
tmp_i_7                          (sext         ) [ 000000000000000]
recentdatapoints_data_addr       (getelementptr) [ 001000000000000]
AstimDelay_load_op               (add          ) [ 000000000000000]
tmp_6                            (select       ) [ 001111111111110]
VstimDelay_load_op               (add          ) [ 000000000000000]
tmp_7                            (select       ) [ 001111111111110]
stg_69                           (store        ) [ 000000000000000]
stg_70                           (store        ) [ 000000000000000]
ACaptureThresh_loc               (phi          ) [ 001111111111110]
VCaptureThresh_loc               (phi          ) [ 001111111111110]
recentdatapoints_len_load        (load         ) [ 000000000000000]
tmp_i                            (icmp         ) [ 000000000000000]
recentdatapoints_sum_load        (load         ) [ 000000000000000]
recentdatapoints_data_load       (load         ) [ 000000000000000]
extLd                            (sext         ) [ 000000000000000]
tmp_34_i                         (sub          ) [ 000000000000000]
recentdatapoints_sum_loc_i       (select       ) [ 000000000000000]
stg_80                           (store        ) [ 000000000000000]
tmp_36_i                         (add          ) [ 000000000000000]
recentdatapoints_len_load_op     (add          ) [ 000000000000000]
tmp_37_i                         (select       ) [ 000111111000000]
stg_84                           (store        ) [ 000000000000000]
tmp_38_i                         (add          ) [ 000000000000000]
tmp_39_i                         (icmp         ) [ 000000000000000]
p_tmp_i                          (select       ) [ 000111111000000]
stg_88                           (store        ) [ 000000000000000]
stg_89                           (store        ) [ 000000000000000]
i                                (add          ) [ 000000000000000]
tmp                              (bitselect    ) [ 000000000000000]
i_1                              (add          ) [ 000000000000000]
p_i                              (select       ) [ 000000000000000]
tmp_40_i                         (sext         ) [ 000000000000000]
recentdatapoints_data_addr_1     (getelementptr) [ 000010000000000]
recentVBools_head_i_load         (load         ) [ 000011000000000]
tmp_i2_8                         (sext         ) [ 000000000000000]
recentVBools_data_addr           (getelementptr) [ 000011000000000]
tmp_i1                           (icmp         ) [ 000000000000000]
recentdatapoints_data_load_1     (load         ) [ 000000000000000]
datapointV                       (select       ) [ 000000000000000]
datapointV_cast                  (sext         ) [ 000000000000000]
vflip_load                       (load         ) [ 000000000000000]
tmp_9                            (icmp         ) [ 000000000000000]
datapointV_1                     (sub          ) [ 000000000000000]
p_s                              (select       ) [ 000000000000000]
p_cast                           (sext         ) [ 000000000000000]
v_thresh_load                    (load         ) [ 000000000000000]
tmp_s                            (icmp         ) [ 000001000000000]
recentVBools_data_load           (load         ) [ 000001000000000]
AbeatDelay_load                  (load         ) [ 000000000000000]
tmp_3                            (add          ) [ 000000111111111]
VbeatDelay_load                  (load         ) [ 000000000000000]
tmp_4                            (add          ) [ 000000111110000]
VbeatFallDelay_load              (load         ) [ 000000000000000]
tmp_5                            (add          ) [ 000000111110000]
val_assign_1                     (zext         ) [ 000000000000000]
recentVBools_sum_load            (load         ) [ 000000000000000]
recentVBools_len_load            (load         ) [ 000000000000000]
tmp_i2                           (icmp         ) [ 000000000000000]
extLd1                           (zext         ) [ 000000000000000]
tmp_28_i                         (sub          ) [ 000000000000000]
CircularBuffer_int_30_sum_i      (select       ) [ 000000000000000]
stg_126                          (store        ) [ 000000000000000]
CircularBuffer_sum_read_assign   (add          ) [ 000001111000000]
CircularBuffer_len_read_assign   (add          ) [ 000000000000000]
CircularBuffer_len_read_assign_1 (select       ) [ 000001111000000]
tmp_32_i                         (add          ) [ 000000000000000]
tmp_33_i                         (icmp         ) [ 000000000000000]
CircularBuffer_head_i_read_ass   (select       ) [ 000000100000000]
stg_133                          (store        ) [ 000000000000000]
tmp_8                            (icmp         ) [ 000001111000000]
stg_135                          (br           ) [ 000001111000000]
CircularBuffer_len_write_assig   (add          ) [ 000000100000000]
i_2                              (sub          ) [ 000000000000000]
tmp_25                           (bitselect    ) [ 000000000000000]
i_3                              (add          ) [ 000000000000000]
i_4                              (select       ) [ 000000000000000]
tmp_27_i_i                       (sext         ) [ 000000000000000]
recentVBools_data_addr_1         (getelementptr) [ 000000010000000]
i_5                              (sub          ) [ 000000000000000]
tmp_26                           (bitselect    ) [ 000000000000000]
i_6                              (add          ) [ 000000000000000]
i_7                              (select       ) [ 000000000000000]
tmp_27_i_i1                      (sext         ) [ 000000000000000]
recentVBools_data_addr_2         (getelementptr) [ 000000010000000]
not_tmp_i_i6                     (icmp         ) [ 000000010000000]
recentVBools_data_load_1         (load         ) [ 000000000000000]
not_tmp_i_i                      (icmp         ) [ 000000000000000]
toReturn_4                       (and          ) [ 000000001000000]
recentVBools_data_load_2         (load         ) [ 000000000000000]
toReturn_5                       (and          ) [ 000000001000000]
toReturn_i_cast                  (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig   (sub          ) [ 000000000000000]
toReturn_i14_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_1 (sub          ) [ 000000000000000]
CircularBuffer_len_write_assig_1 (add          ) [ 000000000000000]
stg_162                          (br           ) [ 000000000000000]
sum                              (phi          ) [ 000000001000000]
recentVBools_len_new             (phi          ) [ 000000001000000]
tmp_1                            (partselect   ) [ 000000000000000]
tmp_2                            (sext         ) [ 000000000000000]
tmp_10                           (icmp         ) [ 000000001000000]
stg_168                          (store        ) [ 000000000000000]
stg_169                          (store        ) [ 000000000000000]
last_sample_is_V_V_load          (load         ) [ 000000001110000]
stg_171                          (br           ) [ 000000000000000]
stg_172                          (br           ) [ 000000001110000]
stg_173                          (store        ) [ 000000000000000]
stg_174                          (br           ) [ 000000001110000]
stg_175                          (br           ) [ 000000001110000]
stg_176                          (store        ) [ 000000000000000]
stg_177                          (br           ) [ 000000001110000]
tmp_i3                           (icmp         ) [ 000000000100000]
tmp_i3_9                         (sext         ) [ 000000000000000]
recentdatapoints_data_addr_2     (getelementptr) [ 000000000100000]
recentABools_head_i_load         (load         ) [ 000000000110000]
tmp_i4_10                        (sext         ) [ 000000000000000]
recentABools_data_addr           (getelementptr) [ 000000000110000]
recentdatapoints_data_load_2     (load         ) [ 000000000000000]
datapointA                       (select       ) [ 000000000000000]
datapointA_cast                  (sext         ) [ 000000000000000]
aflip_load                       (load         ) [ 000000000000000]
tmp_11                           (icmp         ) [ 000000000000000]
datapointA_1                     (sub          ) [ 000000000000000]
p_1                              (select       ) [ 000000000000000]
p_1_cast                         (sext         ) [ 000000000000000]
a_thresh_load                    (load         ) [ 000000000000000]
tmp_12                           (icmp         ) [ 000000000010000]
recentABools_data_load           (load         ) [ 000000000010000]
VbeatDelay_new_1                 (phi          ) [ 000000000111111]
VbeatFallDelay_new_1             (phi          ) [ 000000000111110]
last_sample_is_V_V_loc_2         (phi          ) [ 000000000111111]
val_assign_2                     (zext         ) [ 000000000000000]
recentABools_sum_load            (load         ) [ 000000000000000]
recentABools_len_load            (load         ) [ 000000000000000]
tmp_i4                           (icmp         ) [ 000000000000000]
extLd2                           (zext         ) [ 000000000000000]
tmp_28_i1                        (sub          ) [ 000000000000000]
CircularBuffer_int_30_sum_i1     (select       ) [ 000000000000000]
stg_207                          (store        ) [ 000000000000000]
CircularBuffer_sum_read_assign_1 (add          ) [ 000000000011110]
CircularBuffer_len_read_assign_2 (add          ) [ 000000000000000]
CircularBuffer_len_read_assign_3 (select       ) [ 000000000011110]
tmp_32_i1                        (add          ) [ 000000000000000]
tmp_33_i1                        (icmp         ) [ 000000000000000]
CircularBuffer_head_i_read_ass_1 (select       ) [ 000000000001000]
stg_214                          (store        ) [ 000000000000000]
tmp_13                           (icmp         ) [ 000000000011110]
stg_216                          (store        ) [ 000000000000000]
stg_217                          (store        ) [ 000000000000000]
stg_218                          (br           ) [ 000000000011110]
CircularBuffer_len_write_assig_2 (add          ) [ 000000000001000]
i_8                              (sub          ) [ 000000000000000]
tmp_27                           (bitselect    ) [ 000000000000000]
i_9                              (add          ) [ 000000000000000]
i_10                             (select       ) [ 000000000000000]
tmp_27_i_i2                      (sext         ) [ 000000000000000]
recentABools_data_addr_1         (getelementptr) [ 000000000000100]
i_11                             (sub          ) [ 000000000000000]
tmp_28                           (bitselect    ) [ 000000000000000]
i_12                             (add          ) [ 000000000000000]
i_13                             (select       ) [ 000000000000000]
tmp_27_i_i3                      (sext         ) [ 000000000000000]
recentABools_data_addr_2         (getelementptr) [ 000000000000100]
not_tmp_i_i2                     (icmp         ) [ 000000000000100]
recentABools_data_load_1         (load         ) [ 000000000000000]
not_tmp_i_i1                     (icmp         ) [ 000000000000000]
toReturn_6                       (and          ) [ 000000000000000]
toReturn_i27_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_2 (sub          ) [ 000000000000000]
recentABools_data_load_2         (load         ) [ 000000000000000]
toReturn_7                       (and          ) [ 000000000000000]
toReturn_i40_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_3 (sub          ) [ 000000000010010]
CircularBuffer_len_write_assig_3 (add          ) [ 000000000000000]
stg_245                          (br           ) [ 000000000000000]
sum_1                            (phi          ) [ 000000000000010]
recentABools_len_new             (phi          ) [ 000000000000010]
tmp_14                           (partselect   ) [ 000000000000000]
tmp_15                           (sext         ) [ 000000000000000]
tmp_16                           (icmp         ) [ 000000000000000]
stg_251                          (store        ) [ 000000000000000]
stg_252                          (store        ) [ 000000000000000]
last_sample_is_A_V_load          (load         ) [ 000000000000011]
tmp_17                           (icmp         ) [ 000000000000000]
or_cond1                         (and          ) [ 000000000000010]
stg_256                          (br           ) [ 000000000000000]
stg_257                          (br           ) [ 000000000000011]
stg_258                          (store        ) [ 000000000000000]
stg_259                          (br           ) [ 000000000000011]
stg_260                          (br           ) [ 000000000000011]
stg_261                          (store        ) [ 000000000000000]
stg_262                          (br           ) [ 000000000000011]
tmp_21                           (icmp         ) [ 000000000000001]
tmp_24                           (icmp         ) [ 000000000000001]
AbeatDelay_new                   (phi          ) [ 000000000000001]
tmp_18                           (phi          ) [ 000000000000001]
stg_267                          (store        ) [ 000000000000000]
tmp_20_not                       (icmp         ) [ 000000000000000]
last_sample_is_V_V_loc_2_not     (xor          ) [ 000000000000000]
brmerge                          (or           ) [ 000000000000000]
tmp_19                           (icmp         ) [ 000000000000000]
p_2                              (select       ) [ 000000000000000]
sel_tmp                          (and          ) [ 000000000000000]
sel_tmp1                         (select       ) [ 000000000000000]
tmp_20_not_not                   (xor          ) [ 000000000000000]
sel_tmp2                         (and          ) [ 000000000000000]
toReturn_1                       (select       ) [ 000000000000000]
tmp_20                           (icmp         ) [ 000000000000000]
toReturn                         (or           ) [ 000000000000000]
p_toReturn_1                     (select       ) [ 000000000000000]
toReturn_2                       (select       ) [ 000000000000000]
tmp_22                           (icmp         ) [ 000000000000000]
tmp_23                           (icmp         ) [ 000000000000000]
or_cond                          (and          ) [ 000000000000000]
toReturn_3                       (or           ) [ 000000000000000]
p_toReturn_2                     (select       ) [ 000000000000000]
UnifiedRetVal                    (select       ) [ 000000000000000]
UnifiedRetVal_cast               (sext         ) [ 000000000000000]
stg_289                          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset_A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset_params_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_params_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="athresh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="athresh"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vthresh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vthresh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_flip">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_flip"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_flip">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_flip"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_length">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_length"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_length">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_length"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AstimDelay">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AstimDelay"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VstimDelay">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VstimDelay"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ACaptureThresh">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ACaptureThresh"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="VCaptureThresh">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VCaptureThresh"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v_thresh">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_thresh"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_thresh">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_thresh"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aflip">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aflip"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vflip">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vflip"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="recentdatapoints_len">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_len"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="recentdatapoints_head_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_head_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="recentdatapoints_sum">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_sum"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="recentdatapoints_data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="AbeatDelay">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="VbeatDelay">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="VbeatFallDelay">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatFallDelay"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="recentVBools_sum">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_sum"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="recentVBools_head_i">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_head_i"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="recentVBools_len">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_len"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="recentVBools_data">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="last_sample_is_V_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_V_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="recentABools_sum">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_sum"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="recentABools_head_i">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_head_i"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="recentABools_len">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_len"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="recentABools_data">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="last_sample_is_A_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_A_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Decision_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="data_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="v_length_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_length_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="a_length_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_length_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="v_flip_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_flip_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_flip_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_flip_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="vthresh_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vthresh_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="athresh_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="athresh_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reset_params_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_params_V_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reset_V_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_V_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="reset_A_V_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_A_V_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="recentdatapoints_data_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="1"/>
<pin id="206" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentdatapoints_data_load/1 stg_80/2 recentdatapoints_data_load_1/3 recentdatapoints_data_load_2/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="recentdatapoints_data_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="recentVBools_data_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentVBools_data_load/3 stg_126/5 recentVBools_data_load_1/6 recentVBools_data_load_2/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="recentVBools_data_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_1/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="recentVBools_data_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_2/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="recentdatapoints_data_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_2/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="recentABools_data_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="5" slack="0"/>
<pin id="283" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentABools_data_load/8 stg_207/10 recentABools_data_load_1/11 recentABools_data_load_2/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="recentABools_data_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_1/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="recentABools_data_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_2/11 "/>
</bind>
</comp>

<comp id="286" class="1005" name="ACaptureThresh_loc_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="8"/>
<pin id="288" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="ACaptureThresh_loc (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="ACaptureThresh_loc_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ACaptureThresh_loc/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="VCaptureThresh_loc_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="3"/>
<pin id="298" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="VCaptureThresh_loc (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="VCaptureThresh_loc_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VCaptureThresh_loc/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="sum_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="sum_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="3"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="recentVBools_len_new_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="317" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="recentVBools_len_new (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="recentVBools_len_new_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="3"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="recentVBools_len_new/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="VbeatDelay_new_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="VbeatDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="VbeatDelay_new_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="5"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="2"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="4" bw="32" slack="5"/>
<pin id="334" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="32" slack="5"/>
<pin id="336" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatDelay_new_1/10 "/>
</bind>
</comp>

<comp id="340" class="1005" name="VbeatFallDelay_new_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="VbeatFallDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="VbeatFallDelay_new_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="5"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="5"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="1" slack="2"/>
<pin id="350" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="32" slack="5"/>
<pin id="352" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatFallDelay_new_1/10 "/>
</bind>
</comp>

<comp id="356" class="1005" name="last_sample_is_V_V_loc_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="2"/>
<pin id="358" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_sample_is_V_V_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="last_sample_is_V_V_loc_2_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="2"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="1" slack="2"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="1" slack="2"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="8" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_sample_is_V_V_loc_2/10 "/>
</bind>
</comp>

<comp id="374" class="1005" name="sum_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="sum_1_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="32" slack="3"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="383" class="1005" name="recentABools_len_new_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="recentABools_len_new (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="recentABools_len_new_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="32" slack="3"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="recentABools_len_new/13 "/>
</bind>
</comp>

<comp id="392" class="1005" name="AbeatDelay_new_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AbeatDelay_new (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="AbeatDelay_new_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="9"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="4" bw="32" slack="9"/>
<pin id="402" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="32" slack="9"/>
<pin id="404" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="AbeatDelay_new/14 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_18_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_18_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="1" slack="1"/>
<pin id="418" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="1" slack="1"/>
<pin id="420" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="val_assign_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="AstimDelay_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AstimDelay_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="VstimDelay_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VstimDelay_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="ACaptureThresh_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ACaptureThresh_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="VCaptureThresh_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VCaptureThresh_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="stg_54_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="stg_55_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="stg_56_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="stg_57_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="stg_58_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="stg_59_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="recentdatapoints_head_i_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_head_i_load/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_i_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_7/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="AstimDelay_load_op_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="AstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="VstimDelay_load_op_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="VstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="stg_69_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_69/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="stg_70_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="recentdatapoints_len_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_len_load/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="recentdatapoints_sum_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_sum_load/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="extLd_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_34_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_34_i/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="recentdatapoints_sum_loc_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="recentdatapoints_sum_loc_i/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_36_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="1"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36_i/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="recentdatapoints_len_load_op_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="recentdatapoints_len_load_op/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_37_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37_i/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="stg_84_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_38_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38_i/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_39_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="6" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39_i/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_tmp_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_i/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="stg_88_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_88/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="stg_89_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_89/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="i_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="i_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="6" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_40_i_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_i/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="recentVBools_head_i_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_head_i_load/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_i2_8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i2_8/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_i1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="datapointV_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="16" slack="0"/>
<pin id="666" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointV/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="datapointV_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointV_cast/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="vflip_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vflip_load/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_9_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="datapointV_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="datapointV_1/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_s_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="17" slack="0"/>
<pin id="693" dir="0" index="2" bw="16" slack="0"/>
<pin id="694" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="17" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="v_thresh_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_thresh_load/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="17" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="AbeatDelay_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AbeatDelay_load/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_3_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="VbeatDelay_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatDelay_load/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="VbeatFallDelay_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatFallDelay_load/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="val_assign_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="recentVBools_sum_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_sum_load/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="recentVBools_len_load_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_len_load/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_i2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="6" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="extLd1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_28_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="CircularBuffer_int_30_sum_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_int_30_sum_i/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="CircularBuffer_sum_read_assign_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_sum_read_assign/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="CircularBuffer_len_read_assign_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_read_assign/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="CircularBuffer_len_read_assign_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="6" slack="0"/>
<pin id="791" dir="0" index="2" bw="32" slack="0"/>
<pin id="792" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_len_read_assign_1/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_32_i_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="2"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32_i/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_33_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="6" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33_i/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="CircularBuffer_head_i_read_ass_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="0" index="2" bw="32" slack="0"/>
<pin id="811" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_head_i_read_ass/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="stg_133_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_133/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_8_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="3"/>
<pin id="824" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="CircularBuffer_len_write_assig_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="i_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="0" index="1" bw="32" slack="1"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_25_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="i_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="6" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="i_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="0" index="2" bw="32" slack="0"/>
<pin id="855" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_27_i_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i_i/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="i_5_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="0" index="1" bw="32" slack="1"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_26_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="6" slack="0"/>
<pin id="872" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="i_6_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="0" index="1" bw="6" slack="0"/>
<pin id="879" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="i_7_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="32" slack="0"/>
<pin id="886" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_27_i_i1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i_i1/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="not_tmp_i_i6_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i6/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="not_tmp_i_i_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="2"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="toReturn_4_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_4/7 "/>
</bind>
</comp>

<comp id="911" class="1004" name="toReturn_5_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="1"/>
<pin id="914" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_5/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="toReturn_i_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i_cast/8 "/>
</bind>
</comp>

<comp id="919" class="1004" name="CircularBuffer_sum_write_assig_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="3"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig/8 "/>
</bind>
</comp>

<comp id="924" class="1004" name="toReturn_i14_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i14_cast/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="CircularBuffer_sum_write_assig_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_1/8 "/>
</bind>
</comp>

<comp id="934" class="1004" name="CircularBuffer_len_write_assig_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="3"/>
<pin id="936" dir="0" index="1" bw="2" slack="0"/>
<pin id="937" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_1/8 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="6"/>
<pin id="943" dir="0" index="2" bw="1" slack="0"/>
<pin id="944" dir="0" index="3" bw="6" slack="0"/>
<pin id="945" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="31" slack="0"/>
<pin id="952" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_10_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="31" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="stg_168_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_168/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="stg_169_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_169/8 "/>
</bind>
</comp>

<comp id="972" class="1004" name="last_sample_is_V_V_load_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_V_V_load/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="stg_173_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_173/8 "/>
</bind>
</comp>

<comp id="982" class="1004" name="stg_176_store_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_176/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_i3_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="6"/>
<pin id="990" dir="0" index="1" bw="6" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_i3_9_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="6"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i3_9/8 "/>
</bind>
</comp>

<comp id="997" class="1004" name="recentABools_head_i_load_load_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_head_i_load/8 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_i4_10_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="0"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i4_10/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="datapointA_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="0" index="1" bw="16" slack="0"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointA/9 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="datapointA_cast_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointA_cast/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="aflip_load_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aflip_load/9 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_11_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="datapointA_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="16" slack="0"/>
<pin id="1030" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="datapointA_1/9 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="p_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="17" slack="0"/>
<pin id="1036" dir="0" index="2" bw="16" slack="0"/>
<pin id="1037" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/9 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_1_cast_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="17" slack="0"/>
<pin id="1043" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1_cast/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="a_thresh_load_load_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_thresh_load/9 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_12_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="17" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="val_assign_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_2/10 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="recentABools_sum_load_load_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_sum_load/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="recentABools_len_load_load_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_len_load/10 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_i4_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="0" index="1" bw="6" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4/10 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="extLd2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd2/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_28_i1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i1/10 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="CircularBuffer_int_30_sum_i1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="0"/>
<pin id="1084" dir="0" index="2" bw="32" slack="0"/>
<pin id="1085" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_int_30_sum_i1/10 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="CircularBuffer_sum_read_assign_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_sum_read_assign_1/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="CircularBuffer_len_read_assign_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_read_assign_2/10 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="CircularBuffer_len_read_assign_3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="6" slack="0"/>
<pin id="1104" dir="0" index="2" bw="32" slack="0"/>
<pin id="1105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_len_read_assign_3/10 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_32_i1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="2"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32_i1/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_33_i1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="6" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33_i1/10 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="CircularBuffer_head_i_read_ass_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="0" index="2" bw="32" slack="0"/>
<pin id="1124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_head_i_read_ass_1/10 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="stg_214_store_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_214/10 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_13_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="8"/>
<pin id="1137" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="stg_216_store_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_216/10 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="stg_217_store_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="0" index="1" bw="32" slack="0"/>
<pin id="1149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_217/10 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="CircularBuffer_len_write_assig_2_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_2/10 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="i_8_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="0" index="1" bw="32" slack="1"/>
<pin id="1161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_8/11 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_27_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="6" slack="0"/>
<pin id="1166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="i_9_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="6" slack="0"/>
<pin id="1173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/11 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="i_10_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="32" slack="0"/>
<pin id="1179" dir="0" index="2" bw="32" slack="0"/>
<pin id="1180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_10/11 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_27_i_i2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i_i2/11 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="i_11_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="0" index="1" bw="32" slack="1"/>
<pin id="1192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_11/11 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_28_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="6" slack="0"/>
<pin id="1197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="i_12_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="0" index="1" bw="6" slack="0"/>
<pin id="1204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/11 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="i_13_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="32" slack="0"/>
<pin id="1210" dir="0" index="2" bw="32" slack="0"/>
<pin id="1211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_13/11 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_27_i_i3_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_i_i3/11 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="not_tmp_i_i2_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i2/11 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="not_tmp_i_i1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="2"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i1/12 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="toReturn_6_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_6/12 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="toReturn_i27_cast_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i27_cast/12 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="CircularBuffer_sum_write_assig_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="2"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_2/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="toReturn_7_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="1"/>
<pin id="1248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_7/12 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="toReturn_i40_cast_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i40_cast/12 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="CircularBuffer_sum_write_assig_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="0"/>
<pin id="1256" dir="0" index="1" bw="1" slack="0"/>
<pin id="1257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_3/12 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="CircularBuffer_len_write_assig_3_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="3"/>
<pin id="1262" dir="0" index="1" bw="2" slack="0"/>
<pin id="1263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_3/13 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_14_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="31" slack="0"/>
<pin id="1268" dir="0" index="1" bw="32" slack="11"/>
<pin id="1269" dir="0" index="2" bw="1" slack="0"/>
<pin id="1270" dir="0" index="3" bw="6" slack="0"/>
<pin id="1271" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_15_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="31" slack="0"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_16_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="0" index="1" bw="31" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="stg_251_store_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="0"/>
<pin id="1288" dir="0" index="1" bw="32" slack="0"/>
<pin id="1289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_251/13 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="stg_252_store_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="0"/>
<pin id="1294" dir="0" index="1" bw="32" slack="0"/>
<pin id="1295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_252/13 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="last_sample_is_A_V_load_load_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="0"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_A_V_load/13 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_17_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="3"/>
<pin id="1304" dir="0" index="1" bw="32" slack="3"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="or_cond1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="1" slack="0"/>
<pin id="1311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/13 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="stg_258_store_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="1" slack="0"/>
<pin id="1317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_258/13 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="stg_261_store_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_261/13 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp_21_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="12"/>
<pin id="1328" dir="0" index="1" bw="32" slack="11"/>
<pin id="1329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_24_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="12"/>
<pin id="1333" dir="0" index="1" bw="32" slack="11"/>
<pin id="1334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="stg_267_store_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="0"/>
<pin id="1339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_267/14 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_20_not_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="4"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_not/14 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="last_sample_is_V_V_loc_2_not_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="4"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="last_sample_is_V_V_loc_2_not/14 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="brmerge_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/14 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="tmp_19_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="0"/>
<pin id="1362" dir="0" index="1" bw="1" slack="0"/>
<pin id="1363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="p_2_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="0"/>
<pin id="1368" dir="0" index="1" bw="13" slack="0"/>
<pin id="1369" dir="0" index="2" bw="1" slack="0"/>
<pin id="1370" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/14 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="sel_tmp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="0"/>
<pin id="1376" dir="0" index="1" bw="1" slack="0"/>
<pin id="1377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/14 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="sel_tmp1_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="13" slack="0"/>
<pin id="1383" dir="0" index="2" bw="1" slack="0"/>
<pin id="1384" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/14 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="tmp_20_not_not_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_20_not_not/14 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="sel_tmp2_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="4"/>
<pin id="1396" dir="0" index="1" bw="1" slack="0"/>
<pin id="1397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/14 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="toReturn_1_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="0"/>
<pin id="1402" dir="0" index="1" bw="9" slack="0"/>
<pin id="1403" dir="0" index="2" bw="13" slack="0"/>
<pin id="1404" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_1/14 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="tmp_20_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="0"/>
<pin id="1410" dir="0" index="1" bw="11" slack="0"/>
<pin id="1411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="toReturn_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="13" slack="0"/>
<pin id="1416" dir="0" index="1" bw="13" slack="0"/>
<pin id="1417" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="toReturn/14 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_toReturn_1_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="0" index="1" bw="13" slack="0"/>
<pin id="1423" dir="0" index="2" bw="13" slack="0"/>
<pin id="1424" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_toReturn_1/14 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="toReturn_2_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="0"/>
<pin id="1429" dir="0" index="1" bw="13" slack="0"/>
<pin id="1430" dir="0" index="2" bw="13" slack="0"/>
<pin id="1431" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_2/14 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="tmp_22_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="4"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="tmp_23_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="0" index="1" bw="11" slack="0"/>
<pin id="1444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="or_cond_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/14 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="toReturn_3_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="13" slack="0"/>
<pin id="1455" dir="0" index="1" bw="5" slack="0"/>
<pin id="1456" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="toReturn_3/14 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="p_toReturn_2_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="1"/>
<pin id="1461" dir="0" index="1" bw="13" slack="0"/>
<pin id="1462" dir="0" index="2" bw="13" slack="0"/>
<pin id="1463" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_toReturn_2/14 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="UnifiedRetVal_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="0"/>
<pin id="1468" dir="0" index="1" bw="13" slack="0"/>
<pin id="1469" dir="0" index="2" bw="13" slack="0"/>
<pin id="1470" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/14 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="UnifiedRetVal_cast_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="13" slack="0"/>
<pin id="1476" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="UnifiedRetVal_cast/14 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="data_read_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="16" slack="1"/>
<pin id="1480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="1483" class="1005" name="v_length_read_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_length_read "/>
</bind>
</comp>

<comp id="1488" class="1005" name="a_length_read_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="1"/>
<pin id="1490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_length_read "/>
</bind>
</comp>

<comp id="1496" class="1005" name="val_assign_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="1501" class="1005" name="ACaptureThresh_load_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ACaptureThresh_load "/>
</bind>
</comp>

<comp id="1506" class="1005" name="VCaptureThresh_load_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="VCaptureThresh_load "/>
</bind>
</comp>

<comp id="1511" class="1005" name="recentdatapoints_head_i_load_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_head_i_load "/>
</bind>
</comp>

<comp id="1516" class="1005" name="recentdatapoints_data_addr_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="5" slack="1"/>
<pin id="1518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_6_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="12"/>
<pin id="1523" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp_7_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="12"/>
<pin id="1528" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="tmp_37_i_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="2"/>
<pin id="1533" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_37_i "/>
</bind>
</comp>

<comp id="1537" class="1005" name="p_tmp_i_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_i "/>
</bind>
</comp>

<comp id="1544" class="1005" name="recentdatapoints_data_addr_1_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="5" slack="1"/>
<pin id="1546" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_1 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="recentVBools_head_i_load_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="2"/>
<pin id="1551" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="recentVBools_head_i_load "/>
</bind>
</comp>

<comp id="1554" class="1005" name="recentVBools_data_addr_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="5" slack="1"/>
<pin id="1556" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_s_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="1"/>
<pin id="1561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1565" class="1005" name="recentVBools_data_load_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="1"/>
<pin id="1567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_load "/>
</bind>
</comp>

<comp id="1570" class="1005" name="tmp_3_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="9"/>
<pin id="1572" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_4_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="5"/>
<pin id="1579" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="tmp_5_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="5"/>
<pin id="1586" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="CircularBuffer_sum_read_assign_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="3"/>
<pin id="1593" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_read_assign "/>
</bind>
</comp>

<comp id="1597" class="1005" name="CircularBuffer_len_read_assign_1_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_read_assign_1 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="CircularBuffer_head_i_read_ass_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="1"/>
<pin id="1607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_head_i_read_ass "/>
</bind>
</comp>

<comp id="1611" class="1005" name="tmp_8_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="3"/>
<pin id="1613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="CircularBuffer_len_write_assig_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="1"/>
<pin id="1617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_write_assig "/>
</bind>
</comp>

<comp id="1621" class="1005" name="recentVBools_data_addr_1_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="5" slack="1"/>
<pin id="1623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_1 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="recentVBools_data_addr_2_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="5" slack="1"/>
<pin id="1628" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_2 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="not_tmp_i_i6_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="1"/>
<pin id="1633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i_i6 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="toReturn_4_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="1"/>
<pin id="1638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_4 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="toReturn_5_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="1"/>
<pin id="1643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_5 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="last_sample_is_V_V_load_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="1" slack="2"/>
<pin id="1651" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_sample_is_V_V_load "/>
</bind>
</comp>

<comp id="1655" class="1005" name="tmp_i3_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="1"/>
<pin id="1657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="recentdatapoints_data_addr_2_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="5" slack="1"/>
<pin id="1662" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_2 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="recentABools_head_i_load_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="2"/>
<pin id="1667" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="recentABools_head_i_load "/>
</bind>
</comp>

<comp id="1670" class="1005" name="recentABools_data_addr_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="5" slack="1"/>
<pin id="1672" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr "/>
</bind>
</comp>

<comp id="1675" class="1005" name="tmp_12_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="1"/>
<pin id="1677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="recentABools_data_load_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="1"/>
<pin id="1683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_load "/>
</bind>
</comp>

<comp id="1686" class="1005" name="CircularBuffer_sum_read_assign_1_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="2"/>
<pin id="1688" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_read_assign_1 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="CircularBuffer_len_read_assign_3_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_read_assign_3 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="CircularBuffer_head_i_read_ass_1_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="1"/>
<pin id="1702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_head_i_read_ass_1 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_13_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="3"/>
<pin id="1708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="CircularBuffer_len_write_assig_2_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="1"/>
<pin id="1712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_write_assig_2 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="recentABools_data_addr_1_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="5" slack="1"/>
<pin id="1718" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_1 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="recentABools_data_addr_2_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="5" slack="1"/>
<pin id="1723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_2 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="not_tmp_i_i2_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="1"/>
<pin id="1728" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i_i2 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="CircularBuffer_sum_write_assig_3_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="1"/>
<pin id="1733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_write_assig_3 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="last_sample_is_A_V_load_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="1"/>
<pin id="1738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_sample_is_A_V_load "/>
</bind>
</comp>

<comp id="1745" class="1005" name="tmp_21_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="1" slack="1"/>
<pin id="1747" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="tmp_24_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="1"/>
<pin id="1752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="94" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="94" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="223" pin=3"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="94" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="94" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="94" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="262" pin=3"/></net>

<net id="295"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="305"><net_src comp="299" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="327"><net_src comp="90" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="8"/><net_sink comp="324" pin=0"/></net>

<net id="343"><net_src comp="90" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="354"><net_src comp="340" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="355"><net_src comp="344" pin="8"/><net_sink comp="340" pin=0"/></net>

<net id="359"><net_src comp="120" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="118" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="373"><net_src comp="361" pin="8"/><net_sink comp="356" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="406"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="410"><net_src comp="120" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="118" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="407" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="407" pin="1"/><net_sink comp="412" pin=4"/></net>

<net id="427"><net_src comp="136" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="166" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="172" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="160" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="154" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="148" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="24" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="142" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="26" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="493"><net_src comp="428" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="190" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="432" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="184" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="22" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="495" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="20" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="36" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="98" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="40" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="203" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="539" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="533" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="539" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="529" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="96" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="533" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="98" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="96" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="98" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="90" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="586" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="38" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="561" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="40" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="100" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="102" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="104" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="106" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="622" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="617" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="651"><net_src comp="52" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="661"><net_src comp="90" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="72" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="203" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="34" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="108" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="110" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="670" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="678" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="670" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="28" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="698" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="44" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="96" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="46" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="96" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="48" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="96" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="50" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="54" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="112" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="766"><net_src comp="745" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="753" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="745" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="742" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="749" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="96" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="753" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="112" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="782" pin="2"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="96" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="112" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="90" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="796" pin="2"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="52" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="788" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="296" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="788" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="100" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="842"><net_src comp="102" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="104" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="833" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="112" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="837" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="845" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="833" pin="2"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="851" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="873"><net_src comp="102" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="104" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="864" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="112" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="868" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="876" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="864" pin="2"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="899"><net_src comp="90" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="90" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="223" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="900" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="223" pin="5"/><net_sink comp="911" pin=0"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="919" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="933"><net_src comp="927" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="938"><net_src comp="114" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="939"><net_src comp="934" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="946"><net_src comp="116" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="296" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="96" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="949"><net_src comp="104" pin="0"/><net_sink comp="940" pin=3"/></net>

<net id="953"><net_src comp="940" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="309" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="318" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="54" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="309" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="50" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="58" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="118" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="58" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="120" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="58" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="98" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="996"><net_src comp="993" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1000"><net_src comp="62" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1011"><net_src comp="203" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1012"><net_src comp="72" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1016"><net_src comp="1006" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="32" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="108" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="110" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1013" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1038"><net_src comp="1021" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="1013" pin="1"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="1033" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="30" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="1041" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1061"><net_src comp="60" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="64" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="112" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1079"><net_src comp="1058" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1086"><net_src comp="1066" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1088"><net_src comp="1058" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="1093"><net_src comp="1081" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1055" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="1062" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="96" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1106"><net_src comp="1066" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="112" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="96" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="112" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1125"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="90" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="1109" pin="2"/><net_sink comp="1120" pin=2"/></net>

<net id="1132"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="62" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1101" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="286" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="344" pin="8"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="48" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="328" pin="8"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="46" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="1101" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="100" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1167"><net_src comp="102" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="1158" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="104" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1174"><net_src comp="1158" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="112" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1181"><net_src comp="1162" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1182"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1183"><net_src comp="1158" pin="2"/><net_sink comp="1176" pin=2"/></net>

<net id="1187"><net_src comp="1176" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1198"><net_src comp="102" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1189" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="104" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1205"><net_src comp="1189" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="112" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1212"><net_src comp="1193" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="1189" pin="2"/><net_sink comp="1207" pin=2"/></net>

<net id="1218"><net_src comp="1207" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1224"><net_src comp="90" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1229"><net_src comp="90" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1234"><net_src comp="262" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1225" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1249"><net_src comp="262" pin="5"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="1245" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1258"><net_src comp="1240" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1250" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1264"><net_src comp="114" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="1272"><net_src comp="116" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="286" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1274"><net_src comp="96" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1275"><net_src comp="104" pin="0"/><net_sink comp="1266" pin=3"/></net>

<net id="1279"><net_src comp="1266" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1284"><net_src comp="377" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1290"><net_src comp="386" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="64" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1296"><net_src comp="377" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="60" pin="0"/><net_sink comp="1292" pin=1"/></net>

<net id="1301"><net_src comp="68" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="324" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="340" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="1280" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="118" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="68" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="120" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="68" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="286" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="296" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1340"><net_src comp="396" pin="8"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="44" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="324" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="90" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="356" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="120" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1358"><net_src comp="1342" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=1"/></net>

<net id="1364"><net_src comp="396" pin="8"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="90" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1371"><net_src comp="412" pin="8"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="122" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="124" pin="0"/><net_sink comp="1366" pin=2"/></net>

<net id="1378"><net_src comp="1354" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="1360" pin="2"/><net_sink comp="1374" pin=1"/></net>

<net id="1385"><net_src comp="1374" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="1366" pin="3"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="124" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1392"><net_src comp="1342" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="120" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1398"><net_src comp="356" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="1388" pin="2"/><net_sink comp="1394" pin=1"/></net>

<net id="1405"><net_src comp="1394" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1406"><net_src comp="126" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1407"><net_src comp="1380" pin="3"/><net_sink comp="1400" pin=2"/></net>

<net id="1412"><net_src comp="396" pin="8"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="128" pin="0"/><net_sink comp="1408" pin=1"/></net>

<net id="1418"><net_src comp="1400" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="130" pin="0"/><net_sink comp="1414" pin=1"/></net>

<net id="1425"><net_src comp="1414" pin="2"/><net_sink comp="1420" pin=1"/></net>

<net id="1426"><net_src comp="1400" pin="3"/><net_sink comp="1420" pin=2"/></net>

<net id="1432"><net_src comp="1408" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="1420" pin="3"/><net_sink comp="1427" pin=1"/></net>

<net id="1434"><net_src comp="1400" pin="3"/><net_sink comp="1427" pin=2"/></net>

<net id="1439"><net_src comp="324" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="396" pin="8"/><net_sink comp="1435" pin=1"/></net>

<net id="1445"><net_src comp="396" pin="8"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="132" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1435" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="1441" pin="2"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="1427" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="134" pin="0"/><net_sink comp="1453" pin=1"/></net>

<net id="1464"><net_src comp="1453" pin="2"/><net_sink comp="1459" pin=1"/></net>

<net id="1465"><net_src comp="1427" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1471"><net_src comp="1447" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="1459" pin="3"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="1427" pin="3"/><net_sink comp="1466" pin=2"/></net>

<net id="1477"><net_src comp="1466" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="136" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1486"><net_src comp="142" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1491"><net_src comp="148" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1499"><net_src comp="424" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1504"><net_src comp="436" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1509"><net_src comp="440" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1514"><net_src comp="480" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1519"><net_src comp="196" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1524"><net_src comp="495" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1529"><net_src comp="509" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1534"><net_src comp="572" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1540"><net_src comp="597" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1543"><net_src comp="1537" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1547"><net_src comp="208" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1552"><net_src comp="648" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1557"><net_src comp="216" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1562"><net_src comp="706" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1568"><net_src comp="223" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1573"><net_src comp="716" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="1576"><net_src comp="1570" pin="1"/><net_sink comp="396" pin=6"/></net>

<net id="1580"><net_src comp="726" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="1583"><net_src comp="1577" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="1587"><net_src comp="736" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1590"><net_src comp="1584" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="1594"><net_src comp="776" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1600"><net_src comp="788" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1602"><net_src comp="1597" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1603"><net_src comp="1597" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1604"><net_src comp="1597" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1608"><net_src comp="807" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1614"><net_src comp="821" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1618"><net_src comp="827" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1624"><net_src comp="228" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1629"><net_src comp="236" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="223" pin=3"/></net>

<net id="1634"><net_src comp="895" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1639"><net_src comp="905" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1644"><net_src comp="911" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1652"><net_src comp="972" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="1658"><net_src comp="988" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1663"><net_src comp="247" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1668"><net_src comp="997" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1673"><net_src comp="255" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1678"><net_src comp="1049" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1680"><net_src comp="1675" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1684"><net_src comp="262" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1689"><net_src comp="1089" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1695"><net_src comp="1101" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1698"><net_src comp="1692" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1699"><net_src comp="1692" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1703"><net_src comp="1120" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1705"><net_src comp="1700" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1709"><net_src comp="1134" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1713"><net_src comp="1152" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1715"><net_src comp="1710" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1719"><net_src comp="267" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1724"><net_src comp="275" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="1729"><net_src comp="1220" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1734"><net_src comp="1254" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1739"><net_src comp="1298" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="412" pin=6"/></net>

<net id="1748"><net_src comp="1326" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1753"><net_src comp="1331" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1459" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AstimDelay | {1 }
	Port: VstimDelay | {1 }
	Port: ACaptureThresh | {1 }
	Port: VCaptureThresh | {1 }
	Port: v_thresh | {1 }
	Port: a_thresh | {1 }
	Port: aflip | {1 }
	Port: vflip | {1 }
	Port: recentdatapoints_len | {2 }
	Port: recentdatapoints_head_i | {2 }
	Port: recentdatapoints_sum | {2 }
	Port: recentdatapoints_data | {2 }
	Port: AbeatDelay | {14 }
	Port: VbeatDelay | {10 }
	Port: VbeatFallDelay | {10 }
	Port: recentVBools_sum | {8 }
	Port: recentVBools_head_i | {5 }
	Port: recentVBools_len | {8 }
	Port: recentVBools_data | {5 }
	Port: last_sample_is_V_V | {8 }
	Port: recentABools_sum | {13 }
	Port: recentABools_head_i | {10 }
	Port: recentABools_len | {13 }
	Port: recentABools_data | {10 }
	Port: last_sample_is_A_V | {13 }
 - Input state : 
	Port: Decision : reset_A_V | {1 }
	Port: Decision : reset_V_V | {1 }
	Port: Decision : reset_params_V | {1 }
	Port: Decision : athresh | {1 }
	Port: Decision : vthresh | {1 }
	Port: Decision : a_flip | {1 }
	Port: Decision : v_flip | {1 }
	Port: Decision : a_length | {1 }
	Port: Decision : v_length | {1 }
	Port: Decision : data | {1 }
	Port: Decision : AstimDelay | {1 }
	Port: Decision : VstimDelay | {1 }
	Port: Decision : ACaptureThresh | {1 }
	Port: Decision : VCaptureThresh | {1 }
	Port: Decision : v_thresh | {4 }
	Port: Decision : a_thresh | {9 }
	Port: Decision : aflip | {9 }
	Port: Decision : vflip | {4 }
	Port: Decision : recentdatapoints_len | {2 }
	Port: Decision : recentdatapoints_head_i | {1 }
	Port: Decision : recentdatapoints_sum | {2 }
	Port: Decision : recentdatapoints_data | {1 2 3 4 8 9 }
	Port: Decision : AbeatDelay | {5 }
	Port: Decision : VbeatDelay | {5 }
	Port: Decision : VbeatFallDelay | {5 }
	Port: Decision : recentVBools_sum | {5 }
	Port: Decision : recentVBools_head_i | {3 }
	Port: Decision : recentVBools_len | {5 }
	Port: Decision : recentVBools_data | {3 4 6 7 }
	Port: Decision : last_sample_is_V_V | {8 }
	Port: Decision : recentABools_sum | {10 }
	Port: Decision : recentABools_head_i | {8 }
	Port: Decision : recentABools_len | {10 }
	Port: Decision : recentABools_data | {8 9 11 12 }
	Port: Decision : last_sample_is_A_V | {13 }
  - Chain level:
	State 1
		tmp_i_7 : 1
		recentdatapoints_data_addr : 2
		recentdatapoints_data_load : 3
		AstimDelay_load_op : 1
		tmp_6 : 2
		VstimDelay_load_op : 1
		tmp_7 : 2
		stg_69 : 3
		stg_70 : 3
	State 2
		tmp_i : 1
		extLd : 1
		tmp_34_i : 2
		recentdatapoints_sum_loc_i : 3
		tmp_36_i : 4
		recentdatapoints_len_load_op : 1
		tmp_37_i : 2
		stg_84 : 3
		tmp_39_i : 1
		p_tmp_i : 2
		stg_88 : 3
		stg_89 : 5
	State 3
		tmp : 1
		p_i : 2
		tmp_40_i : 3
		recentdatapoints_data_addr_1 : 4
		recentdatapoints_data_load_1 : 5
		tmp_i2_8 : 1
		recentVBools_data_addr : 2
		recentVBools_data_load : 3
	State 4
		datapointV : 1
		datapointV_cast : 2
		tmp_9 : 1
		datapointV_1 : 3
		p_s : 4
		p_cast : 5
		tmp_s : 6
	State 5
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_i2 : 1
		tmp_28_i : 1
		CircularBuffer_int_30_sum_i : 2
		CircularBuffer_sum_read_assign : 3
		CircularBuffer_len_read_assign : 1
		CircularBuffer_len_read_assign_1 : 2
		tmp_33_i : 1
		CircularBuffer_head_i_read_ass : 2
		stg_133 : 3
		tmp_8 : 3
		stg_135 : 4
		CircularBuffer_len_write_assig : 3
	State 6
		tmp_25 : 1
		i_3 : 1
		i_4 : 2
		tmp_27_i_i : 3
		recentVBools_data_addr_1 : 4
		recentVBools_data_load_1 : 5
		tmp_26 : 1
		i_6 : 1
		i_7 : 2
		tmp_27_i_i1 : 3
		recentVBools_data_addr_2 : 4
		recentVBools_data_load_2 : 5
	State 7
		toReturn_4 : 1
		toReturn_5 : 1
	State 8
		CircularBuffer_sum_write_assig : 1
		CircularBuffer_sum_write_assig_1 : 2
		sum : 3
		recentVBools_len_new : 1
		tmp_2 : 1
		tmp_10 : 4
		stg_168 : 2
		stg_169 : 4
		stg_171 : 5
		stg_172 : 1
		stg_175 : 1
		recentdatapoints_data_addr_2 : 1
		recentdatapoints_data_load_2 : 2
		tmp_i4_10 : 1
		recentABools_data_addr : 2
		recentABools_data_load : 3
	State 9
		datapointA : 1
		datapointA_cast : 2
		tmp_11 : 1
		datapointA_1 : 3
		p_1 : 4
		p_1_cast : 5
		tmp_12 : 6
	State 10
		tmp_i4 : 1
		tmp_28_i1 : 1
		CircularBuffer_int_30_sum_i1 : 2
		CircularBuffer_sum_read_assign_1 : 3
		CircularBuffer_len_read_assign_2 : 1
		CircularBuffer_len_read_assign_3 : 2
		tmp_33_i1 : 1
		CircularBuffer_head_i_read_ass_1 : 2
		stg_214 : 3
		tmp_13 : 3
		stg_216 : 1
		stg_217 : 1
		stg_218 : 4
		CircularBuffer_len_write_assig_2 : 3
	State 11
		tmp_27 : 1
		i_9 : 1
		i_10 : 2
		tmp_27_i_i2 : 3
		recentABools_data_addr_1 : 4
		recentABools_data_load_1 : 5
		tmp_28 : 1
		i_12 : 1
		i_13 : 2
		tmp_27_i_i3 : 3
		recentABools_data_addr_2 : 4
		recentABools_data_load_2 : 5
	State 12
		toReturn_6 : 1
		toReturn_i27_cast : 1
		CircularBuffer_sum_write_assig_2 : 2
		toReturn_7 : 1
		toReturn_i40_cast : 1
		CircularBuffer_sum_write_assig_3 : 3
	State 13
		sum_1 : 1
		recentABools_len_new : 1
		tmp_15 : 1
		tmp_16 : 2
		stg_251 : 2
		stg_252 : 2
		or_cond1 : 3
		stg_256 : 3
		stg_257 : 1
		stg_260 : 1
	State 14
		stg_267 : 1
		tmp_19 : 1
		p_2 : 1
		tmp_20_not_not : 1
		sel_tmp2 : 1
		toReturn_1 : 1
		tmp_20 : 1
		toReturn : 2
		p_toReturn_1 : 2
		toReturn_2 : 3
		tmp_22 : 1
		tmp_23 : 1
		or_cond : 2
		toReturn_3 : 4
		p_toReturn_2 : 4
		UnifiedRetVal : 5
		UnifiedRetVal_cast : 6
		stg_289 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |         AstimDelay_load_op_fu_489        |    0    |    32   |
|          |         VstimDelay_load_op_fu_503        |    0    |    32   |
|          |              tmp_36_i_fu_561             |    0    |    32   |
|          |    recentdatapoints_len_load_op_fu_566   |    0    |    32   |
|          |              tmp_38_i_fu_586             |    0    |    32   |
|          |                 i_fu_617                 |    0    |    32   |
|          |                i_1_fu_630                |    0    |    32   |
|          |               tmp_3_fu_716               |    0    |    32   |
|          |               tmp_4_fu_726               |    0    |    32   |
|          |               tmp_5_fu_736               |    0    |    32   |
|          |   CircularBuffer_sum_read_assign_fu_776  |    0    |    32   |
|    add   |   CircularBuffer_len_read_assign_fu_782  |    0    |    32   |
|          |              tmp_32_i_fu_796             |    0    |    32   |
|          |   CircularBuffer_len_write_assig_fu_827  |    0    |    32   |
|          |                i_3_fu_845                |    0    |    32   |
|          |                i_6_fu_876                |    0    |    32   |
|          |  CircularBuffer_len_write_assig_1_fu_934 |    0    |    32   |
|          | CircularBuffer_sum_read_assign_1_fu_1089 |    0    |    32   |
|          | CircularBuffer_len_read_assign_2_fu_1095 |    0    |    32   |
|          |             tmp_32_i1_fu_1109            |    0    |    32   |
|          | CircularBuffer_len_write_assig_2_fu_1152 |    0    |    32   |
|          |                i_9_fu_1170               |    0    |    32   |
|          |               i_12_fu_1201               |    0    |    32   |
|          | CircularBuffer_len_write_assig_3_fu_1260 |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_6_fu_495               |    0    |    32   |
|          |               tmp_7_fu_509               |    0    |    32   |
|          |     recentdatapoints_sum_loc_i_fu_553    |    0    |    32   |
|          |              tmp_37_i_fu_572             |    0    |    32   |
|          |              p_tmp_i_fu_597              |    0    |    32   |
|          |                p_i_fu_635                |    0    |    32   |
|          |             datapointV_fu_662            |    0    |    16   |
|          |                p_s_fu_690                |    0    |    17   |
|          |    CircularBuffer_int_30_sum_i_fu_768    |    0    |    32   |
|          |  CircularBuffer_len_read_assign_1_fu_788 |    0    |    32   |
|          |   CircularBuffer_head_i_read_ass_fu_807  |    0    |    32   |
|          |                i_4_fu_851                |    0    |    32   |
|          |                i_7_fu_882                |    0    |    32   |
|  select  |            datapointA_fu_1006            |    0    |    16   |
|          |                p_1_fu_1033               |    0    |    17   |
|          |   CircularBuffer_int_30_sum_i1_fu_1081   |    0    |    32   |
|          | CircularBuffer_len_read_assign_3_fu_1101 |    0    |    32   |
|          | CircularBuffer_head_i_read_ass_1_fu_1120 |    0    |    32   |
|          |               i_10_fu_1176               |    0    |    32   |
|          |               i_13_fu_1207               |    0    |    32   |
|          |                p_2_fu_1366               |    0    |    13   |
|          |             sel_tmp1_fu_1380             |    0    |    13   |
|          |            toReturn_1_fu_1400            |    0    |    13   |
|          |           p_toReturn_1_fu_1420           |    0    |    13   |
|          |            toReturn_2_fu_1427            |    0    |    13   |
|          |           p_toReturn_2_fu_1459           |    0    |    13   |
|          |           UnifiedRetVal_fu_1466          |    0    |    13   |
|----------|------------------------------------------|---------|---------|
|          |              tmp_34_i_fu_547             |    0    |    32   |
|          |            datapointV_1_fu_684           |    0    |    16   |
|          |              tmp_28_i_fu_762             |    0    |    32   |
|          |                i_2_fu_833                |    0    |    32   |
|          |                i_5_fu_864                |    0    |    32   |
|          |   CircularBuffer_sum_write_assig_fu_919  |    0    |    16   |
|    sub   |  CircularBuffer_sum_write_assig_1_fu_927 |    0    |    16   |
|          |           datapointA_1_fu_1027           |    0    |    16   |
|          |             tmp_28_i1_fu_1075            |    0    |    32   |
|          |                i_8_fu_1158               |    0    |    32   |
|          |               i_11_fu_1189               |    0    |    32   |
|          | CircularBuffer_sum_write_assig_2_fu_1240 |    0    |    16   |
|          | CircularBuffer_sum_write_assig_3_fu_1254 |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_i_fu_533               |    0    |    11   |
|          |              tmp_39_i_fu_591             |    0    |    11   |
|          |               tmp_i1_fu_657              |    0    |    11   |
|          |               tmp_9_fu_678               |    0    |    3    |
|          |               tmp_s_fu_706               |    0    |    11   |
|          |               tmp_i2_fu_753              |    0    |    11   |
|          |              tmp_33_i_fu_801             |    0    |    11   |
|          |               tmp_8_fu_821               |    0    |    11   |
|          |            not_tmp_i_i6_fu_895           |    0    |    11   |
|          |            not_tmp_i_i_fu_900            |    0    |    11   |
|          |               tmp_10_fu_954              |    0    |    11   |
|          |               tmp_i3_fu_988              |    0    |    11   |
|          |              tmp_11_fu_1021              |    0    |    3    |
|   icmp   |              tmp_12_fu_1049              |    0    |    11   |
|          |              tmp_i4_fu_1066              |    0    |    11   |
|          |             tmp_33_i1_fu_1114            |    0    |    11   |
|          |              tmp_13_fu_1134              |    0    |    11   |
|          |           not_tmp_i_i2_fu_1220           |    0    |    11   |
|          |           not_tmp_i_i1_fu_1225           |    0    |    11   |
|          |              tmp_16_fu_1280              |    0    |    11   |
|          |              tmp_17_fu_1302              |    0    |    11   |
|          |              tmp_21_fu_1326              |    0    |    11   |
|          |              tmp_24_fu_1331              |    0    |    11   |
|          |            tmp_20_not_fu_1342            |    0    |    11   |
|          |              tmp_19_fu_1360              |    0    |    11   |
|          |              tmp_20_fu_1408              |    0    |    11   |
|          |              tmp_22_fu_1435              |    0    |    11   |
|          |              tmp_23_fu_1441              |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|          |             toReturn_4_fu_905            |    0    |    1    |
|          |             toReturn_5_fu_911            |    0    |    1    |
|          |            toReturn_6_fu_1230            |    0    |    1    |
|    and   |            toReturn_7_fu_1245            |    0    |    1    |
|          |             or_cond1_fu_1308             |    0    |    1    |
|          |              sel_tmp_fu_1374             |    0    |    1    |
|          |             sel_tmp2_fu_1394             |    0    |    1    |
|          |              or_cond_fu_1447             |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|    xor   |   last_sample_is_V_V_loc_2_not_fu_1348   |    0    |    1    |
|          |          tmp_20_not_not_fu_1388          |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|          |              brmerge_fu_1354             |    0    |    1    |
|    or    |             toReturn_fu_1414             |    0    |    0    |
|          |            toReturn_3_fu_1453            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |           data_read_read_fu_136          |    0    |    0    |
|          |         v_length_read_read_fu_142        |    0    |    0    |
|          |         a_length_read_read_fu_148        |    0    |    0    |
|          |          v_flip_read_read_fu_154         |    0    |    0    |
|   read   |          a_flip_read_read_fu_160         |    0    |    0    |
|          |         vthresh_read_read_fu_166         |    0    |    0    |
|          |         athresh_read_read_fu_172         |    0    |    0    |
|          |      reset_params_V_read_read_fu_178     |    0    |    0    |
|          |        reset_V_V_read_read_fu_184        |    0    |    0    |
|          |        reset_A_V_read_read_fu_190        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |             val_assign_fu_424            |    0    |    0    |
|          |              tmp_i_7_fu_484              |    0    |    0    |
|          |               extLd_fu_543               |    0    |    0    |
|          |              tmp_40_i_fu_643             |    0    |    0    |
|          |              tmp_i2_8_fu_652             |    0    |    0    |
|          |          datapointV_cast_fu_670          |    0    |    0    |
|          |               p_cast_fu_698              |    0    |    0    |
|          |             tmp_27_i_i_fu_859            |    0    |    0    |
|   sext   |            tmp_27_i_i1_fu_890            |    0    |    0    |
|          |               tmp_2_fu_950               |    0    |    0    |
|          |              tmp_i3_9_fu_993             |    0    |    0    |
|          |             tmp_i4_10_fu_1001            |    0    |    0    |
|          |          datapointA_cast_fu_1013         |    0    |    0    |
|          |             p_1_cast_fu_1041             |    0    |    0    |
|          |            tmp_27_i_i2_fu_1184           |    0    |    0    |
|          |            tmp_27_i_i3_fu_1215           |    0    |    0    |
|          |              tmp_15_fu_1276              |    0    |    0    |
|          |        UnifiedRetVal_cast_fu_1474        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_622                |    0    |    0    |
|          |               tmp_25_fu_837              |    0    |    0    |
| bitselect|               tmp_26_fu_868              |    0    |    0    |
|          |              tmp_27_fu_1162              |    0    |    0    |
|          |              tmp_28_fu_1193              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            val_assign_1_fu_742           |    0    |    0    |
|          |               extLd1_fu_759              |    0    |    0    |
|          |          toReturn_i_cast_fu_916          |    0    |    0    |
|   zext   |         toReturn_i14_cast_fu_924         |    0    |    0    |
|          |           val_assign_2_fu_1055           |    0    |    0    |
|          |              extLd2_fu_1072              |    0    |    0    |
|          |         toReturn_i27_cast_fu_1236        |    0    |    0    |
|          |         toReturn_i40_cast_fu_1250        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_1_fu_940               |    0    |    0    |
|          |              tmp_14_fu_1266              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   2060  |
|----------|------------------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  recentABools_data  |    0   |    2   |    1   |
|  recentVBools_data  |    0   |    2   |    1   |
|recentdatapoints_data|    0   |   32   |    5   |
+---------------------+--------+--------+--------+
|        Total        |    0   |   36   |    7   |
+---------------------+--------+--------+--------+

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|       ACaptureThresh_load_reg_1501      |   32   |
|        ACaptureThresh_loc_reg_286       |   32   |
|          AbeatDelay_new_reg_392         |   32   |
|CircularBuffer_head_i_read_ass_1_reg_1700|   32   |
| CircularBuffer_head_i_read_ass_reg_1605 |   32   |
|CircularBuffer_len_read_assign_1_reg_1597|   32   |
|CircularBuffer_len_read_assign_3_reg_1692|   32   |
|CircularBuffer_len_write_assig_2_reg_1710|   32   |
| CircularBuffer_len_write_assig_reg_1615 |   32   |
|CircularBuffer_sum_read_assign_1_reg_1686|   32   |
| CircularBuffer_sum_read_assign_reg_1591 |   32   |
|CircularBuffer_sum_write_assig_3_reg_1731|   32   |
|       VCaptureThresh_load_reg_1506      |   32   |
|        VCaptureThresh_loc_reg_296       |   32   |
|         VbeatDelay_new_1_reg_324        |   32   |
|       VbeatFallDelay_new_1_reg_340      |   32   |
|          a_length_read_reg_1488         |   32   |
|            data_read_reg_1478           |   16   |
|     last_sample_is_A_V_load_reg_1736    |    1   |
|     last_sample_is_V_V_load_reg_1649    |    1   |
|     last_sample_is_V_V_loc_2_reg_356    |    1   |
|          not_tmp_i_i2_reg_1726          |    1   |
|          not_tmp_i_i6_reg_1631          |    1   |
|             p_tmp_i_reg_1537            |   32   |
|    recentABools_data_addr_1_reg_1716    |    5   |
|    recentABools_data_addr_2_reg_1721    |    5   |
|     recentABools_data_addr_reg_1670     |    5   |
|     recentABools_data_load_reg_1681     |    1   |
|    recentABools_head_i_load_reg_1665    |   32   |
|       recentABools_len_new_reg_383      |   32   |
|    recentVBools_data_addr_1_reg_1621    |    5   |
|    recentVBools_data_addr_2_reg_1626    |    5   |
|     recentVBools_data_addr_reg_1554     |    5   |
|     recentVBools_data_load_reg_1565     |    1   |
|    recentVBools_head_i_load_reg_1549    |   32   |
|       recentVBools_len_new_reg_315      |   32   |
|  recentdatapoints_data_addr_1_reg_1544  |    5   |
|  recentdatapoints_data_addr_2_reg_1660  |    5   |
|   recentdatapoints_data_addr_reg_1516   |    5   |
|  recentdatapoints_head_i_load_reg_1511  |   32   |
|              sum_1_reg_374              |   32   |
|               sum_reg_306               |   32   |
|             tmp_12_reg_1675             |    1   |
|             tmp_13_reg_1706             |    1   |
|              tmp_18_reg_407             |    1   |
|             tmp_21_reg_1745             |    1   |
|             tmp_24_reg_1750             |    1   |
|            tmp_37_i_reg_1531            |   32   |
|              tmp_3_reg_1570             |   32   |
|              tmp_4_reg_1577             |   32   |
|              tmp_5_reg_1584             |   32   |
|              tmp_6_reg_1521             |   32   |
|              tmp_7_reg_1526             |   32   |
|              tmp_8_reg_1611             |    1   |
|             tmp_i3_reg_1655             |    1   |
|              tmp_s_reg_1559             |    1   |
|           toReturn_4_reg_1636           |    1   |
|           toReturn_5_reg_1641           |    1   |
|          v_length_read_reg_1483         |   32   |
|           val_assign_reg_1496           |   32   |
+-----------------------------------------+--------+
|                  Total                  |  1134  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_203        |  p0  |   6  |   5  |   30   ||    5    |
|         grp_access_fu_223        |  p0  |   4  |   5  |   20   ||    5    |
|         grp_access_fu_223        |  p3  |   2  |   5  |   10   ||    5    |
|         grp_access_fu_262        |  p0  |   4  |   5  |   20   ||    5    |
|         grp_access_fu_262        |  p3  |   2  |   5  |   10   ||    5    |
|     VbeatDelay_new_1_reg_324     |  p0  |   2  |  32  |   64   ||    32   |
|   VbeatFallDelay_new_1_reg_340   |  p0  |   2  |  32  |   64   ||    32   |
| last_sample_is_V_V_loc_2_reg_356 |  p0  |   3  |   1  |    3   ||    1    |
|          tmp_18_reg_407          |  p0  |   2  |   1  |    2   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   223  ||  14.507 ||    90   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  2060  |
|   Memory  |    0   |    -   |   36   |    7   |
|Multiplexer|    -   |   14   |    -   |   90   |
|  Register |    -   |    -   |  1134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  1170  |  2157  |
+-----------+--------+--------+--------+--------+
