INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv3/adder_demo/adder_demo.srcs/sources_1/imports/Templates/RP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RP_top'
