#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 10 10:38:03 2025
# Process ID: 28436
# Current directory: D:/RISCV_Project/fpga/project/Tiny_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42848 D:\RISCV_Project\fpga\project\Tiny_FPGA\Tiny_FPGA.xpr
# Log file: D:/RISCV_Project/fpga/project/Tiny_FPGA/vivado.log
# Journal file: D:/RISCV_Project/fpga/project/Tiny_FPGA\vivado.jou
# Running On: DESKTOP-98PI6EB, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34013 MB
#-----------------------------------------------------------
start_gui
open_project D:/RISCV_Project/fpga/project/Tiny_FPGA/Tiny_FPGA.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
add_files -norecurse -scan_for_includes D:/RISCV_Project/fpga/project/module_test/async_fifo/async_fifo.srcs/sources_1/imports/Opentitan/prim_cdc_rand_delay.sv
import_files -norecurse D:/RISCV_Project/fpga/project/module_test/async_fifo/async_fifo.srcs/sources_1/imports/Opentitan/prim_cdc_rand_delay.sv
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source tinyriscv_soc_tb.tcl
run all
run all
relaunch_sim
relaunch_sim
relaunch_sim
set_property -name {xsim.compile.xvlog.more_options} -value {} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tinyriscv_soc_tb.tcl
run all
run all
close_sim
launch_simulation
source tinyriscv_soc_tb.tcl
run all
run all
relaunch_sim
run all
relaunch_sim
run all
