
---------- Begin Simulation Statistics ----------
final_tick                                 8679801500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867344                       # Number of bytes of host memory used
host_op_rate                                   184405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.38                       # Real time elapsed on the host
host_tick_rate                              159626219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008680                       # Number of seconds simulated
sim_ticks                                  8679801500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.926948                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3007994                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3010193                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22768                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3040743                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1716                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2668                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              952                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3055775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5910                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          236                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7998084                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8032512                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22189                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8833                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          794981                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     17176758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.584907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.331744                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13891915     80.88%     80.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       785078      4.57%     85.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       206977      1.20%     86.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       400656      2.33%     88.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1857179     10.81%     99.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17331      0.10%     99.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1758      0.01%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7031      0.04%     99.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8833      0.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17176758                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.735960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.735960                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              15241762                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   611                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2786786                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11376739                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   409246                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1038896                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27011                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2091                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                570324                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3055775                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     33255                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17162596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1513                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12239428                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176028                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              96815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3015620                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.705052                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17287239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.709982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.551105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14251995     82.44%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4678      0.03%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4882      0.03%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6190      0.04%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2972788     17.20%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5044      0.03%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2321      0.01%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4406      0.03%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34935      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17287239                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           72365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22894                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2685614                       # Number of branches executed
system.cpu.iew.exec_nop                         20728                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.623858                       # Inst execution rate
system.cpu.iew.exec_refs                      2700200                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2659586                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   84029                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41137                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20550                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2683855                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10983742                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40614                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41521                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10829936                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   934                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27011                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   943                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        177855                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2758                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1040                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5752                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       228373                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1838                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21056                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14882857                       # num instructions consuming a value
system.cpu.iew.wb_count                      10708854                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.364872                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5430338                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.616884                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10827669                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13518189                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5492979                       # number of integer regfile writes
system.cpu.ipc                               0.576050                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.576050                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8158473     75.04%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 53      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41346      0.38%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2670939     24.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10871461                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3425                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000315                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     968     28.26%     28.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.06%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     28.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.06%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1484     43.33%     71.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   968     28.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10872190                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39028677                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10706569                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11895551                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10962809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10871461                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 205                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          935827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               369                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       473936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17287239                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.628872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.333693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13726818     79.40%     79.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              504774      2.92%     82.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              544450      3.15%     85.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              795481      4.60%     90.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1699873      9.83%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7675      0.04%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4849      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2169      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1150      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17287239                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.626251                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2670                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5274                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2285                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3327                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1986                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              808                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41137                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2683855                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8006176                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         17359604                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   85247                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     54                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   710402                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    993                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22079997                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11118285                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13862686                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1298634                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               15151598                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27011                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15146796                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1332020                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13830801                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19149                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                838                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4495820                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            203                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2699                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27947319                       # The number of ROB reads
system.cpu.rob.rob_writes                    21794118                       # The number of ROB writes
system.cpu.timesIdled                            2088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2234                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     182                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        576525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       306068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       613418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            256                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                986                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271049                       # Transaction distribution
system.membus.trans_dist::CleanEvict              701                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303708                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           986                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       881218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 881218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36847488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36847488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304775                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304775                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1738016500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1590565250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       573883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3053                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3308                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          251                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       911097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                920766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       407104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38834688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39241792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          272007                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17347200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           579357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000463                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 579089     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    268      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             579357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          612595000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         455979499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4962000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   97                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2574                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2477                       # number of overall hits
system.l2.overall_hits::.cpu.data                  97                       # number of overall hits
system.l2.overall_hits::total                    2574                       # number of overall hits
system.l2.demand_misses::.cpu.inst                831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303864                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304695                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               831                       # number of overall misses
system.l2.overall_misses::.cpu.data            303864                       # number of overall misses
system.l2.overall_misses::total                304695                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31915436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31981923500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66487500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31915436000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31981923500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.251209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991623                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.251209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991623                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80009.025271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105031.974831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104963.729303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80009.025271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105031.974831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104963.729303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              271050                       # number of writebacks
system.l2.writebacks::total                    271050                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304695                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304695                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28876815501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28934993001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28876815501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28934993001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.251209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991623                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.251209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991623                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70009.025271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95032.039008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94963.793305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70009.025271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95032.039008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94963.793305                       # average overall mshr miss latency
system.l2.replacements                         272007                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3042                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3042                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3042                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3042                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          303709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  31902556000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31902556000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105043.169613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105043.169613                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28865485501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28865485501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95043.233823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95043.233823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.251209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.251209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80009.025271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80009.025271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58177500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58177500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.251209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.251209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70009.025271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70009.025271                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12880000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12880000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83096.774194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83096.774194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11330000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11330000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73096.774194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73096.774194                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18808.641975                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18808.641975                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31168.235177                       # Cycle average of tags in use
system.l2.tags.total_refs                      613323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.012380                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.030237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        67.463825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31094.741114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951179                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5212023                       # Number of tag accesses
system.l2.tags.data_accesses                  5212023                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19447168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19500352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17347136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17347136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       271049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6127329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2240508380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2246635709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6127329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6127329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1998563677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1998563677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1998563677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6127329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2240508380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245199386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    271049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000316338500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16936                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              781338                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             254546                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271049                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271049                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10462707000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16175719500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34338.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53088.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   281937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    878.704889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   779.327079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.754971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1377      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          962      2.29%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2012      4.80%     10.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          838      2.00%     12.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2170      5.18%     17.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          982      2.34%     19.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1646      3.93%     23.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1299      3.10%     26.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30644     73.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41930                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.990139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.019227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.557386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16935     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16936                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.057960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16900     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16936                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19500416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17345216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19500416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17347136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2246.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1998.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2246.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1998.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8679789500                       # Total gap between requests
system.mem_ctrls.avgGap                      15075.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19447232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17345216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6127329.063919261098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2240515753.730082035065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1998342473.615323781967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       271049                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23971500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16151748000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 204288428000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28846.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53154.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    753695.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150525480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79994805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088728620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          708400980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     684708960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2255824590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1433402400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6401585835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        737.526755                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3624290750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    289640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4765870750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            148876140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79129545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086786540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          706318200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     684708960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2226909630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1457751840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6390480855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.247350                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3687453250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    289640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4702708250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        29611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            29611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        29611                       # number of overall hits
system.cpu.icache.overall_hits::total           29611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3644                       # number of overall misses
system.cpu.icache.overall_misses::total          3644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116203000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116203000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116203000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116203000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.109578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.109578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.109578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.109578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31888.858397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31888.858397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31888.858397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31888.858397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          735                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3053                       # number of writebacks
system.cpu.icache.writebacks::total              3053                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          336                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          336                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3308                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3308                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97848000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97848000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.099474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.099474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.099474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.099474                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29579.201935                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29579.201935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29579.201935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29579.201935                       # average overall mshr miss latency
system.cpu.icache.replacements                   3053                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        29611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           29611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116203000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116203000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.109578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.109578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31888.858397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31888.858397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          336                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.099474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.099474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29579.201935                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29579.201935                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.694463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               32919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3308                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.951330                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.694463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             69818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            69818                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62227                       # number of overall hits
system.cpu.dcache.overall_hits::total           62227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429599                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429606                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 209656308656                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209656308656                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 209656308656                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209656308656                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491695                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.975079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.975079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.975028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.975028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86292.556367                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86292.556367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86292.307747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86292.307747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14595714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            265791                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.914252                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302834                       # number of writebacks
system.cpu.dcache.writebacks::total            302834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125564                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304042                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304042                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32463885967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32463885967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32464412967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32464412967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122015                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106776.805193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106776.805193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106776.080170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106776.080170                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30328500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30328500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55042.649728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55042.649728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13659500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13659500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56211.934156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56211.934156                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 209624143684                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 209624143684                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86300.949647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86300.949647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32448447995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32448447995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106831.793592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106831.793592                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       527000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       527000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1836472                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1836472                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31663.310345                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31663.310345                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1778472                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1778472                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30663.310345                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30663.310345                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.816828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.205637                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.816828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5288300                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5288300                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8679801500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8679801500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
