# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab2/task2 {D:/UW/ee371labs/lab2/task2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:51 on Apr 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab2/task2" D:/UW/ee371labs/lab2/task2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 16:32:51 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task2 {D:/UW/ee371labs/lab2/task2/hex_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:51 on Apr 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task2" D:/UW/ee371labs/lab2/task2/hex_driver.sv 
# -- Compiling module hex_driver
# -- Compiling module hex_driver_testbench
# 
# Top level modules:
# 	hex_driver_testbench
# End time: 16:32:51 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task2 {D:/UW/ee371labs/lab2/task2/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:51 on Apr 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task2" D:/UW/ee371labs/lab2/task2/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:32:52 on Apr 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task2 {D:/UW/ee371labs/lab2/task2/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:52 on Apr 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task2" D:/UW/ee371labs/lab2/task2/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:32:52 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver 
# Start time: 16:33:43 on Apr 14,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.counter
# Loading work.hex_driver
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/reset
add wave -position end  sim:/DE1_SoC_testbench/addr_w
add wave -position end  sim:/DE1_SoC_testbench/data_in
add wave -position 3  sim:/DE1_SoC_testbench/HEX5
add wave -position 4  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/write
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX0
run -all
# ** Note: $stop    : D:/UW/ee371labs/lab2/task2/DE1_SoC.sv(83)
#    Time: 3250 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at D:/UW/ee371labs/lab2/task2/DE1_SoC.sv line 83
# End time: 16:39:04 on Apr 14,2021, Elapsed time: 0:05:21
# Errors: 0, Warnings: 0
