source "C:/Users/axelo/OneDrive/Skrivbord/Exjobb/GIT/Examensarbete/VHDL/vunit_out/test_output/lib.tb_new_adjacent_residual.wave_064adc7b506b59ea46a8bf9bfdba44801acd557e/modelsim/common.do"
proc vunit_user_init {} {
    return 0
}
if {![vunit_load]} {
  vunit_user_init
  vunit_help
}
