--Mdir .
--cc
+incdir+../pu/rtl/verilog/core
-CFLAGS -I../pu/rtl/verilog/core
+incdir+../rtl/verilog/soc/bootrom
-CFLAGS -I../rtl/verilog/soc/bootrom
+incdir+../bench/cpp/verilator/inc
-CFLAGS -I../bench/cpp/verilator/inc
+incdir+../bench/cpp/glip
-CFLAGS -I../bench/cpp/glip
+incdir+../dma/rtl/verilog/wb/pkg
-CFLAGS -I../dma/rtl/verilog/wb/pkg
../rtl/verilog/pkg/arbiter/arb_rr.sv
../rtl/verilog/pkg/functions/optimsoc_functions.sv
../rtl/verilog/pkg/config/optimsoc_config.sv
../rtl/verilog/pkg/constants/optimsoc_constants.sv
../dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv
../bench/verilog/glip/glip_channel.sv
../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
../dbg/rtl/verilog/soc/debug_interface.sv
../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
../dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
../dbg/rtl/verilog/soc/modules/him/osd_him.sv
../dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv
../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv
../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv
../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
../dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv
../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
../dbg/rtl/verilog/soc/interconnect/ring_router.sv
../dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
../dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
../dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv
../dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
../dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
../dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
../dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
../dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
../dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv
../mpi/rtl/verilog/wb/core/mpi_buffer.sv
../mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv
../mpi/rtl/verilog/wb/wb/mpi_wb.sv
../noc/rtl/verilog/core/noc_buffer.sv
../noc/rtl/verilog/core/noc_demux.sv
../noc/rtl/verilog/core/noc_mux.sv
../noc/rtl/verilog/core/noc_vchannel_mux.sv
../noc/rtl/verilog/router/noc_router.sv
../noc/rtl/verilog/router/noc_router_input.sv
../noc/rtl/verilog/router/noc_router_lookup.sv
../noc/rtl/verilog/router/noc_router_lookup_slice.sv
../noc/rtl/verilog/router/noc_router_output.sv
../noc/rtl/verilog/topology/noc_mesh2d.sv
../pu/rtl/verilog/core/module/mor1kx_module.sv
../pu/rtl/verilog/core/mor1kx_branch_prediction.v
../pu/rtl/verilog/core/mor1kx_branch_predictor_gshare.v
../pu/rtl/verilog/core/mor1kx_branch_predictor_saturation_counter.v
../pu/rtl/verilog/core/mor1kx_branch_predictor_simple.v
../pu/rtl/verilog/core/mor1kx_bus_if_wb32.v
../pu/rtl/verilog/core/mor1kx_cache_lru.v
../pu/rtl/verilog/core/mor1kx_cfgrs.v
../pu/rtl/verilog/core/mor1kx_cpu_cappuccino.v
../pu/rtl/verilog/core/mor1kx_cpu_espresso.v
../pu/rtl/verilog/core/mor1kx_cpu_prontoespresso.v
../pu/rtl/verilog/core/mor1kx_cpu.v
../pu/rtl/verilog/core/mor1kx_ctrl_cappuccino.v
../pu/rtl/verilog/core/mor1kx_ctrl_espresso.v
../pu/rtl/verilog/core/mor1kx_ctrl_prontoespresso.v
../pu/rtl/verilog/core/mor1kx_dcache.v
../pu/rtl/verilog/core/mor1kx_decode_execute_cappuccino.v
../pu/rtl/verilog/core/mor1kx_decode.v
../pu/rtl/verilog/core/mor1kx_dmmu.v
../pu/rtl/verilog/core/mor1kx_execute_alu.v
../pu/rtl/verilog/core/mor1kx_execute_ctrl_cappuccino.v
../pu/rtl/verilog/core/mor1kx_fetch_cappuccino.v
../pu/rtl/verilog/core/mor1kx_fetch_espresso.v
../pu/rtl/verilog/core/mor1kx_fetch_prontoespresso.v
../pu/rtl/verilog/core/mor1kx_fetch_tcm_prontoespresso.v
../pu/rtl/verilog/core/mor1kx_icache.v
../pu/rtl/verilog/core/mor1kx_immu.v
../pu/rtl/verilog/core/mor1kx_lsu_cappuccino.v
../pu/rtl/verilog/core/mor1kx_lsu_espresso.v
../pu/rtl/verilog/core/mor1kx_pcu.v
../pu/rtl/verilog/core/mor1kx_pic.v
../pu/rtl/verilog/core/mor1kx_rf_cappuccino.v
../pu/rtl/verilog/core/mor1kx_rf_espresso.v
../pu/rtl/verilog/core/mor1kx_simple_dpram_sclk.v
../pu/rtl/verilog/core/mor1kx_store_buffer.v
../pu/rtl/verilog/core/mor1kx_ticktimer.v
../pu/rtl/verilog/core/mor1kx_true_dpram_sclk.v
../pu/rtl/verilog/core/mor1kx_wb_mux_cappuccino.v
../pu/rtl/verilog/core/mor1kx_wb_mux_espresso.v
../pu/rtl/verilog/core/mor1kx-defines.v
../pu/rtl/verilog/core/mor1kx-sprs.v
../pu/rtl/verilog/core/mor1kx.v
../pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v
../pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v
../pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v
../pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v
../pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v
../pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v
../pu/rtl/verilog/core/pfpu32/pfpu32_top.v
../rtl/verilog/soc/adapter/networkadapter_conf.sv
../rtl/verilog/soc/adapter/networkadapter_ct.sv
../rtl/verilog/soc/bootrom/bootrom.v
../rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv
../rtl/verilog/soc/interconnection/decode/wb_decode.sv
../rtl/verilog/soc/interconnection/mux/wb_mux.sv
../rtl/verilog/soc/spram/sram_sp_impl_plain.sv
../rtl/verilog/soc/spram/sram_sp.sv
../rtl/verilog/soc/spram/wb_sram_sp.sv
../rtl/verilog/soc/spram/wb2sram.sv
../rtl/verilog/soc/or1k_tile.sv
../bench/verilog/glip/glip_tcp_toplevel.sv
../bench/verilog/monitor/r3_checker.v
../bench/verilog/monitor/trace_monitor.sv
../bench/verilog/or1k_tile_testbench.sv
--top-module or1k_tile_testbench
--exe
../bench/cpp/glip/glip_tcp_dpi.cpp
../bench/cpp/glip/GlipTcp.cpp
../bench/cpp/or1k_tile_testbench.cpp
../bench/cpp/verilator/src/OptionsParser.cpp
../bench/cpp/verilator/src/VerilatedControl.cpp
-GNUM_CORES=2
-GUSE_DEBUG=1
