{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622863730581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622863730581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 11:28:50 2021 " "Processing started: Sat Jun 05 11:28:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622863730581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622863730581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNT32 -c CNT32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNT32 -c CNT32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622863730581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1622863731780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT32-BHV " "Found design unit 1: CNT32-BHV" {  } { { "CNT32.vhd" "" { Text "C:/Experiment/STM32_FPGA/CNT32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732300 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT32 " "Found entity 1: CNT32" {  } { { "CNT32.vhd" "" { Text "C:/Experiment/STM32_FPGA/CNT32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_IN-BHV " "Found design unit 1: DSP_IN-BHV" {  } { { "DSP_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_IN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732310 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_IN " "Found entity 1: DSP_IN" {  } { { "DSP_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT-BHV " "Found design unit 1: DSP_OUT-BHV" {  } { { "DSP_OUT.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732310 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT " "Found entity 1: DSP_OUT" {  } { { "DSP_OUT.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT1-BHV " "Found design unit 1: DSP_OUT1-BHV" {  } { { "DSP_OUT1.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732330 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT1 " "Found entity 1: DSP_OUT1" {  } { { "DSP_OUT1.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_dev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_dev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_DEV-DEMO " "Found design unit 1: FREQ_DEV-DEMO" {  } { { "FREQ_DEV.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_DEV.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732330 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DEV " "Found entity 1: FREQ_DEV" {  } { { "FREQ_DEV.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_DEV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_word.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_WORD-BHV " "Found design unit 1: FREQ_WORD-BHV" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732340 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_WORD " "Found entity 1: FREQ_WORD" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Experiment/STM32_FPGA/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732340 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Experiment/STM32_FPGA/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT2-demo " "Found design unit 1: DSP_OUT2-demo" {  } { { "DSP_OUT2.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732350 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT2 " "Found entity 1: DSP_OUT2" {  } { { "DSP_OUT2.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DA_IN-BHV " "Found design unit 1: DA_IN-BHV" {  } { { "DA_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/DA_IN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732360 ""} { "Info" "ISGN_ENTITY_NAME" "1 DA_IN " "Found entity 1: DA_IN" {  } { { "DA_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/DA_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo1-SYN " "Found design unit 1: fifo1-SYN" {  } { { "FIFO1.vhd" "" { Text "C:/Experiment/STM32_FPGA/FIFO1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732360 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "FIFO1.vhd" "" { Text "C:/Experiment/STM32_FPGA/FIFO1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT10-demo " "Found design unit 1: CNT10-demo" {  } { { "CNT10.vhd" "" { Text "C:/Experiment/STM32_FPGA/CNT10.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732370 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Found entity 1: CNT10" {  } { { "CNT10.vhd" "" { Text "C:/Experiment/STM32_FPGA/CNT10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_direct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_direct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_direct-SYN " "Found design unit 1: fifo_direct-SYN" {  } { { "fifo_direct.vhd" "" { Text "C:/Experiment/STM32_FPGA/fifo_direct.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732380 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_direct " "Found entity 1: fifo_direct" {  } { { "fifo_direct.vhd" "" { Text "C:/Experiment/STM32_FPGA/fifo_direct.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT3-demo " "Found design unit 1: DSP_OUT3-demo" {  } { { "DSP_OUT3.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732380 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT3 " "Found entity 1: DSP_OUT3" {  } { { "DSP_OUT3.vhd" "" { Text "C:/Experiment/STM32_FPGA/DSP_OUT3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_IN-BHV " "Found design unit 1: STM32_IN-BHV" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732390 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_IN " "Found entity 1: STM32_IN" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT-BHV " "Found design unit 1: STM32_OUT-BHV" {  } { { "STM32_OUT.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732400 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT " "Found entity 1: STM32_OUT" {  } { { "STM32_OUT.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT1-BHV " "Found design unit 1: STM32_OUT1-BHV" {  } { { "STM32_OUT1.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732400 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT1 " "Found entity 1: STM32_OUT1" {  } { { "STM32_OUT1.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT2-demo " "Found design unit 1: STM32_OUT2-demo" {  } { { "STM32_OUT2.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732410 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT2 " "Found entity 1: STM32_OUT2" {  } { { "STM32_OUT2.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT3-demo " "Found design unit 1: STM32_OUT3-demo" {  } { { "STM32_OUT3.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732420 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT3 " "Found entity 1: STM32_OUT3" {  } { { "STM32_OUT3.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_OUT3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863732420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863732420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622863733070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DEV FREQ_DEV:inst9 " "Elaborating entity \"FREQ_DEV\" for hierarchy \"FREQ_DEV:inst9\"" {  } { { "TOP.bdf" "inst9" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 688 96 328 800 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "typll.vhd 2 1 " "Using design file typll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 typll-SYN " "Found design unit 1: typll-SYN" {  } { { "typll.vhd" "" { Text "C:/Experiment/STM32_FPGA/typll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733120 ""} { "Info" "ISGN_ENTITY_NAME" "1 TYPLL " "Found entity 1: TYPLL" {  } { { "typll.vhd" "" { Text "C:/Experiment/STM32_FPGA/typll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622863733120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYPLL TYPLL:inst3 " "Elaborating entity \"TYPLL\" for hierarchy \"TYPLL:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { -56 128 368 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll TYPLL:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"TYPLL:inst3\|altpll:altpll_component\"" {  } { { "typll.vhd" "altpll_component" { Text "C:/Experiment/STM32_FPGA/typll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TYPLL:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"TYPLL:inst3\|altpll:altpll_component\"" {  } { { "typll.vhd" "" { Text "C:/Experiment/STM32_FPGA/typll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TYPLL:inst3\|altpll:altpll_component " "Instantiated megafunction \"TYPLL:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 293 " "Parameter \"clk1_divide_by\" = \"293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=TYPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=TYPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733219 ""}  } { { "typll.vhd" "" { Text "C:/Experiment/STM32_FPGA/typll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622863733219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/typll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/typll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TYPLL_altpll " "Found entity 1: TYPLL_altpll" {  } { { "db/typll_altpll.v" "" { Text "C:/Experiment/STM32_FPGA/db/typll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863733299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYPLL_altpll TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated " "Elaborating entity \"TYPLL_altpll\" for hierarchy \"TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_IN STM32_IN:inst1 " "Elaborating entity \"STM32_IN\" for hierarchy \"STM32_IN:inst1\"" {  } { { "TOP.bdf" "inst1" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 200 144 360 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733309 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DBOUT STM32_IN.vhd(14) " "VHDL Process Statement warning at STM32_IN.vhd(14): inferring latch(es) for signal or variable \"DBOUT\", which holds its previous value in one or more paths through the process" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[0\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[0\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[1\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[1\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[2\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[2\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[3\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[3\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[4\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[4\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[5\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[5\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[6\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[6\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[7\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[7\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[8\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[8\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[9\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[9\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[10\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[10\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[11\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[11\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[12\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[12\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[13\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[13\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[14\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[14\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[15\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[15\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|STM32_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_WORD FREQ_WORD:inst7 " "Elaborating entity \"FREQ_WORD\" for hierarchy \"FREQ_WORD:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 720 -176 32 832 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733319 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTH FREQ_WORD.vhd(15) " "VHDL Process Statement warning at FREQ_WORD.vhd(15): inferring latch(es) for signal or variable \"OUTH\", which holds its previous value in one or more paths through the process" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTL FREQ_WORD.vhd(15) " "VHDL Process Statement warning at FREQ_WORD.vhd(15): inferring latch(es) for signal or variable \"OUTL\", which holds its previous value in one or more paths through the process" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[0\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[0\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[1\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[1\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[2\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[2\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[3\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[3\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[4\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[4\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[5\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[5\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[6\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[6\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[7\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[7\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[8\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[8\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[9\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[9\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[10\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[10\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[11\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[11\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[12\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[12\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[13\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[13\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[14\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[14\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[15\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[15\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[0\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[0\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[1\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[1\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[2\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[2\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[3\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[3\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[4\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[4\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[5\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[5\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[6\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[6\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[7\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[7\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[8\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[8\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[9\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[9\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[10\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[10\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[11\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[11\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[12\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[12\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[13\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[13\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[14\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[14\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[15\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[15\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622863733319 "|FREQ_WORD"}
{ "Warning" "WSGN_SEARCH_FILE" "sinrom.vhd 2 1 " "Using design file sinrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinrom-SYN " "Found design unit 1: sinrom-SYN" {  } { { "sinrom.vhd" "" { Text "C:/Experiment/STM32_FPGA/sinrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733339 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinrom " "Found entity 1: sinrom" {  } { { "sinrom.vhd" "" { Text "C:/Experiment/STM32_FPGA/sinrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622863733339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinrom sinrom:inst16 " "Elaborating entity \"sinrom\" for hierarchy \"sinrom:inst16\"" {  } { { "TOP.bdf" "inst16" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1376 520 736 1504 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sinrom:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sinrom:inst16\|altsyncram:altsyncram_component\"" {  } { { "sinrom.vhd" "altsyncram_component" { Text "C:/Experiment/STM32_FPGA/sinrom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sinrom:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sinrom:inst16\|altsyncram:altsyncram_component\"" {  } { { "sinrom.vhd" "" { Text "C:/Experiment/STM32_FPGA/sinrom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sinrom:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"sinrom:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sin.mif " "Parameter \"init_file\" = \"../sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733439 ""}  } { { "sinrom.vhd" "" { Text "C:/Experiment/STM32_FPGA/sinrom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622863733439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6t91 " "Found entity 1: altsyncram_6t91" {  } { { "db/altsyncram_6t91.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/altsyncram_6t91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863733519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6t91 sinrom:inst16\|altsyncram:altsyncram_component\|altsyncram_6t91:auto_generated " "Elaborating entity \"altsyncram_6t91\" for hierarchy \"sinrom:inst16\|altsyncram:altsyncram_component\|altsyncram_6t91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT10 CNT10:inst5 " "Elaborating entity \"CNT10\" for hierarchy \"CNT10:inst5\"" {  } { { "TOP.bdf" "inst5" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1376 304 472 1456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT STM32_OUT:inst19 " "Elaborating entity \"STM32_OUT\" for hierarchy \"STM32_OUT:inst19\"" {  } { { "TOP.bdf" "inst19" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 392 512 744 536 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT32 CNT32:inst " "Elaborating entity \"CNT32\" for hierarchy \"CNT32:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 424 200 424 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT1 STM32_OUT1:inst20 " "Elaborating entity \"STM32_OUT1\" for hierarchy \"STM32_OUT1:inst20\"" {  } { { "TOP.bdf" "inst20" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 664 824 1064 808 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tyfifo.vhd 2 1 " "Using design file tyfifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tyfifo-SYN " "Found design unit 1: tyfifo-SYN" {  } { { "tyfifo.vhd" "" { Text "C:/Experiment/STM32_FPGA/tyfifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733569 ""} { "Info" "ISGN_ENTITY_NAME" "1 TYFIFO " "Found entity 1: TYFIFO" {  } { { "tyfifo.vhd" "" { Text "C:/Experiment/STM32_FPGA/tyfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622863733569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYFIFO TYFIFO:inst4 " "Elaborating entity \"TYFIFO\" for hierarchy \"TYFIFO:inst4\"" {  } { { "TOP.bdf" "inst4" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 632 528 704 824 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TYFIFO:inst4\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\"" {  } { { "tyfifo.vhd" "dcfifo_component" { Text "C:/Experiment/STM32_FPGA/tyfifo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TYFIFO:inst4\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"TYFIFO:inst4\|dcfifo:dcfifo_component\"" {  } { { "tyfifo.vhd" "" { Text "C:/Experiment/STM32_FPGA/tyfifo.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TYFIFO:inst4\|dcfifo:dcfifo_component " "Instantiated megafunction \"TYFIFO:inst4\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733719 ""}  } { { "tyfifo.vhd" "" { Text "C:/Experiment/STM32_FPGA/tyfifo.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622863733719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_30f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_30f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_30f1 " "Found entity 1: dcfifo_30f1" {  } { { "db/dcfifo_30f1.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863733799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_30f1 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated " "Elaborating entity \"dcfifo_30f1\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863733879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_30f1.tdf" "rdptr_g1p" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863733959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863733959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_30f1.tdf" "wrptr_g1p" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863733959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m211 " "Found entity 1: altsyncram_m211" {  } { { "db/altsyncram_m211.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/altsyncram_m211.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863734039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863734039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m211 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|altsyncram_m211:fifo_ram " "Elaborating entity \"altsyncram_m211\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|altsyncram_m211:fifo_ram\"" {  } { { "db/dcfifo_30f1.tdf" "fifo_ram" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863734059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863734059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_30f1.tdf" "rs_dgwp" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863734089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863734089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe12" { Text "C:/Experiment/STM32_FPGA/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863734119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863734119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_30f1.tdf" "ws_dgrp" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863734139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863734139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe15" { Text "C:/Experiment/STM32_FPGA/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Experiment/STM32_FPGA/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622863734219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622863734219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_30f1.tdf" "rdempty_eq_comp" { Text "C:/Experiment/STM32_FPGA/db/dcfifo_30f1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT2 STM32_OUT2:inst21 " "Elaborating entity \"STM32_OUT2\" for hierarchy \"STM32_OUT2:inst21\"" {  } { { "TOP.bdf" "inst21" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 872 824 1072 1016 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst12 " "Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst12\"" {  } { { "TOP.bdf" "inst12" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 880 528 704 1072 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT3 STM32_OUT3:inst22 " "Elaborating entity \"STM32_OUT3\" for hierarchy \"STM32_OUT3:inst22\"" {  } { { "TOP.bdf" "inst22" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1120 824 1072 1264 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO1 FIFO1:inst11 " "Elaborating entity \"FIFO1\" for hierarchy \"FIFO1:inst11\"" {  } { { "TOP.bdf" "inst11" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1128 528 704 1320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622863734319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1622863735668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622863736718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622863736718 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "121 " "Ignored 121 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[10\] " "Ignored Virtual Pin assignment to \"DATAOUT\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[5\] " "Ignored Virtual Pin assignment to \"DATA2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector0 " "Ignored Virtual Pin assignment to \"Selector0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[11\] " "Ignored Virtual Pin assignment to \"DATA2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector13 " "Ignored Virtual Pin assignment to \"Selector13\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[17\] " "Ignored Virtual Pin assignment to \"DATA2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[12\] " "Ignored Virtual Pin assignment to \"DATA1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal1 " "Ignored Virtual Pin assignment to \"Equal1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector2 " "Ignored Virtual Pin assignment to \"Selector2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector14 " "Ignored Virtual Pin assignment to \"Selector14\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[23\] " "Ignored Virtual Pin assignment to \"DATA2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[3\] " "Ignored Virtual Pin assignment to \"DATA1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[18\] " "Ignored Virtual Pin assignment to \"DATA1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector3 " "Ignored Virtual Pin assignment to \"Selector3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[9\] " "Ignored Virtual Pin assignment to \"DATA1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[29\] " "Ignored Virtual Pin assignment to \"DATA2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector16 " "Ignored Virtual Pin assignment to \"Selector16\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[24\] " "Ignored Virtual Pin assignment to \"DATA1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[9\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[9\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[3\] " "Ignored Virtual Pin assignment to \"DATAOUT\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[30\] " "Ignored Virtual Pin assignment to \"DATA1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[11\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[11\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[9\] " "Ignored Virtual Pin assignment to \"DATAOUT\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[4\] " "Ignored Virtual Pin assignment to \"DATA2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector4 " "Ignored Virtual Pin assignment to \"Selector4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[6\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[6\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[15\] " "Ignored Virtual Pin assignment to \"DATAOUT\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[10\] " "Ignored Virtual Pin assignment to \"DATA2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[16\] " "Ignored Virtual Pin assignment to \"DATA2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[11\] " "Ignored Virtual Pin assignment to \"DATA1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[22\] " "Ignored Virtual Pin assignment to \"DATA2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[2\] " "Ignored Virtual Pin assignment to \"DATA1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[17\] " "Ignored Virtual Pin assignment to \"DATA1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal0 " "Ignored Virtual Pin assignment to \"Equal0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[8\] " "Ignored Virtual Pin assignment to \"DATA1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[28\] " "Ignored Virtual Pin assignment to \"DATA2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[23\] " "Ignored Virtual Pin assignment to \"DATA1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT " "Ignored Virtual Pin assignment to \"DATAOUT\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[2\] " "Ignored Virtual Pin assignment to \"DATAOUT\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[29\] " "Ignored Virtual Pin assignment to \"DATA1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[0\]_171 " "Ignored Virtual Pin assignment to \"DATAOUT\[0\]_171\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[0\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[0\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[8\] " "Ignored Virtual Pin assignment to \"DATAOUT\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[12\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[12\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[3\] " "Ignored Virtual Pin assignment to \"DATA2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[14\] " "Ignored Virtual Pin assignment to \"DATAOUT\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[9\] " "Ignored Virtual Pin assignment to \"DATA2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector9 " "Ignored Virtual Pin assignment to \"Selector9\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "WideNor0 " "Ignored Virtual Pin assignment to \"WideNor0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[15\] " "Ignored Virtual Pin assignment to \"DATA2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[10\] " "Ignored Virtual Pin assignment to \"DATA1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[1\] " "Ignored Virtual Pin assignment to \"DATA1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[21\] " "Ignored Virtual Pin assignment to \"DATA2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector10 " "Ignored Virtual Pin assignment to \"Selector10\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[16\] " "Ignored Virtual Pin assignment to \"DATA1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[4\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[4\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[27\] " "Ignored Virtual Pin assignment to \"DATA2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal2 " "Ignored Virtual Pin assignment to \"Equal2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[7\] " "Ignored Virtual Pin assignment to \"DATA1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[22\] " "Ignored Virtual Pin assignment to \"DATA1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector11 " "Ignored Virtual Pin assignment to \"Selector11\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[1\] " "Ignored Virtual Pin assignment to \"DATAOUT\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[28\] " "Ignored Virtual Pin assignment to \"DATA1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[10\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[10\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[7\] " "Ignored Virtual Pin assignment to \"DATAOUT\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[2\] " "Ignored Virtual Pin assignment to \"DATA2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal3 " "Ignored Virtual Pin assignment to \"Equal3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector12 " "Ignored Virtual Pin assignment to \"Selector12\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[13\] " "Ignored Virtual Pin assignment to \"DATAOUT\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[8\] " "Ignored Virtual Pin assignment to \"DATA2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[14\] " "Ignored Virtual Pin assignment to \"DATA2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[0\] " "Ignored Virtual Pin assignment to \"DATA1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[20\] " "Ignored Virtual Pin assignment to \"DATA2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[15\] " "Ignored Virtual Pin assignment to \"DATA1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1 " "Ignored Virtual Pin assignment to \"DATA1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[26\] " "Ignored Virtual Pin assignment to \"DATA2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[6\] " "Ignored Virtual Pin assignment to \"DATA1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[21\] " "Ignored Virtual Pin assignment to \"DATA1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[14\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[14\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[0\] " "Ignored Virtual Pin assignment to \"DATAOUT\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[27\] " "Ignored Virtual Pin assignment to \"DATA1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[1\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[1\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[6\] " "Ignored Virtual Pin assignment to \"DATAOUT\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[1\] " "Ignored Virtual Pin assignment to \"DATA2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[5\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[5\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[13\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[13\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[7\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[7\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[12\] " "Ignored Virtual Pin assignment to \"DATAOUT\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[7\] " "Ignored Virtual Pin assignment to \"DATA2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector5 " "Ignored Virtual Pin assignment to \"Selector5\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[13\] " "Ignored Virtual Pin assignment to \"DATA2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[19\] " "Ignored Virtual Pin assignment to \"DATA2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[14\] " "Ignored Virtual Pin assignment to \"DATA1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector6 " "Ignored Virtual Pin assignment to \"Selector6\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[3\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[3\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[5\] " "Ignored Virtual Pin assignment to \"DATA1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[25\] " "Ignored Virtual Pin assignment to \"DATA2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[8\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[8\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[20\] " "Ignored Virtual Pin assignment to \"DATA1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[15\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[15\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector7 " "Ignored Virtual Pin assignment to \"Selector7\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[31\] " "Ignored Virtual Pin assignment to \"DATA2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[26\] " "Ignored Virtual Pin assignment to \"DATA1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[5\] " "Ignored Virtual Pin assignment to \"DATAOUT\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[0\] " "Ignored Virtual Pin assignment to \"DATA2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[11\] " "Ignored Virtual Pin assignment to \"DATAOUT\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector8 " "Ignored Virtual Pin assignment to \"Selector8\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[6\] " "Ignored Virtual Pin assignment to \"DATA2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector15 " "Ignored Virtual Pin assignment to \"Selector15\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[12\] " "Ignored Virtual Pin assignment to \"DATA2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[18\] " "Ignored Virtual Pin assignment to \"DATA2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[13\] " "Ignored Virtual Pin assignment to \"DATA1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[4\] " "Ignored Virtual Pin assignment to \"DATA1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[24\] " "Ignored Virtual Pin assignment to \"DATA2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[19\] " "Ignored Virtual Pin assignment to \"DATA1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[30\] " "Ignored Virtual Pin assignment to \"DATA2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[25\] " "Ignored Virtual Pin assignment to \"DATA1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2 " "Ignored Virtual Pin assignment to \"DATA2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[2\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[2\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[4\] " "Ignored Virtual Pin assignment to \"DATAOUT\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[31\] " "Ignored Virtual Pin assignment to \"DATA1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1622863736848 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Quartus II" 0 -1 1622863736848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "861 " "Implemented 861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622863737017 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622863737017 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1622863737017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "716 " "Implemented 716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622863737017 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1622863737017 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1622863737017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622863737017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622863737427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 11:28:57 2021 " "Processing ended: Sat Jun 05 11:28:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622863737427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622863737427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622863737427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622863737427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622863740246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622863740246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 11:28:59 2021 " "Processing started: Sat Jun 05 11:28:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622863740246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622863740246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNT32 -c CNT32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CNT32 -c CNT32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622863740246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622863740576 ""}
{ "Info" "0" "" "Project  = CNT32" {  } {  } 0 0 "Project  = CNT32" 0 0 "Fitter" 0 0 1622863740576 ""}
{ "Info" "0" "" "Revision = CNT32" {  } {  } 0 0 "Revision = CNT32" 0 0 "Fitter" 0 0 1622863740576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1622863740695 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CNT32 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"CNT32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622863742078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622863742138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622863742138 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/typll_altpll.v" "" { Text "C:/Experiment/STM32_FPGA/db/typll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622863742198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 6 293 0 0 " "Implementing clock multiplication of 6, clock division of 293, and phase shift of 0 degrees (0 ps) for TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/typll_altpll.v" "" { Text "C:/Experiment/STM32_FPGA/db/typll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622863742198 ""}  } { { "db/typll_altpll.v" "" { Text "C:/Experiment/STM32_FPGA/db/typll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622863742198 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622863742278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622863743027 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622863743027 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622863743027 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622863743027 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 2863 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622863743037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 2865 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622863743037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 2867 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622863743037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 2869 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622863743037 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622863743037 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622863743037 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1622863743037 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 92 " "No exact pin location assignment(s) for 71 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADCLK " "Pin ADCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADCLK } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 864 104 280 880 "ADCLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADCLK1 " "Pin ADCLK1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADCLK1 } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 968 96 272 984 "ADCLK1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DACLK " "Pin DACLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DACLK } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1504 304 480 1520 "DACLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DACLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[9\] " "Pin DADATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[9] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[8\] " "Pin DADATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[8] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[7\] " "Pin DADATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[7] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[6\] " "Pin DADATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[6] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[5\] " "Pin DADATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[5] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[4\] " "Pin DADATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[4] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[3\] " "Pin DADATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[3] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[2\] " "Pin DADATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[2] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[1\] " "Pin DADATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[1] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADATA\[0\] " "Pin DADATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DADATA[0] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1400 768 944 1416 "DADATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DADATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[15\] " "Pin ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[15] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[14\] " "Pin ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[14] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[13\] " "Pin ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[13] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[12\] " "Pin ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[12] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[11\] " "Pin ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[11] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[10\] " "Pin ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[10] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[9\] " "Pin ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[9] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[8\] " "Pin ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[8] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[7\] " "Pin ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[7] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[6\] " "Pin ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[6] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[5] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[4] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[3] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[1] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[2] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[0] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 288 -112 56 304 "ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[13\] " "Pin AD1DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[13] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[13\] " "Pin AD2DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[13] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[13\] " "Pin AD_DIRECT_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[13] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[12\] " "Pin AD_DIRECT_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[12] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[12\] " "Pin AD1DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[12] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[12\] " "Pin AD2DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[12] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[11\] " "Pin AD_DIRECT_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[11] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[11\] " "Pin AD1DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[11] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[11\] " "Pin AD2DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[11] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[10\] " "Pin AD_DIRECT_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[10] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[10\] " "Pin AD1DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[10] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[10\] " "Pin AD2DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[10] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[9\] " "Pin AD1DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[9] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[9\] " "Pin AD2DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[9] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[9\] " "Pin AD_DIRECT_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[9] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[8\] " "Pin AD1DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[8] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[8\] " "Pin AD2DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[8] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[8\] " "Pin AD_DIRECT_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[8] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[7\] " "Pin AD_DIRECT_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[7] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[7\] " "Pin AD1DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[7] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[7\] " "Pin AD2DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[7] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[6\] " "Pin AD1DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[6] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[6\] " "Pin AD2DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[6] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[6\] " "Pin AD_DIRECT_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[6] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[5\] " "Pin AD_DIRECT_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[5] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[5\] " "Pin AD1DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[5] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[5\] " "Pin AD2DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[5] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[4\] " "Pin AD1DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[4] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[4\] " "Pin AD2DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[4] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[4\] " "Pin AD_DIRECT_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[4] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[3\] " "Pin AD1DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[3] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[3\] " "Pin AD2DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[3] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[3\] " "Pin AD_DIRECT_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[3] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[2\] " "Pin AD_DIRECT_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[2] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[2\] " "Pin AD1DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[2] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[2\] " "Pin AD2DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[2] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[1\] " "Pin AD1DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[1] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[1\] " "Pin AD2DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[1] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[1\] " "Pin AD_DIRECT_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[1] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD1DATA\[0\] " "Pin AD1DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD1DATA[0] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 648 312 488 664 "AD1DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD1DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DIRECT_DATA\[0\] " "Pin AD_DIRECT_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD_DIRECT_DATA[0] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 1168 240 464 1184 "AD_DIRECT_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DIRECT_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD2DATA\[0\] " "Pin AD2DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AD2DATA[0] } } } { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 920 336 512 936 "AD2DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD2DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622863743367 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1622863743367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1622863743687 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_30f1 " "Entity dcfifo_30f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1622863743687 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1622863743687 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1622863743687 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1622863743687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CNT32.sdc " "Synopsys Design Constraints File file not found: 'CNT32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622863743687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622863743687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622863743697 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622863743697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622863743707 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622863743707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } { { "db/typll_altpll.v" "" { Text "C:/Experiment/STM32_FPGA/db/typll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622863743747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } { { "db/typll_altpll.v" "" { Text "C:/Experiment/STM32_FPGA/db/typll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622863743747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQ_DEV:inst9\|ACC\[31\]  " "Automatically promoted node FREQ_DEV:inst9\|ACC\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQ_DEV:inst9\|ACC\[31\]~94 " "Destination node FREQ_DEV:inst9\|ACC\[31\]~94" {  } { { "FREQ_DEV.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_DEV.vhd" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQ_DEV:inst9|ACC[31]~94 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 1152 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCLK~output " "Destination node ADCLK~output" {  } { { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 864 104 280 880 "ADCLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 2764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCLK1~output " "Destination node ADCLK1~output" {  } { { "TOP.bdf" "" { Schematic "C:/Experiment/STM32_FPGA/TOP.bdf" { { 968 96 272 984 "ADCLK1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCLK1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 2765 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } { { "FREQ_DEV.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_DEV.vhd" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQ_DEV:inst9|ACC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 734 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622863743747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQ_WORD:inst7\|OUTH\[15\]~0  " "Automatically promoted node FREQ_WORD:inst7\|OUTH\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQ_WORD:inst7|OUTH[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 1306 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622863743747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQ_WORD:inst7\|OUTL\[15\]~0  " "Automatically promoted node FREQ_WORD:inst7\|OUTL\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } { { "FREQ_WORD.vhd" "" { Text "C:/Experiment/STM32_FPGA/FREQ_WORD.vhd" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQ_WORD:inst7|OUTL[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 1307 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622863743747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STM32_IN:inst1\|DBOUT\[15\]~1  " "Automatically promoted node STM32_IN:inst1\|DBOUT\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622863743747 ""}  } { { "STM32_IN.vhd" "" { Text "C:/Experiment/STM32_FPGA/STM32_IN.vhd" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STM32_IN:inst1|DBOUT[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiment/STM32_FPGA/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622863743747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622863744157 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622863744157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622863744157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622863744157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622863744167 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622863744167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622863744167 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622863744167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622863744167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1622863744167 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622863744167 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 2.5V 58 13 0 " "Number of I/O pins in group: 71 (unused VREF, 2.5V VCCIO, 58 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1622863744177 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1622863744177 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622863744177 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744177 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1622863744177 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622863744177 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622863744187 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1622863744187 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622863744187 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "71 2.5 V 67 " "Can't place 71 pins with 2.5 V I/O standard because Fitter has only 67 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1622863744187 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1622863744187 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622863744187 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622863744666 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1622863744676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Experiment/STM32_FPGA/output_files/CNT32.fit.smsg " "Generated suppressed messages file C:/Experiment/STM32_FPGA/output_files/CNT32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622863744916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622863745486 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 05 11:29:05 2021 " "Processing ended: Sat Jun 05 11:29:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622863745486 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622863745486 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622863745486 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622863745486 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 133 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 133 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622863746116 ""}
