[{"name": "\u8b5a\u5dfd\u8a00", "email": "sytan@ntut.edu.tw", "latestUpdate": "2009-03-03 06:12:08", "objective": "\uff11.TTL\uff0cCMOS\u908f\u8f2f\u9598\u4e4b\u7279\u6027\u5be6\u7fd2\uff12.\u7d44\u5408\u908f\u8f2f\u96fb\u8def\u8a2d\u8a08\u5be6\u7fd2\u542b\uff1a\u7b97\u8853\u96fb\u8def\uff0c\u6bd4\u8f03\u5668\uff0c\u89e3\u78bc\u5668\uff0c\u7de8\u78bc\u5668\uff0c\u591a\u5de5\u5668\uff0c\u89e3\u591a\u5de5\u5668\u7b49\uff13.\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u8a2d\u8a08\u8207\u61c9\u7528\uff1a\u6b63\u53cd\u5668\uff0c\u8a08\u6578\u5668\uff0c\u8a18\u9304\u5668\uff0c\u53ca\u79fb\u4f4d\u66ab\u5b58\u5668\u7b49\u7d9c\u5408\u61c9\u7528\uff14.D/A\u548cA/D\u4e4b\u8f49\u63db\u8207\u61c9\u7528\uff15.\u5229\u7528ASM\u5716\u4e4b\u96fb\u8def\u8a2d\u8a08\u5be6\u7fd2\uff16.PLD\u8a2d\u8a08\u898f\u5283\uff17.\u5c08\u984c\u5be6\u4f5c\u3002", "schedule": "week1:         Introduction\r\nweek2~week6:   Hardware practices\r\n                   Basic Logic gates: AND, OR, NOT, NAND, NOR, XOR\r\nweek7~week14:  Software practices\r\n                   Verilog HDL simulations\r\n                   VHDL simulations\r\nweek15~week17: Asynchronous logic design, Micropipelines\r\nweek18:        Final examination\r\n", "scorePolicy": "Practice result demos                   40 %\r\nPractice reports                        40 %\r\nFinal Exam                              20 %\r\nClass participations (extra credits)    10 %\r\n", "materials": "\u3000", "foreignLanguageTextbooks": false}]