INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Projects/Vivado/sstu/SSTU_deney3/SSTU_deney3.sim/sim_1/impl/timing/xsim/experiment3_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module with_SSI
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module xor_gate_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Projects/Vivado/sstu/SSTU_deney3/SSTU_deney3.srcs/sim_1/imports/verilen_dosyalar/experiment3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module experiment3_tb
