

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Sat Jun 20 14:10:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  31406|  31406|  31406|  31406|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer2_label13   |  30480|  30480|       254|          -|          -|   120|    no    |
        | + fc_layer2_label41  |    252|    252|         3|          -|          -|    84|    no    |
        |- fc_layer2_label11   |    924|    924|        11|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|     40|   1613|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|    166|    377|
|Memory           |       12|      -|      8|     11|
|Multiplexer      |        -|      -|      -|    199|
|Register         |        -|      -|    583|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       12|      1|    797|   2200|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       12|      1|      2|     15|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U39  |lenet_hls_fcmp_32ns_32ns_1_1_1  |        0|      0|   66|  239|
    |lenet_hls_fpext_32ns_64_1_1_U38     |lenet_hls_fpext_32ns_64_1_1     |        0|      0|  100|  138|
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                               |                                |        0|      0|  166|  377|
    +------------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |lenet_hls_mac_muladd_16s_11s_27ns_27_1_1_U40  |lenet_hls_mac_muladd_16s_11s_27ns_27_1_1  | i0 * i1 + i2 |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |          Module         | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |fc2_layer_bias_V_U     |fc2_fc2_layer_bias_V     |        0|  8|  11|     84|    8|     1|          672|
    |fc2_layer_weights_V_U  |fc2_fc2_layer_weights_V  |       11|  0|   0|  10080|   11|     1|       110880|
    |output_V_U             |fc2_output_V             |        1|  0|   0|     84|   16|     1|         1344|
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                         |       12|  8|  11|  10248|   35|     3|       112896|
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |i_6_fu_335_p2                   |     +    |      0|   0|   15|           7|           1|
    |i_7_fu_387_p2                   |     +    |      0|   0|   15|           7|           1|
    |j_4_fu_319_p2                   |     +    |      0|   0|   15|           7|           1|
    |lsb_index_fu_491_p2             |     +    |      0|   0|   39|           6|          32|
    |m_11_fu_649_p2                  |     +    |      0|   0|   71|          64|          64|
    |next_mul_fu_307_p2              |     +    |      0|   0|   19|          14|           7|
    |p_Repl2_7_trunc_fu_688_p2       |     +    |      0|   0|    8|           8|           8|
    |tmp_109_fu_810_p2               |     +    |      0|   0|   12|           5|          12|
    |tmp_89_fu_564_p2                |     +    |      0|   0|   24|           6|          17|
    |tmp_8_fu_350_p2                 |     +    |      0|   0|   19|          14|          14|
    |tmp_94_fu_609_p2                |     +    |      0|   0|   39|           6|          32|
    |tmp_V_18_fu_411_p2              |     +    |      0|   0|   24|          17|          17|
    |tmp_V_22_cast_fu_417_p2         |     +    |      0|   0|   23|          16|          16|
    |F2_fu_798_p2                    |     -    |      0|   0|   12|          11|          12|
    |man_V_3_fu_785_p2               |     -    |      0|   0|   61|           1|          54|
    |tmp_102_fu_683_p2               |     -    |      0|   0|    8|           3|           8|
    |tmp_111_fu_816_p2               |     -    |      0|   0|   12|           4|          12|
    |tmp_123_fu_517_p2               |     -    |      0|   0|   15|           4|           5|
    |tmp_87_fu_482_p2                |     -    |      0|   0|   39|           5|          32|
    |tmp_96_fu_624_p2                |     -    |      0|   0|   39|           5|          32|
    |tmp_V_cast_fu_437_p2            |     -    |      0|   0|   23|           1|          16|
    |a_fu_544_p2                     |    and   |      0|   0|    2|           1|           1|
    |ap_block_state2                 |    and   |      0|   0|    2|           1|           1|
    |p_Result_24_fu_533_p2           |    and   |      0|   0|   17|          17|          17|
    |sel_tmp2_fu_886_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp3_fu_939_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_903_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_915_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_921_p2               |    and   |      0|   0|    2|           1|           1|
    |tmp_90_fu_577_p2                |    and   |      0|   0|    2|           1|           1|
    |tmp_115_fu_981_p2               |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_470_p3                     |   cttz   |      0|  40|   36|          32|           0|
    |exitcond1_fu_313_p2             |   icmp   |      0|   0|   11|           7|           5|
    |exitcond2_fu_329_p2             |   icmp   |      0|   0|   11|           7|           7|
    |exitcond_fu_381_p2              |   icmp   |      0|   0|   11|           7|           7|
    |icmp3_fu_856_p2                 |   icmp   |      0|   0|   11|           8|           1|
    |icmp_fu_507_p2                  |   icmp   |      0|   0|   18|          31|           1|
    |tmp_107_fu_765_p2               |   icmp   |      0|   0|   29|          63|           1|
    |tmp_108_fu_804_p2               |   icmp   |      0|   0|   13|          12|           4|
    |tmp_112_fu_830_p2               |   icmp   |      0|   0|   13|          12|           4|
    |tmp_113_fu_840_p2               |   icmp   |      0|   0|   13|          12|           6|
    |tmp_86_fu_423_p2                |   icmp   |      0|   0|   18|          17|           1|
    |tmp_88_fu_538_p2                |   icmp   |      0|   0|   18|          17|           1|
    |tmp_93_fu_597_p2                |   icmp   |      0|   0|   18|          32|           1|
    |tmp_127_fu_527_p2               |   lshr   |      0|   0|   41|           2|          17|
    |tmp_95_fu_614_p2                |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_state1                 |    or    |      0|   0|    2|           1|           1|
    |or_cond3_fu_959_p2              |    or    |      0|   0|    2|           1|           1|
    |or_cond4_fu_965_p2              |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_945_p2               |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_927_p2    |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_892_p2     |    or    |      0|   0|    2|           1|           1|
    |tmp_91_fu_583_p2                |    or    |      0|   0|    2|           1|           1|
    |a_assign_2_fu_728_p3            |  select  |      0|   0|   32|           1|          32|
    |a_assign_fu_721_p3              |  select  |      0|   0|   32|           1|           1|
    |m_10_fu_639_p3                  |  select  |      0|   0|   64|           1|          64|
    |man_V_4_fu_791_p3               |  select  |      0|   0|   54|           1|          54|
    |newSel4_fu_951_p3               |  select  |      0|   0|   16|           1|          16|
    |newSel5_fu_1002_p3              |  select  |      0|   0|   16|           1|          16|
    |newSel_fu_995_p3                |  select  |      0|   0|   16|           1|          16|
    |sh_amt_fu_822_p3                |  select  |      0|   0|   12|           1|          12|
    |tmp_116_fu_873_p3               |  select  |      0|   0|    2|           1|           2|
    |tmp_144_cast_cast_ca_fu_676_p3  |  select  |      0|   0|    7|           1|           7|
    |tmp_V_19_fu_442_p3              |  select  |      0|   0|   16|           1|          16|
    |tmp_V_fu_1008_p3                |  select  |      0|   0|   16|           1|          16|
    |tmp_100_fu_633_p2               |    shl   |      0|   0|  182|          64|          64|
    |tmp_117_fu_990_p2               |    shl   |      0|   0|   35|          16|          16|
    |rev_fu_558_p2                   |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_fu_881_p2              |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp5_fu_933_p2              |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_897_p2              |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_909_p2              |    xor   |      0|   0|    2|           1|           2|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |Total                           |          |      0|  40| 1613|         685|         909|
    +--------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  85|         17|    1|         17|
    |ap_done            |   9|          2|    1|          2|
    |i1_reg_288         |   9|          2|    7|         14|
    |i_reg_277          |   9|          2|    7|         14|
    |in_V_V_blk_n       |   9|          2|    1|          2|
    |j_reg_254          |   9|          2|    7|         14|
    |out_V_V_blk_n      |   9|          2|    1|          2|
    |output_V_address0  |  27|          5|    7|         35|
    |output_V_d0        |  15|          3|   16|         48|
    |phi_mul_reg_265    |   9|          2|   14|         28|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 199|         41|   63|        178|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_assign_2_reg_1158             |  32|   0|   32|          0|
    |a_assign_reg_1152               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  16|   0|   16|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |exp_tmp_V_reg_1169              |  11|   0|   11|          0|
    |fc2_layer_weights_V_1_reg_1059  |  11|   0|   11|          0|
    |i1_reg_288                      |   7|   0|    7|          0|
    |i_6_reg_1044                    |   7|   0|    7|          0|
    |i_7_reg_1072                    |   7|   0|    7|          0|
    |i_reg_277                       |   7|   0|    7|          0|
    |j_4_reg_1031                    |   7|   0|    7|          0|
    |j_reg_254                       |   7|   0|    7|          0|
    |l_reg_1116                      |  32|   0|   32|          0|
    |m_s_reg_1142                    |  63|   0|   63|          0|
    |man_V_4_reg_1185                |  54|   0|   54|          0|
    |newSel4_reg_1211                |  16|   0|   16|          0|
    |next_mul_reg_1023               |  14|   0|   14|          0|
    |or_cond4_reg_1216               |   1|   0|    1|          0|
    |or_cond_reg_1206                |   1|   0|    1|          0|
    |output_V_addr_5_reg_1054        |   7|   0|    7|          0|
    |p_Result_29_reg_1098            |   1|   0|    1|          0|
    |p_Result_32_reg_1164            |   1|   0|    1|          0|
    |p_Val2_16_reg_1064              |  16|   0|   16|          0|
    |phi_mul_reg_265                 |  14|   0|   14|          0|
    |sel_tmp3_reg_1201               |   1|   0|    1|          0|
    |sh_amt_reg_1190                 |  12|   0|   12|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_107_reg_1179                |   1|   0|    1|          0|
    |tmp_132_reg_1147                |   1|   0|    1|          0|
    |tmp_133_reg_1121                |   8|   0|    8|          0|
    |tmp_137_reg_1174                |  52|   0|   52|          0|
    |tmp_138_reg_1196                |  16|   0|   16|          0|
    |tmp_86_reg_1093                 |   1|   0|    1|          0|
    |tmp_87_reg_1126                 |  32|   0|   32|          0|
    |tmp_92_reg_1132                 |   1|   0|   32|         31|
    |tmp_93_reg_1137                 |   1|   0|    1|          0|
    |tmp_V_19_reg_1104               |  16|   0|   16|          0|
    |tmp_V_22_cast_reg_1087          |  16|   0|   16|          0|
    |tmp_V_23_cast_reg_1110          |  16|   0|   17|          1|
    |tmp_V_reg_1221                  |  16|   0|   16|          0|
    |tmp_s_reg_1036                  |  27|   0|   27|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 583|   0|  615|         32|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fc2     | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fc2     | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fc2     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fc2     | return value |
|start_out       | out |    1| ap_ctrl_hs |      fc2     | return value |
|start_write     | out |    1| ap_ctrl_hs |      fc2     | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

