--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
E:/Xilinx/Neural_FPGA_Project/LearningNetwork/iseconfig/filter.filter -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml LearningNetwork_preroute.twx
LearningNetwork_map.ncd -o LearningNetwork_preroute.twr LearningNetwork.pcf
-ucf LearningNetwork.ucf

Design file:              LearningNetwork_map.ncd
Physical constraint file: LearningNetwork.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock clk associated with TIMEGRP "update" OFFSET = 
   IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING"; does not clock any 
   registered input components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "update" OFFSET = IN 10 ns 
   VALID 100 ns BEFORE COMP "clk" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock update associated with OFFSET = IN 6 ns VALID 
   100 ns BEFORE COMP "update" "RISING"; does not clock any registered input 
   components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 6 ns VALID 100 ns BEFORE 
   COMP "update" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock update associated with OFFSET = OUT 50 ns AFTER 
   COMP "update" "RISING"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 50 ns AFTER COMP "update" 
   "RISING"; ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50% INPUT_JITTER 
0.06 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50% INPUT_JITTER 0.06 ns;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: input_result<0>/CLK0
  Logical resource: input_result_0/CLK0
  Location pin: ILOGIC_X7Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: input_result<1>/CLK0
  Logical resource: input_result_1/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_From_CLK_TO_Update = MAXDELAY FROM TIMEGRP "clk" TO 
TIMEGRP "update" 70 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 415887314526027520000000 paths analyzed, 710 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  59.493ns.
--------------------------------------------------------------------------------

Paths for end point mR/w1Stor_7 (SLICE_X20Y21.D6), 1582144585664506400000 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.229ns (Levels of Logic = 43)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.COUT    Topcyc                0.328   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X22Y23.C6      net (fanout=2)     e  0.794   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_74
    SLICE_X22Y23.DMUX    Topcd                 0.493   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<7>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y21.B6      net (fanout=2)     e  0.587   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X22Y21.BMUX    Topbb                 0.428   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X20Y24.A6      net (fanout=4)     e  0.794   mR/weightUpdateMod1/multAll/multRes<8>
    SLICE_X20Y24.A       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X20Y21.D6      net (fanout=1)     e  0.654   N221
    SLICE_X20Y21.CLK     Tas                   0.456   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.229ns (25.470ns logic, 33.759ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.201ns (Levels of Logic = 43)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M7        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B3      net (fanout=12)    e  1.609   t/weightDKMult2/multRes<7>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.COUT    Topcyc                0.328   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X22Y23.C6      net (fanout=2)     e  0.794   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_74
    SLICE_X22Y23.DMUX    Topcd                 0.493   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<7>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y21.B6      net (fanout=2)     e  0.587   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X22Y21.BMUX    Topbb                 0.428   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X20Y24.A6      net (fanout=4)     e  0.794   mR/weightUpdateMod1/multAll/multRes<8>
    SLICE_X20Y24.A       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X20Y21.D6      net (fanout=1)     e  0.654   N221
    SLICE_X20Y21.CLK     Tas                   0.456   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.201ns (25.470ns logic, 33.731ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.199ns (Levels of Logic = 43)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.BMUX     Topab                 0.532   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.B5       net (fanout=1)     e  0.602   mL/weight1/ADDERTREE_INTERNAL_Madd_11
    SLICE_X12Y4.BMUX     Topbb                 0.464   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A6       net (fanout=7)     e  0.623   mL/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.COUT    Topcyc                0.328   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X22Y23.C6      net (fanout=2)     e  0.794   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_74
    SLICE_X22Y23.DMUX    Topcd                 0.493   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<7>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y21.B6      net (fanout=2)     e  0.587   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X22Y21.BMUX    Topbb                 0.428   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X20Y24.A6      net (fanout=4)     e  0.794   mR/weightUpdateMod1/multAll/multRes<8>
    SLICE_X20Y24.A       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X20Y21.D6      net (fanout=1)     e  0.654   N221
    SLICE_X20Y21.CLK     Tas                   0.456   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.199ns (25.554ns logic, 33.645ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point mM/w1Stor_7 (SLICE_X2Y21.D6), 1582144585664506400000 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.127ns (Levels of Logic = 42)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B7        net (fanout=16)    e  0.917   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B2       net (fanout=5)     e  1.821   t/weightDKMult1/multRes<8>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A6       net (fanout=9)     e  0.586   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C6       net (fanout=15)    e  0.598   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)     e  0.870   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.DX       net (fanout=2)     e  1.067   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Tdxcy                 0.121   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.AMUX     Tcina                 0.210   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.C6       net (fanout=2)     e  0.588   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_74
    SLICE_X2Y29.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<7>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.C6       net (fanout=2)     e  0.653   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>
    SLICE_X2Y26.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C4       net (fanout=16)    e  0.981   mM/weightUpdateMod1/multR/multRes<7>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B6       net (fanout=7)     e  0.999   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B5       net (fanout=2)     e  1.235   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D6       net (fanout=2)     e  0.590   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B6       net (fanout=2)     e  0.587   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A6       net (fanout=4)     e  0.715   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D6       net (fanout=1)     e  0.598   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.127ns (25.053ns logic, 34.074ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.097ns (Levels of Logic = 42)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.BMUX     Topab                 0.532   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.B5       net (fanout=1)     e  0.602   mL/weight1/ADDERTREE_INTERNAL_Madd_11
    SLICE_X12Y4.BMUX     Topbb                 0.464   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A6       net (fanout=7)     e  0.623   mL/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B7        net (fanout=16)    e  0.917   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B2       net (fanout=5)     e  1.821   t/weightDKMult1/multRes<8>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A6       net (fanout=9)     e  0.586   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C6       net (fanout=15)    e  0.598   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)     e  0.870   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.DX       net (fanout=2)     e  1.067   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Tdxcy                 0.121   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.AMUX     Tcina                 0.210   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.C6       net (fanout=2)     e  0.588   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_74
    SLICE_X2Y29.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<7>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.C6       net (fanout=2)     e  0.653   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>
    SLICE_X2Y26.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C4       net (fanout=16)    e  0.981   mM/weightUpdateMod1/multR/multRes<7>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B6       net (fanout=7)     e  0.999   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B5       net (fanout=2)     e  1.235   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D6       net (fanout=2)     e  0.590   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B6       net (fanout=2)     e  0.587   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A6       net (fanout=4)     e  0.715   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D6       net (fanout=1)     e  0.598   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.097ns (25.137ns logic, 33.960ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.093ns (Levels of Logic = 42)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)    e  0.883   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B2       net (fanout=5)     e  1.821   t/weightDKMult1/multRes<8>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A6       net (fanout=9)     e  0.586   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C6       net (fanout=15)    e  0.598   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)     e  0.870   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.DX       net (fanout=2)     e  1.067   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Tdxcy                 0.121   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.AMUX     Tcina                 0.210   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.C6       net (fanout=2)     e  0.588   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_74
    SLICE_X2Y29.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<7>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.C6       net (fanout=2)     e  0.653   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>
    SLICE_X2Y26.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C4       net (fanout=16)    e  0.981   mM/weightUpdateMod1/multR/multRes<7>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B6       net (fanout=7)     e  0.999   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B5       net (fanout=2)     e  1.235   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D6       net (fanout=2)     e  0.590   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B6       net (fanout=2)     e  0.587   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A6       net (fanout=4)     e  0.715   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D6       net (fanout=1)     e  0.598   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.093ns (25.053ns logic, 34.040ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point mR/w1Stor_7 (SLICE_X20Y21.B6), 87847333076367999000 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.126ns (Levels of Logic = 42)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)     e  0.611   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C6      net (fanout=2)     e  0.565   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D6      net (fanout=7)     e  0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B6      net (fanout=1)     e  0.574   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.126ns (25.646ns logic, 33.480ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.098ns (Levels of Logic = 42)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M7        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B3      net (fanout=12)    e  1.609   t/weightDKMult2/multRes<7>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)     e  0.611   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C6      net (fanout=2)     e  0.565   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D6      net (fanout=7)     e  0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B6      net (fanout=1)     e  0.574   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.098ns (25.646ns logic, 33.452ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      59.096ns (Levels of Logic = 42)
  Clock Path Skew:      -0.196ns (3.530 - 3.726)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.BMUX     Topab                 0.532   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.B5       net (fanout=1)     e  0.602   mL/weight1/ADDERTREE_INTERNAL_Madd_11
    SLICE_X12Y4.BMUX     Topbb                 0.464   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A6       net (fanout=7)     e  0.623   mL/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)     e  0.611   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C6      net (fanout=2)     e  0.565   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D6      net (fanout=7)     e  0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B6      net (fanout=1)     e  0.574   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     59.096ns (25.730ns logic, 33.366ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_From_CLK_TO_Update = MAXDELAY FROM TIMEGRP "clk" TO TIMEGRP "update" 70 ns;
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_4 (SLICE_X6Y16.A4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.BMUX     Topab                 0.272   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.BX      net (fanout=2)     e  0.680   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<7>
    SLICE_X10Y16.COUT    Tbxcy                 0.101   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.A4       net (fanout=7)     e  0.654   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.238   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<4>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_4
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (1.828ns logic, 4.786ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      6.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.CMUX     Topac                 0.330   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.CX      net (fanout=2)     e  0.666   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<8>
    SLICE_X10Y16.COUT    Tcxcy                 0.062   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.A4       net (fanout=7)     e  0.654   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.238   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<4>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_4
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (1.847ns logic, 4.772ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      6.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.COUT     Topcya                0.272   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.AMUX     Tcina                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_xor<11>
    SLICE_X10Y17.A6      net (fanout=2)     e  0.555   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>
    SLICE_X10Y17.BMUX    Topab                 0.267   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>_rt
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.A4       net (fanout=7)     e  0.654   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.238   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<4>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_4
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (1.965ns logic, 4.661ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_5 (SLICE_X6Y16.A4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.637ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.BMUX     Topab                 0.272   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.BX      net (fanout=2)     e  0.680   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<7>
    SLICE_X10Y16.COUT    Tbxcy                 0.101   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.A4       net (fanout=7)     e  0.654   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.261   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<4>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_5
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (1.851ns logic, 4.786ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_5 (SLICE_X6Y16.A4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.642ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.CMUX     Topac                 0.330   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.CX      net (fanout=2)     e  0.666   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<8>
    SLICE_X10Y16.COUT    Tcxcy                 0.062   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.A4       net (fanout=7)     e  0.654   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.261   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<4>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_5
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (1.870ns logic, 4.772ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_5 (SLICE_X6Y16.A4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.649ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.COUT     Topcya                0.272   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.AMUX     Tcina                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_xor<11>
    SLICE_X10Y17.A6      net (fanout=2)     e  0.555   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>
    SLICE_X10Y17.BMUX    Topab                 0.267   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>_rt
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.A4       net (fanout=7)     e  0.654   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.261   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<4>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_5
    -------------------------------------------------  ---------------------------
    Total                                      6.649ns (1.988ns logic, 4.661ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_1 (SLICE_X6Y15.B4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.BMUX     Topab                 0.272   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.BX      net (fanout=2)     e  0.680   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<7>
    SLICE_X10Y16.COUT    Tbxcy                 0.101   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.B4       net (fanout=7)     e  0.701   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.234   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<1>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_1
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (1.824ns logic, 4.833ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_1 (SLICE_X6Y15.B4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.662ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.CMUX     Topac                 0.330   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.CX      net (fanout=2)     e  0.666   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<8>
    SLICE_X10Y16.COUT    Tcxcy                 0.062   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.B4       net (fanout=7)     e  0.701   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.234   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<1>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_1
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (1.843ns logic, 4.819ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_1 (SLICE_X6Y15.B4), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      6.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.001ns (2.861 - 2.860)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A6       net (fanout=72)    e  1.784   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.A6       net (fanout=2)     e  0.534   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.COUT     Topcya                0.272   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_lut<6>1_INV_0
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.AMUX     Tcina                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_xor<11>
    SLICE_X10Y17.A6      net (fanout=2)     e  0.555   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>
    SLICE_X10Y17.BMUX    Topab                 0.267   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>_rt
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B2       net (fanout=5)     e  1.131   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.B4       net (fanout=7)     e  0.701   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.234   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<1>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_1
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (1.961ns logic, 4.708ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_update = PERIOD TIMEGRP "update" 200 ns HIGH 50% 
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 489485081432305050000000 paths analyzed, 1036 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 122.318ns.
--------------------------------------------------------------------------------

Paths for end point mR/w1Stor_7 (SLICE_X20Y21.D6), 1862129822916490800000 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      61.098ns (Levels of Logic = 43)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.COUT    Topcyc                0.328   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X22Y23.C6      net (fanout=2)     e  0.794   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_74
    SLICE_X22Y23.DMUX    Topcd                 0.493   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<7>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y21.B6      net (fanout=2)     e  0.587   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X22Y21.BMUX    Topbb                 0.428   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X20Y24.A6      net (fanout=4)     e  0.794   mR/weightUpdateMod1/multAll/multRes<8>
    SLICE_X20Y24.A       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X20Y21.D6      net (fanout=1)     e  0.654   N221
    SLICE_X20Y21.CLK     Tas                   0.456   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     61.098ns (24.202ns logic, 36.896ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      61.079ns (Levels of Logic = 43)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B4       net (fanout=9)     e  0.815   mL/weight0/ADDERTREE_INTERNAL_Madd_03
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.COUT    Topcyc                0.328   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X22Y23.C6      net (fanout=2)     e  0.794   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_74
    SLICE_X22Y23.DMUX    Topcd                 0.493   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<7>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y21.B6      net (fanout=2)     e  0.587   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X22Y21.BMUX    Topbb                 0.428   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X20Y24.A6      net (fanout=4)     e  0.794   mR/weightUpdateMod1/multAll/multRes<8>
    SLICE_X20Y24.A       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X20Y21.D6      net (fanout=1)     e  0.654   N221
    SLICE_X20Y21.CLK     Tas                   0.456   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     61.079ns (24.240ns logic, 36.839ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      61.070ns (Levels of Logic = 43)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M7        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B3      net (fanout=12)    e  1.609   t/weightDKMult2/multRes<7>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.COUT    Topcyc                0.328   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X20Y26.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X22Y23.C6      net (fanout=2)     e  0.794   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_74
    SLICE_X22Y23.DMUX    Topcd                 0.493   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<7>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y21.B6      net (fanout=2)     e  0.587   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X22Y21.BMUX    Topbb                 0.428   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X20Y24.A6      net (fanout=4)     e  0.794   mR/weightUpdateMod1/multAll/multRes<8>
    SLICE_X20Y24.A       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X20Y21.D6      net (fanout=1)     e  0.654   N221
    SLICE_X20Y21.CLK     Tas                   0.456   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     61.070ns (24.202ns logic, 36.868ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mM/w1Stor_7 (SLICE_X2Y21.D6), 1862129822916490800000 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      60.996ns (Levels of Logic = 42)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B7        net (fanout=16)    e  0.917   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B2       net (fanout=5)     e  1.821   t/weightDKMult1/multRes<8>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A6       net (fanout=9)     e  0.586   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C6       net (fanout=15)    e  0.598   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)     e  0.870   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.DX       net (fanout=2)     e  1.067   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Tdxcy                 0.121   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.AMUX     Tcina                 0.210   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.C6       net (fanout=2)     e  0.588   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_74
    SLICE_X2Y29.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<7>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.C6       net (fanout=2)     e  0.653   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>
    SLICE_X2Y26.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C4       net (fanout=16)    e  0.981   mM/weightUpdateMod1/multR/multRes<7>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B6       net (fanout=7)     e  0.999   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B5       net (fanout=2)     e  1.235   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D6       net (fanout=2)     e  0.590   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B6       net (fanout=2)     e  0.587   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A6       net (fanout=4)     e  0.715   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D6       net (fanout=1)     e  0.598   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     60.996ns (23.785ns logic, 37.211ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      60.977ns (Levels of Logic = 42)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B4       net (fanout=9)     e  0.815   mL/weight0/ADDERTREE_INTERNAL_Madd_03
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B7        net (fanout=16)    e  0.917   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B2       net (fanout=5)     e  1.821   t/weightDKMult1/multRes<8>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A6       net (fanout=9)     e  0.586   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C6       net (fanout=15)    e  0.598   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)     e  0.870   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.DX       net (fanout=2)     e  1.067   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Tdxcy                 0.121   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.AMUX     Tcina                 0.210   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.C6       net (fanout=2)     e  0.588   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_74
    SLICE_X2Y29.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<7>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.C6       net (fanout=2)     e  0.653   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>
    SLICE_X2Y26.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C4       net (fanout=16)    e  0.981   mM/weightUpdateMod1/multR/multRes<7>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B6       net (fanout=7)     e  0.999   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B5       net (fanout=2)     e  1.235   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D6       net (fanout=2)     e  0.590   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B6       net (fanout=2)     e  0.587   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A6       net (fanout=4)     e  0.715   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D6       net (fanout=1)     e  0.598   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     60.977ns (23.823ns logic, 37.154ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      60.962ns (Levels of Logic = 42)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)    e  0.883   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B2       net (fanout=5)     e  1.821   t/weightDKMult1/multRes<8>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A6       net (fanout=9)     e  0.586   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C6       net (fanout=15)    e  0.598   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)     e  0.870   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.DX       net (fanout=2)     e  1.067   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Tdxcy                 0.121   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)     e  0.003   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.AMUX     Tcina                 0.210   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.C6       net (fanout=2)     e  0.588   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_74
    SLICE_X2Y29.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<7>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.C6       net (fanout=2)     e  0.653   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>
    SLICE_X2Y26.CMUX     Topcc                 0.469   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<7>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C4       net (fanout=16)    e  0.981   mM/weightUpdateMod1/multR/multRes<7>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B6       net (fanout=7)     e  0.999   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B5       net (fanout=2)     e  1.235   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D6       net (fanout=2)     e  0.590   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B6       net (fanout=2)     e  0.587   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A6       net (fanout=4)     e  0.715   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D6       net (fanout=1)     e  0.598   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     60.962ns (23.785ns logic, 37.177ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point mR/w1Stor_7 (SLICE_X20Y21.B6), 103393293044963490000 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      60.995ns (Levels of Logic = 42)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)     e  0.611   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C6      net (fanout=2)     e  0.565   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D6      net (fanout=7)     e  0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B6      net (fanout=1)     e  0.574   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     60.995ns (24.378ns logic, 36.617ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      60.976ns (Levels of Logic = 42)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B4       net (fanout=9)     e  0.815   mL/weight0/ADDERTREE_INTERNAL_Madd_03
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M8        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B2      net (fanout=5)     e  1.637   t/weightDKMult2/multRes<8>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)     e  0.611   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C6      net (fanout=2)     e  0.565   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D6      net (fanout=7)     e  0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B6      net (fanout=1)     e  0.574   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     60.976ns (24.416ns logic, 36.560ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      60.967ns (Levels of Logic = 42)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    SLICE_X0Y12.D6       net (fanout=11)    e  0.553   Output_2_OBUF
    SLICE_X0Y12.D        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW1
    SLICE_X4Y12.A5       net (fanout=3)     e  0.907   N557
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C6       net (fanout=9)     e  0.598   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)     e  0.616   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=4)     e  1.589   t/deltaKMult/multRes<10>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C5       net (fanout=2)     e  0.656   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B15       net (fanout=16)    e  1.397   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M7        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B3      net (fanout=12)    e  1.609   t/weightDKMult2/multRes<7>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A6      net (fanout=9)     e  0.531   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X12Y37.D6      net (fanout=18)    e  0.553   t/weightDKMult2/Mmux_output82
    SLICE_X12Y37.D       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.AX      net (fanout=1)     e  0.693   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BMUX    Taxb                  0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y35.D6      net (fanout=2)     e  0.619   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X16Y35.DMUX    Topdd                 0.463   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X16Y32.B6      net (fanout=2)     e  0.824   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_64
    SLICE_X16Y32.COUT    Topcyb                0.483   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<6>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)     e  0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.AMUX    Tcina                 0.220   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.A6      net (fanout=2)     e  0.776   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>
    SLICE_X18Y31.CMUX    Topac                 0.636   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<9>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D6      net (fanout=30)    e  0.907   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)     e  0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C6      net (fanout=2)     e  1.009   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)     e  0.611   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C6      net (fanout=2)     e  0.565   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D6      net (fanout=7)     e  0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B6      net (fanout=1)     e  0.574   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     60.967ns (24.378ns logic, 36.589ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_update = PERIOD TIMEGRP "update" 200 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point mM/weightIn1_2 (SLICE_X2Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      100.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mM/w1Stor_2 (FF)
  Destination:          mM/weightIn1_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG rising at 200.000ns
  Destination Clock:    update_IBUF_BUFG falling at 100.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mM/w1Stor_2 to mM/weightIn1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.CQ       Tcko                  0.200   mM/w1Stor<3>
                                                       mM/w1Stor_2
    SLICE_X2Y19.CX       net (fanout=1)     e  0.442   mM/w1Stor<2>
    SLICE_X2Y19.CLK      Tckdi       (-Th)    -0.048   mM/weightIn1<3>
                                                       mM/weightIn1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.248ns logic, 0.442ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point mM/weightIn1_3 (SLICE_X2Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      100.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mM/w1Stor_3 (FF)
  Destination:          mM/weightIn1_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG rising at 200.000ns
  Destination Clock:    update_IBUF_BUFG falling at 100.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mM/w1Stor_3 to mM/weightIn1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.DQ       Tcko                  0.200   mM/w1Stor<3>
                                                       mM/w1Stor_3
    SLICE_X2Y19.DX       net (fanout=1)     e  0.442   mM/w1Stor<3>
    SLICE_X2Y19.CLK      Tckdi       (-Th)    -0.048   mM/weightIn1<3>
                                                       mM/weightIn1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.248ns logic, 0.442ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point mM/weightIn1_6 (SLICE_X2Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      100.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mM/w1Stor_6 (FF)
  Destination:          mM/weightIn1_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         update_IBUF_BUFG rising at 200.000ns
  Destination Clock:    update_IBUF_BUFG falling at 100.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mM/w1Stor_6 to mM/weightIn1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.CQ       Tcko                  0.200   mM/w1Stor<7>
                                                       mM/w1Stor_6
    SLICE_X2Y22.CX       net (fanout=1)     e  0.442   mM/w1Stor<6>
    SLICE_X2Y22.CLK      Tckdi       (-Th)    -0.048   mM/weightIn1<7>
                                                       mM/weightIn1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.248ns logic, 0.442ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_update = PERIOD TIMEGRP "update" 200 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 197.334ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: update_IBUF_BUFG/I0
  Logical resource: update_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: update_IBUF
--------------------------------------------------------------------------------
Slack: 199.520ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/w0Stor<3>/CLK
  Logical resource: t/w0Stor_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: update_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 199.520ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/w0Stor<3>/CLK
  Logical resource: t/w0Stor_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: update_IBUF_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "corrOut" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.547ns.
--------------------------------------------------------------------------------

Paths for end point corrOut_result_0 (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.547ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               corrOut<0> (PAD)
  Destination:          corrOut_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 2)
  Clock Path Delay:     3.579ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: corrOut<0> to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.037   corrOut<0>
                                                       corrOut<0>
                                                       corrOut_0_IBUF
                                                       ProtoComp73.IMUX.3
    ILOGIC_X2Y0.D        net (fanout=1)     e  0.233   corrOut_0_IBUF
    ILOGIC_X2Y0.CLK0     Tidock                1.723   corrOut_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC.2
                                                       corrOut_result_0
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (2.760ns logic, 0.233ns route)
                                                       (92.2% logic, 7.8% route)

  Minimum Clock Path at Slow Process Corner: clk to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X2Y0.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.099ns logic, 2.480ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_1 (ILOGIC_X1Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.547ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               corrOut<1> (PAD)
  Destination:          corrOut_result_1 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 2)
  Clock Path Delay:     3.579ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: corrOut<1> to corrOut_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P41.I                Tiopi                 1.037   corrOut<1>
                                                       corrOut<1>
                                                       corrOut_1_IBUF
                                                       ProtoComp73.IMUX.4
    ILOGIC_X1Y1.D        net (fanout=1)     e  0.233   corrOut_1_IBUF
    ILOGIC_X1Y1.CLK0     Tidock                1.723   corrOut_result<1>
                                                       ProtoComp75.D2OFFBYP_SRC.3
                                                       corrOut_result_1
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (2.760ns logic, 0.233ns route)
                                                       (92.2% logic, 7.8% route)

  Minimum Clock Path at Slow Process Corner: clk to corrOut_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y1.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.099ns logic, 2.480ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_2 (ILOGIC_X1Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.547ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               corrOut<2> (PAD)
  Destination:          corrOut_result_2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 2)
  Clock Path Delay:     3.579ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: corrOut<2> to corrOut_result_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.037   corrOut<2>
                                                       corrOut<2>
                                                       corrOut_2_IBUF
                                                       ProtoComp73.IMUX.5
    ILOGIC_X1Y0.D        net (fanout=1)     e  0.233   corrOut_2_IBUF
    ILOGIC_X1Y0.CLK0     Tidock                1.723   corrOut_result<2>
                                                       ProtoComp75.D2OFFBYP_SRC.4
                                                       corrOut_result_2
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (2.760ns logic, 0.233ns route)
                                                       (92.2% logic, 7.8% route)

  Minimum Clock Path at Slow Process Corner: clk to corrOut_result_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y0.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.099ns logic, 2.480ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "corrOut" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point corrOut_result_3 (ILOGIC_X1Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               corrOut<3> (PAD)
  Destination:          corrOut_result_3 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 2)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: corrOut<3> to corrOut_result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P39.I                Tiopi                 0.321   corrOut<3>
                                                       corrOut<3>
                                                       corrOut_3_IBUF
                                                       ProtoComp73.IMUX.6
    ILOGIC_X1Y3.D        net (fanout=1)     e  0.172   corrOut_3_IBUF
    ILOGIC_X1Y3.CLK0     Tiockd      (-Th)    -0.630   corrOut_result<3>
                                                       ProtoComp75.D2OFFBYP_SRC.5
                                                       corrOut_result_3
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.951ns logic, 0.172ns route)
                                                       (84.7% logic, 15.3% route)

  Maximum Clock Path at Fast Process Corner: clk to corrOut_result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.430ns logic, 2.480ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_4 (ILOGIC_X1Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               corrOut<4> (PAD)
  Destination:          corrOut_result_4 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 2)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: corrOut<4> to corrOut_result_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P38.I                Tiopi                 0.321   corrOut<4>
                                                       corrOut<4>
                                                       corrOut_4_IBUF
                                                       ProtoComp73.IMUX.7
    ILOGIC_X1Y2.D        net (fanout=1)     e  0.172   corrOut_4_IBUF
    ILOGIC_X1Y2.CLK0     Tiockd      (-Th)    -0.630   corrOut_result<4>
                                                       ProtoComp75.D2OFFBYP_SRC.6
                                                       corrOut_result_4
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.951ns logic, 0.172ns route)
                                                       (84.7% logic, 15.3% route)

  Maximum Clock Path at Fast Process Corner: clk to corrOut_result_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y2.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.430ns logic, 2.480ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_0 (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.235ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               corrOut<0> (PAD)
  Destination:          corrOut_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 2)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: corrOut<0> to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 0.321   corrOut<0>
                                                       corrOut<0>
                                                       corrOut_0_IBUF
                                                       ProtoComp73.IMUX.3
    ILOGIC_X2Y0.D        net (fanout=1)     e  0.233   corrOut_0_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -0.630   corrOut_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC.2
                                                       corrOut_result_0
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.951ns logic, 0.233ns route)
                                                       (80.3% logic, 19.7% route)

  Maximum Clock Path at Fast Process Corner: clk to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X2Y0.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.430ns logic, 2.480ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "Input" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.608ns.
--------------------------------------------------------------------------------

Paths for end point input_result_0 (ILOGIC_X7Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Input<0> (PAD)
  Destination:          input_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 2)
  Clock Path Delay:     3.579ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Input<0> to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 1.037   Input<0>
                                                       Input<0>
                                                       Input_0_IBUF
                                                       ProtoComp73.IMUX.1
    ILOGIC_X7Y3.D        net (fanout=1)     e  0.172   Input_0_IBUF
    ILOGIC_X7Y3.CLK0     Tidock                1.723   input_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC
                                                       input_result_0
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (2.760ns logic, 0.172ns route)
                                                       (94.1% logic, 5.9% route)

  Minimum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.099ns logic, 2.480ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point input_result_1 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Input<1> (PAD)
  Destination:          input_result_1 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 2)
  Clock Path Delay:     3.579ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Input<1> to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 1.037   Input<1>
                                                       Input<1>
                                                       Input_1_IBUF
                                                       ProtoComp73.IMUX.2
    ILOGIC_X7Y2.D        net (fanout=1)     e  0.172   Input_1_IBUF
    ILOGIC_X7Y2.CLK0     Tidock                1.723   input_result<1>
                                                       ProtoComp75.D2OFFBYP_SRC.1
                                                       input_result_1
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (2.760ns logic, 0.172ns route)
                                                       (94.1% logic, 5.9% route)

  Minimum Clock Path at Slow Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.099ns logic, 2.480ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "Input" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point input_result_0 (ILOGIC_X7Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Input<0> (PAD)
  Destination:          input_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 2)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Input<0> to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.321   Input<0>
                                                       Input<0>
                                                       Input_0_IBUF
                                                       ProtoComp73.IMUX.1
    ILOGIC_X7Y3.D        net (fanout=1)     e  0.172   Input_0_IBUF
    ILOGIC_X7Y3.CLK0     Tiockd      (-Th)    -0.630   input_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC
                                                       input_result_0
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.951ns logic, 0.172ns route)
                                                       (84.7% logic, 15.3% route)

  Maximum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.430ns logic, 2.480ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point input_result_1 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Input<1> (PAD)
  Destination:          input_result_1 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 2)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Input<1> to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   Input<1>
                                                       Input<1>
                                                       Input_1_IBUF
                                                       ProtoComp73.IMUX.2
    ILOGIC_X7Y2.D        net (fanout=1)     e  0.172   Input_1_IBUF
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   input_result<1>
                                                       ProtoComp75.D2OFFBYP_SRC.1
                                                       input_result_1
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.951ns logic, 0.172ns route)
                                                       (84.7% logic, 15.3% route)

  Maximum Clock Path at Fast Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.430ns logic, 2.480ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "update" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 100 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "Output" OFFSET = OUT 50 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 19340480820 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  37.262ns.
--------------------------------------------------------------------------------

Paths for end point Output<2> (P59.PAD), 3877618896 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.738ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.497ns (Levels of Logic = 21)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 2.342   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     33.497ns (13.139ns logic, 20.358ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.768ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.467ns (Levels of Logic = 21)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.BMUX     Topab                 0.532   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.B5       net (fanout=1)     e  0.602   mL/weight1/ADDERTREE_INTERNAL_Madd_11
    SLICE_X12Y4.BMUX     Topbb                 0.464   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A6       net (fanout=7)     e  0.623   mL/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 2.342   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     33.467ns (13.223ns logic, 20.244ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.810ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_1 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.425ns (Levels of Logic = 21)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_1 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   input_result<1>
                                                       input_result_1
    SLICE_X14Y3.A4       net (fanout=72)    e  0.698   input_result<1>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 2.342   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     33.425ns (13.219ns logic, 20.206ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point Output<3> (P61.PAD), 3721493982 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.964ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.271ns (Levels of Logic = 20)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.BX       net (fanout=2)     e  0.719   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Taxc                  0.376   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B3       net (fanout=9)     e  1.205   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)     e  4.141   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     33.271ns (12.665ns logic, 20.606ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.992ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.243ns (Levels of Logic = 21)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.COUT    Topcyd                0.290   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.CIN     net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.AMUX    Tcina                 0.210   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A4       net (fanout=1)     e  1.017   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B5       net (fanout=2)     e  0.462   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.BX       net (fanout=2)     e  0.719   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Taxc                  0.376   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B3       net (fanout=9)     e  1.205   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)     e  4.141   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     33.243ns (12.837ns logic, 20.406ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.994ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.241ns (Levels of Logic = 20)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.BMUX     Topab                 0.532   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.B5       net (fanout=1)     e  0.602   mL/weight1/ADDERTREE_INTERNAL_Madd_11
    SLICE_X12Y4.BMUX     Topbb                 0.464   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A6       net (fanout=7)     e  0.623   mL/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.BX       net (fanout=2)     e  0.719   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Taxc                  0.376   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B3       net (fanout=9)     e  1.205   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)     e  4.141   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     33.241ns (12.749ns logic, 20.492ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point Output<1> (P58.PAD), 4123241304 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.109ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.126ns (Levels of Logic = 21)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)    e  0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)     e  0.416   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     33.126ns (13.008ns logic, 20.118ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.137ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.098ns (Levels of Logic = 22)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.A5       net (fanout=1)     e  0.486   mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X12Y4.AMUX     Topaa                 0.456   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A5       net (fanout=9)     e  0.853   mL/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.COUT    Topcyd                0.290   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.CIN     net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.AMUX    Tcina                 0.210   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A4       net (fanout=1)     e  1.017   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B5       net (fanout=2)     e  0.462   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)    e  0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)     e  0.416   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     33.098ns (13.180ns logic, 19.918ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.139ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      33.096ns (Levels of Logic = 21)
  Clock Path Delay:     3.726ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.246ns logic, 2.480ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X12Y2.A4       net (fanout=72)    e  0.690   input_result<0>
    SLICE_X12Y2.BMUX     Topab                 0.532   mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight1/Mmux_o411
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X12Y4.B5       net (fanout=1)     e  0.602   mL/weight1/ADDERTREE_INTERNAL_Madd_11
    SLICE_X12Y4.BMUX     Topbb                 0.464   mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X14Y0.A6       net (fanout=7)     e  0.623   mL/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X14Y0.A        Tilo                  0.235   N64
                                                       mL/weight1/Mmux_output21
    SLICE_X14Y6.B3       net (fanout=1)     e  1.024   mL/weightOut1<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)    e  0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)     e  0.416   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     33.096ns (13.092ns logic, 20.004ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "Output" OFFSET = OUT 50 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point Output<0> (P57.PAD), 4123632912 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  17.339ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.518ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.COUT     Topcyc                0.195   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y6.CIN      net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd16_cy<0>3
    SLICE_X22Y6.CMUX     Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_516
                                                       mR/ADDERTREE_INTERNAL_Madd16_xor<0>_6
    SLICE_X22Y10.C6      net (fanout=2)     e  0.799   mR/ADDERTREE_INTERNAL_Madd_616
    SLICE_X22Y10.CMUX    Topcc                 0.272   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_lut<6>
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B4       net (fanout=9)     e  0.944   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)    e  3.779   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     14.518ns (3.633ns logic, 10.885ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  17.336ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.515ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.DQ       Tad_logic             0.481   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_316_rt
    SLICE_X22Y9.D6       net (fanout=2)     e  0.601   mR/ADDERTREE_INTERNAL_Madd_316
    SLICE_X22Y9.COUT     Topcyd                0.181   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_lut<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CMUX    Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B4       net (fanout=9)     e  0.944   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)    e  3.779   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     14.515ns (3.828ns logic, 10.687ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  17.325ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.504ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.DQ       Tad_logic             0.481   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_316_rt
    SLICE_X22Y9.DX       net (fanout=2)     e  0.712   mR/ADDERTREE_INTERNAL_Madd_316
    SLICE_X22Y9.COUT     Tdxcy                 0.059   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CMUX    Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B4       net (fanout=9)     e  0.944   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)    e  3.779   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     14.504ns (3.706ns logic, 10.798ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point Output<2> (P59.PAD), 3877618896 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  17.414ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.593ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.COUT     Topcyc                0.195   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y6.CIN      net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd16_cy<0>3
    SLICE_X22Y6.CMUX     Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_516
                                                       mR/ADDERTREE_INTERNAL_Madd16_xor<0>_6
    SLICE_X22Y10.C6      net (fanout=2)     e  0.799   mR/ADDERTREE_INTERNAL_Madd_616
    SLICE_X22Y10.CMUX    Topcc                 0.272   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_lut<6>
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A6       net (fanout=9)     e  0.787   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     14.593ns (3.633ns logic, 10.960ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  17.411ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.590ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.DQ       Tad_logic             0.481   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_316_rt
    SLICE_X22Y9.D6       net (fanout=2)     e  0.601   mR/ADDERTREE_INTERNAL_Madd_316
    SLICE_X22Y9.COUT     Topcyd                0.181   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_lut<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CMUX    Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A6       net (fanout=9)     e  0.787   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     14.590ns (3.828ns logic, 10.762ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  17.400ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.579ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.DQ       Tad_logic             0.481   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_316_rt
    SLICE_X22Y9.DX       net (fanout=2)     e  0.712   mR/ADDERTREE_INTERNAL_Madd_316
    SLICE_X22Y9.COUT     Tdxcy                 0.059   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CMUX    Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A6       net (fanout=9)     e  0.787   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     14.579ns (3.706ns logic, 10.873ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point Output<1> (P58.PAD), 4123241304 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  17.419ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.598ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.COUT     Topcyc                0.195   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y6.CIN      net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd16_cy<0>3
    SLICE_X22Y6.CMUX     Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_516
                                                       mR/ADDERTREE_INTERNAL_Madd16_xor<0>_6
    SLICE_X22Y10.C6      net (fanout=2)     e  0.799   mR/ADDERTREE_INTERNAL_Madd_616
    SLICE_X22Y10.CMUX    Topcc                 0.272   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_lut<6>
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.B4       net (fanout=9)     e  0.964   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y11.B        Tilo                  0.156   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 1.038   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     14.598ns (3.633ns logic, 10.965ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  17.416ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.595ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.DQ       Tad_logic             0.481   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_316_rt
    SLICE_X22Y9.D6       net (fanout=2)     e  0.601   mR/ADDERTREE_INTERNAL_Madd_316
    SLICE_X22Y9.COUT     Topcyd                0.181   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_lut<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CMUX    Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.B4       net (fanout=9)     e  0.964   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y11.B        Tilo                  0.156   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 1.038   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     14.595ns (3.828ns logic, 10.767ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  17.405ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      14.584ns (Levels of Logic = 11)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)     e  0.906   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)     e  1.574   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.380ns logic, 2.480ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X21Y5.D1       net (fanout=72)    e  1.554   input_result<0>
    SLICE_X21Y5.D        Tilo                  0.156   mR/weightOut1<2>
                                                       mR/weight1/Mmux_output31
    SLICE_X22Y5.C3       net (fanout=1)     e  0.593   mR/weightOut1<2>
    SLICE_X22Y5.DQ       Tad_logic             0.481   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_316_rt
    SLICE_X22Y9.DX       net (fanout=2)     e  0.712   mR/ADDERTREE_INTERNAL_Madd_316
    SLICE_X22Y9.COUT     Tdxcy                 0.059   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CIN     net (fanout=1)     e  0.003   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X22Y10.CMUX    Tcinc                 0.149   mR/ADDERTREE_INTERNAL_Madd_720
                                                       mR/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X15Y8.B3       net (fanout=11)    e  0.996   mR/ADDERTREE_INTERNAL_Madd_620
    SLICE_X15Y8.B        Tilo                  0.156   mR_N17
                                                       mR_sig/Mram_output211
    SLICE_X9Y10.B5       net (fanout=7)     e  0.894   mROut<0>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A2       net (fanout=9)     e  0.948   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.B4       net (fanout=9)     e  0.964   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y11.B        Tilo                  0.156   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 1.038   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     14.584ns (3.706ns logic, 10.878ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" 
"FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 72 paths analyzed, 72 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.548ns.
--------------------------------------------------------------------------------

Paths for end point mL/weightIn0_2 (SLICE_X17Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.452ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               update (PAD)
  Destination:          mL/weightIn0_2 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      8.022ns (Levels of Logic = 2)
  Clock Path Delay:     3.530ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: update to mL/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)     e  4.111   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.259   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X17Y58.CE      net (fanout=18)    e  2.207   mL/update_inv
    SLICE_X17Y58.CLK     Tceck                 0.408   mL/weightIn0<3>
                                                       mL/weightIn0_2
    -------------------------------------------------  ---------------------------
    Total                                      8.022ns (1.704ns logic, 6.318ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: update to mL/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.099ns logic, 2.431ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mL/weightIn0_1 (SLICE_X17Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               update (PAD)
  Destination:          mL/weightIn0_1 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      8.004ns (Levels of Logic = 2)
  Clock Path Delay:     3.530ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: update to mL/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)     e  4.111   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.259   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X17Y58.CE      net (fanout=18)    e  2.207   mL/update_inv
    SLICE_X17Y58.CLK     Tceck                 0.390   mL/weightIn0<3>
                                                       mL/weightIn0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.004ns (1.686ns logic, 6.318ns route)
                                                       (21.1% logic, 78.9% route)

  Minimum Clock Path at Slow Process Corner: update to mL/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.099ns logic, 2.431ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mL/weightIn0_3 (SLICE_X17Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               update (PAD)
  Destination:          mL/weightIn0_3 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      7.996ns (Levels of Logic = 2)
  Clock Path Delay:     3.530ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: update to mL/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)     e  4.111   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.259   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X17Y58.CE      net (fanout=18)    e  2.207   mL/update_inv
    SLICE_X17Y58.CLK     Tceck                 0.382   mL/weightIn0<3>
                                                       mL/weightIn0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (1.678ns logic, 6.318ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: update to mL/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.099ns logic, 2.431ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" "FALLING";
--------------------------------------------------------------------------------

Paths for end point t/weightIn0_1 (SLICE_X12Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      95.921ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               update (PAD)
  Destination:          t/weightIn0_1 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          94.000ns
  Data Path Delay:      5.654ns (Levels of Logic = 2)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: update to t/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)     e  4.111   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.244   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X12Y32.CE      net (fanout=18)    e  0.789   mL/update_inv
    SLICE_X12Y32.CLK     Tckce       (-Th)     0.392   t/weightIn0<3>
                                                       t/weightIn0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (0.754ns logic, 4.900ns route)
                                                       (13.3% logic, 86.7% route)

  Maximum Clock Path at Slow Process Corner: update to t/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X12Y32.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point t/weightIn0_3 (SLICE_X12Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      95.933ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               update (PAD)
  Destination:          t/weightIn0_3 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          94.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 2)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: update to t/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)     e  4.111   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.244   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X12Y32.CE      net (fanout=18)    e  0.789   mL/update_inv
    SLICE_X12Y32.CLK     Tckce       (-Th)     0.380   t/weightIn0<3>
                                                       t/weightIn0_3
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (0.766ns logic, 4.900ns route)
                                                       (13.5% logic, 86.5% route)

  Maximum Clock Path at Slow Process Corner: update to t/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X12Y32.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point t/weightIn0_2 (SLICE_X12Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      95.936ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               update (PAD)
  Destination:          t/weightIn0_2 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          94.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: update to t/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)     e  4.111   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.244   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X12Y32.CE      net (fanout=18)    e  0.789   mL/update_inv
    SLICE_X12Y32.CLK     Tckce       (-Th)     0.377   t/weightIn0<3>
                                                       t/weightIn0_2
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (0.769ns logic, 4.900ns route)
                                                       (13.6% logic, 86.4% route)

  Maximum Clock Path at Slow Process Corner: update to t/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X12Y32.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 50 ns AFTER COMP "update";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 50 ns AFTER COMP "update" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 50 ns AFTER COMP "update" "FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 22763060661 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  39.099ns.
--------------------------------------------------------------------------------

Paths for end point Output<2> (P59.PAD), 4563864681 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.901ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.366ns (Levels of Logic = 21)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 2.342   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     35.366ns (11.871ns logic, 23.495ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.920ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.347ns (Levels of Logic = 21)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B4       net (fanout=9)     e  0.815   mL/weight0/ADDERTREE_INTERNAL_Madd_03
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 2.342   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     35.347ns (11.909ns logic, 23.438ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.937ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.330ns (Levels of Logic = 21)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B5       net (fanout=7)     e  0.728   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)     e  0.404   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.C6       net (fanout=15)    e  0.957   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y12.C        Tilo                  0.255   N557
                                                       t_sig/Mram_output8113_SW1
    SLICE_X0Y12.A4       net (fanout=1)     e  0.764   t_N33
    SLICE_X0Y12.A        Tilo                  0.254   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 2.342   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                     35.330ns (11.979ns logic, 23.351ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point Output<3> (P61.PAD), 4380046326 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.127ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.140ns (Levels of Logic = 20)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.BX       net (fanout=2)     e  0.719   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Taxc                  0.376   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B3       net (fanout=9)     e  1.205   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)     e  4.141   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     35.140ns (11.397ns logic, 23.743ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.146ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.121ns (Levels of Logic = 20)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B4       net (fanout=9)     e  0.815   mL/weight0/ADDERTREE_INTERNAL_Madd_03
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.BX       net (fanout=2)     e  0.719   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Taxc                  0.376   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B3       net (fanout=9)     e  1.205   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)     e  4.141   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     35.121ns (11.435ns logic, 23.686ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.155ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.112ns (Levels of Logic = 21)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.COUT    Topcyd                0.290   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.CIN     net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.AMUX    Tcina                 0.210   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A4       net (fanout=1)     e  1.017   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B5       net (fanout=2)     e  0.462   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.BX       net (fanout=2)     e  0.719   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Taxc                  0.376   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B3       net (fanout=9)     e  1.205   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)     e  4.141   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     35.112ns (11.569ns logic, 23.543ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Output<1> (P58.PAD), 4852965288 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.272ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      34.995ns (Levels of Logic = 21)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)    e  0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)     e  0.416   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     34.995ns (11.740ns logic, 23.255ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.291ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      34.976ns (Levels of Logic = 21)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B4       net (fanout=9)     e  0.815   mL/weight0/ADDERTREE_INTERNAL_Madd_03
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)     e  0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A2       net (fanout=1)     e  1.316   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B5       net (fanout=2)     e  0.462   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B6      net (fanout=2)     e  0.753   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A5      net (fanout=11)    e  2.010   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)     e  0.670   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)    e  0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)     e  0.416   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     34.976ns (11.778ns logic, 23.198ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.300ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      34.967ns (Levels of Logic = 22)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.246ns logic, 2.431ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A5       net (fanout=11)    e  3.987   mL/weightIn0<0>
    SLICE_X14Y3.AMUX     Topaa                 0.449   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.A5       net (fanout=1)     e  0.640   mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X14Y1.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X15Y5.A6       net (fanout=7)     e  0.836   mL/weight0/ADDERTREE_INTERNAL_Madd_13
    SLICE_X15Y5.A        Tilo                  0.259   mL/weightOut0<1>
                                                       mL/weight0/Mmux_output21
    SLICE_X14Y6.B2       net (fanout=1)     e  0.727   mL/weightOut0<1>
    SLICE_X14Y6.BMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.C5       net (fanout=2)     e  0.455   mL/ADDERTREE_INTERNAL_Madd161
    SLICE_X14Y6.CQ       Tad_logic             0.943   mL/ADDERTREE_INTERNAL_Madd_316
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>2
                                                       mL/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mL/ADDERTREE_INTERNAL_Madd_216_rt
    SLICE_X14Y10.C6      net (fanout=2)     e  0.806   mL/ADDERTREE_INTERNAL_Madd_216
    SLICE_X14Y10.CMUX    Topcc                 0.469   mL/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<2>
                                                       mL/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X12Y32.D6      net (fanout=18)    e  1.814   mL/ADDERTREE_INTERNAL_Madd_220
    SLICE_X12Y32.D       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411_SW0
    SLICE_X12Y32.A2      net (fanout=1)     e  1.005   mL_N10
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C6      net (fanout=11)    e  0.598   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B2      net (fanout=1)     e  2.282   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)     e  0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C4      net (fanout=1)     e  0.538   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D5      net (fanout=2)     e  0.468   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B6      net (fanout=4)     e  1.058   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)     e  0.327   t/weightOut0<3>
    SLICE_X10Y14.COUT    Topcyd                0.290   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.CIN     net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X10Y15.AMUX    Tcina                 0.210   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A4       net (fanout=1)     e  1.017   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B5       net (fanout=2)     e  0.462   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B6       net (fanout=2)     e  0.351   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)    e  0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)     e  0.416   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     34.967ns (11.912ns logic, 23.055ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 50 ns AFTER COMP "update" "FALLING";
--------------------------------------------------------------------------------

Paths for end point Output<0> (P57.PAD), 4853426733 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  12.361ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_1 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.606ns (Levels of Logic = 6)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X11Y26.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_1 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.BQ      Tcko                  0.198   t/weightIn1<3>
                                                       t/weightIn1_1
    SLICE_X10Y14.B5      net (fanout=9)     e  1.150   t/weightIn1<1>
    SLICE_X10Y14.BMUX    Topbb                 0.240   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<1>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.B4       net (fanout=1)     e  1.033   t/ADDERTREE_INTERNAL_Madd_1
    SLICE_X6Y10.COUT     Topcyb                0.259   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B4       net (fanout=9)     e  0.944   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)    e  3.779   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.606ns (2.325ns logic, 7.281ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  12.285ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_6 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.530ns (Levels of Logic = 5)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_6 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_6
    SLICE_X10Y15.C5      net (fanout=9)     e  1.156   t/weightIn1<6>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)     e  1.043   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B3       net (fanout=9)     e  0.962   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)    e  3.779   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.530ns (2.218ns logic, 7.312ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  12.270ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_6 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.515ns (Levels of Logic = 5)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_6 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_6
    SLICE_X10Y15.C5      net (fanout=9)     e  1.156   t/weightIn1<6>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)     e  1.043   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B4       net (fanout=9)     e  0.944   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)    e  3.779   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.515ns (2.221ns logic, 7.294ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point Output<2> (P59.PAD), 4563864681 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  12.449ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_1 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 6)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X11Y26.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_1 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.BQ      Tcko                  0.198   t/weightIn1<3>
                                                       t/weightIn1_1
    SLICE_X10Y14.B5      net (fanout=9)     e  1.150   t/weightIn1<1>
    SLICE_X10Y14.DMUX    Topbd                 0.352   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<1>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D4       net (fanout=1)     e  1.012   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.COUT     Topcyd                0.181   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>3
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A6       net (fanout=9)     e  0.787   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (2.359ns logic, 7.335ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  12.436ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_1 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 6)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X11Y26.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_1 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.BQ      Tcko                  0.198   t/weightIn1<3>
                                                       t/weightIn1_1
    SLICE_X10Y14.B5      net (fanout=9)     e  1.150   t/weightIn1<1>
    SLICE_X10Y14.BMUX    Topbb                 0.240   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<1>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.B4       net (fanout=1)     e  1.033   t/ADDERTREE_INTERNAL_Madd_1
    SLICE_X6Y10.COUT     Topcyb                0.259   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A6       net (fanout=9)     e  0.787   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (2.325ns logic, 7.356ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  12.345ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_6 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.590ns (Levels of Logic = 5)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_6 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_6
    SLICE_X10Y15.C5      net (fanout=9)     e  1.156   t/weightIn1<6>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)     e  1.043   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A6       net (fanout=9)     e  0.787   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)    e  4.011   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.590ns (2.221ns logic, 7.369ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point Output<1> (P58.PAD), 4852965288 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  12.441ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_1 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.686ns (Levels of Logic = 6)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X11Y26.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_1 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.BQ      Tcko                  0.198   t/weightIn1<3>
                                                       t/weightIn1_1
    SLICE_X10Y14.B5      net (fanout=9)     e  1.150   t/weightIn1<1>
    SLICE_X10Y14.BMUX    Topbb                 0.240   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<1>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.B4       net (fanout=1)     e  1.033   t/ADDERTREE_INTERNAL_Madd_1
    SLICE_X6Y10.COUT     Topcyb                0.259   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)     e  0.003   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.B4       net (fanout=9)     e  0.964   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y11.B        Tilo                  0.156   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 1.038   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.686ns (2.325ns logic, 7.361ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  12.404ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_6 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.649ns (Levels of Logic = 5)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_6 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_6
    SLICE_X10Y15.C5      net (fanout=9)     e  1.156   t/weightIn1<6>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)     e  1.043   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.B3       net (fanout=9)     e  1.021   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y11.B        Tilo                  0.156   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 1.038   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.649ns (2.218ns logic, 7.431ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  12.350ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_6 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      9.595ns (Levels of Logic = 5)
  Clock Path Delay:     2.811ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)     e  0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)    e  1.574   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.380ns logic, 2.431ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_6 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_6
    SLICE_X10Y15.C5      net (fanout=9)     e  1.156   t/weightIn1<6>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)     e  1.043   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)     e  0.372   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.B4       net (fanout=9)     e  0.964   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y11.B        Tilo                  0.156   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)    e  3.839   Output_1_OBUF
    P58.PAD              Tioop                 1.038   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.595ns (2.221ns logic, 7.374ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Input<0>    |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |clk_BUFGP         |   0.000|
Input<1>    |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |clk_BUFGP         |   0.000|
corrOut<0>  |   -0.547(R)|      SLOW  |    1.765(R)|      FAST  |clk_BUFGP         |   0.000|
corrOut<1>  |   -0.547(R)|      SLOW  |    1.765(R)|      FAST  |clk_BUFGP         |   0.000|
corrOut<2>  |   -0.547(R)|      SLOW  |    1.765(R)|      FAST  |clk_BUFGP         |   0.000|
corrOut<3>  |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |clk_BUFGP         |   0.000|
corrOut<4>  |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Output<0>   |        36.690(R)|      SLOW  |        17.325(R)|      FAST  |clk_BUFGP         |   0.000|
Output<1>   |        36.891(R)|      SLOW  |        17.405(R)|      FAST  |clk_BUFGP         |   0.000|
Output<2>   |        37.262(R)|      SLOW  |        17.400(R)|      FAST  |clk_BUFGP         |   0.000|
Output<3>   |        37.036(R)|      SLOW  |        17.658(R)|      FAST  |clk_BUFGP         |   0.000|
Output<4>   |        36.747(R)|      SLOW  |        17.434(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock update to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Output<0>   |        38.527(F)|      SLOW  |        12.270(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<1>   |        38.728(F)|      SLOW  |        12.350(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<2>   |        39.099(F)|      SLOW  |        12.345(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<3>   |        38.873(F)|      SLOW  |        12.603(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<4>   |        38.584(F)|      SLOW  |        12.379(F)|      FAST  |update_IBUF_BUFG  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock update
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   59.493|         |         |         |
update         |         |   61.159|    2.739|  -95.452|
---------------+---------+---------+---------+---------+

TIMEGRP "corrOut" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.279; Ideal Clock Offset To Actual Clock 38.814; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
corrOut<0>        |   -0.547(R)|      SLOW  |    1.765(R)|      FAST  |   10.547|   88.235|      -38.844|
corrOut<1>        |   -0.547(R)|      SLOW  |    1.765(R)|      FAST  |   10.547|   88.235|      -38.844|
corrOut<2>        |   -0.547(R)|      SLOW  |    1.765(R)|      FAST  |   10.547|   88.235|      -38.844|
corrOut<3>        |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |   10.608|   88.174|      -38.783|
corrOut<4>        |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |   10.608|   88.174|      -38.783|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.547|         -  |       1.826|         -  |   10.547|   88.174|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "Input" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.218; Ideal Clock Offset To Actual Clock 38.783; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Input<0>          |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |   10.608|   88.174|      -38.783|
Input<1>          |   -0.608(R)|      SLOW  |    1.826(R)|      FAST  |   10.608|   88.174|      -38.783|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.608|         -  |       1.826|         -  |   10.608|   88.174|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" "FALLING";
Worst Case Data Window 2.627; Ideal Clock Offset To Actual Clock 47.235; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
update            |  -95.452(F)|      SLOW  |   98.079(F)|      SLOW  |    1.452|   95.921|      -47.235|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -95.452|         -  |      98.079|         -  |    1.452|   95.921|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "Output" OFFSET = OUT 50 ns AFTER COMP "clk";
Bus Skew: 0.572 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Output<0>                                      |       36.690|      SLOW  |       17.325|      FAST  |         0.000|
Output<1>                                      |       36.891|      SLOW  |       17.405|      FAST  |         0.201|
Output<2>                                      |       37.262|      SLOW  |       17.400|      FAST  |         0.572|
Output<3>                                      |       37.036|      SLOW  |       17.658|      FAST  |         0.346|
Output<4>                                      |       36.747|      SLOW  |       17.434|      FAST  |         0.057|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 50 ns AFTER COMP "update" "FALLING";
Bus Skew: 0.572 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Output<0>                                      |       38.527|      SLOW  |       12.270|      FAST  |         0.000|
Output<1>                                      |       38.728|      SLOW  |       12.350|      FAST  |         0.201|
Output<2>                                      |       39.099|      SLOW  |       12.345|      FAST  |         0.572|
Output<3>                                      |       38.873|      SLOW  |       12.603|      FAST  |         0.346|
Output<4>                                      |       38.584|      SLOW  |       12.379|      FAST  |         0.057|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 905372395958374590000000 paths, 0 nets, and 7614 connections

Design statistics:
   Minimum period: 122.318ns{1}   (Maximum frequency:   8.175MHz)
   Maximum path delay from/to any node:  59.493ns
   Minimum input required time before clock:   4.548ns
   Minimum output required time after clock:  39.099ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 21:45:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



