<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: Reset Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___r_s_t___m_g_r___c_t_r_l.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Reset Control</div>  </div>
<div class="ingroups"><a class="el" href="group___r_s_t___m_g_r.html">Reset Manager</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This functional group provides global and selective reset control for the SoC and its constituent modules. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad5cff5af2df89bdebe7eaba8b6d98bb8"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_t___m_g_r___c_t_r_l.html#gad5cff5af2df89bdebe7eaba8b6d98bb8">alt_reset_cold_reset</a> (void)</td></tr>
<tr class="separator:gad5cff5af2df89bdebe7eaba8b6d98bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d678748e81c528fd5ecaf1b9b6dff90"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_t___m_g_r___c_t_r_l.html#ga3d678748e81c528fd5ecaf1b9b6dff90">alt_reset_warm_reset</a> (uint32_t warm_reset_delay, uint32_t nRST_pin_clk_assertion, bool sdram_refresh, bool fpga_mgr_handshake, bool fpga_handshake, bool etr_stall)</td></tr>
<tr class="separator:ga3d678748e81c528fd5ecaf1b9b6dff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc95a7b3024a7bed53740cb45d6b0d69"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_s_t___m_g_r___c_t_r_l.html#gadc95a7b3024a7bed53740cb45d6b0d69">alt_reset_warm_reset</a> (uint32_t warm_reset_delay, uint32_t nRST_pin_clk_assertion, bool sdram_refresh, bool fpga_mgr_handshake, bool scan_mgr_handshake, bool fpga_handshake, bool etr_stall)</td></tr>
<tr class="separator:gadc95a7b3024a7bed53740cb45d6b0d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad5cff5af2df89bdebe7eaba8b6d98bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_reset_cold_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initiate a cold reset of the SoC.</p>
<p>If this function is successful, then it should never return.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3d678748e81c528fd5ecaf1b9b6dff90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_reset_warm_reset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>warm_reset_delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nRST_pin_clk_assertion</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sdram_refresh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fpga_mgr_handshake</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fpga_handshake</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>etr_stall</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initiate a warm reset of the SoC.</p>
<p>Perform a hardware sequenced warm reset of the SoC. A hardware sequenced reset handshake with certain modules can optionally be requested in an attempt to ensure an orderly reset transition.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">warm_reset_delay</td><td>Specifies the number of cycles after the Reset Manager releases the Clock Manager reset before releasing any other hardware controlled resets. Value must be greater than 16 and less than 256.</td></tr>
    <tr><td class="paramname">nRST_pin_clk_assertion</td><td>Specifies that number of clock cycles (osc1_clk?) to externally assert the warm reset pin (nRST). 0 &lt;= <em>nRST_pin_clk_assertion</em> &lt;= (2**20 - 1). A value of 0 prevents any assertion of nRST.</td></tr>
    <tr><td class="paramname">sdram_refresh</td><td>Controls whether the contents of SDRAM survive a hardware sequenced warm reset. The reset manager requests the SDRAM controller to put SDRAM devices into self-refresh mode before asserting warm reset signals. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">fpga_mgr_handshake</td><td>Controls whether a handshake between the reset manager and FPGA manager occurs before a warm reset. The handshake is used to warn the FPGA manager that a warm reset is imminent so it can prepare for it by driving its output clock to a quiescent state to avoid glitches. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">fpga_handshake</td><td>Controls whether a handshake between the reset manager and the FPGA occurs before a warm reset. The handshake is used to warn the FPGA that a warm reset is imminent so that the FPGA prepare for the reset event in soft IP. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">etr_stall</td><td>Controls whether the ETR is requested to idle its AXI master interface (i.e. finish outstanding transactions and not initiate any more) to the L3 Interconnect before a warm reset. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gadc95a7b3024a7bed53740cb45d6b0d69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_reset_warm_reset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>warm_reset_delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nRST_pin_clk_assertion</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sdram_refresh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fpga_mgr_handshake</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>scan_mgr_handshake</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fpga_handshake</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>etr_stall</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initiate a warm reset of the SoC.</p>
<p>Perform a hardware sequenced warm reset of the SoC. A hardware sequenced reset handshake with certain modules can optionally be requested in an attempt to ensure an orderly reset transition.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">warm_reset_delay</td><td>Specifies the number of cycles after the Reset Manager releases the Clock Manager reset before releasing any other hardware controlled resets. Value must be greater than 16 and less than 256.</td></tr>
    <tr><td class="paramname">nRST_pin_clk_assertion</td><td>Specifies that number of clock cycles (osc1_clk?) to externally assert the warm reset pin (nRST). 0 &lt;= <em>nRST_pin_clk_assertion</em> &lt;= (2**20 - 1). A value of 0 prevents any assertion of nRST.</td></tr>
    <tr><td class="paramname">sdram_refresh</td><td>Controls whether the contents of SDRAM survive a hardware sequenced warm reset. The reset manager requests the SDRAM controller to put SDRAM devices into self-refresh mode before asserting warm reset signals. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">fpga_mgr_handshake</td><td>Controls whether a handshake between the reset manager and FPGA manager occurs before a warm reset. The handshake is used to warn the FPGA manager that a warm reset is imminent so it can prepare for it by driving its output clock to a quiescent state to avoid glitches. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">scan_mgr_handshake</td><td>Controls whether a handshake between the reset manager and scan manager occurs before a warm reset. The handshake is used to warn the scan manager that a warm reset is imminent so it can prepare for it by driving its output clock to a quiescent state to avoid glitches. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">fpga_handshake</td><td>Controls whether a handshake between the reset manager and the FPGA occurs before a warm reset. The handshake is used to warn the FPGA that a warm reset is imminent so that the FPGA prepare for the reset event in soft IP. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
    <tr><td class="paramname">etr_stall</td><td>Controls whether the ETR is requested to idle its AXI master interface (i.e. finish outstanding transactions and not initiate any more) to the L3 Interconnect before a warm reset. An argument value of <b>true</b> enables the option, <b>false</b> disables the option.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
