<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1113pt" height="684pt"
 viewBox="0.00 0.00 1113.42 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 1109.42,-680 1109.42,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M24.42,-8C24.42,-8 1085.42,-8 1085.42,-8 1091.42,-8 1097.42,-14 1097.42,-20 1097.42,-20 1097.42,-656 1097.42,-656 1097.42,-662 1091.42,-668 1085.42,-668 1085.42,-668 24.42,-668 24.42,-668 18.42,-668 12.42,-662 12.42,-656 12.42,-656 12.42,-20 12.42,-20 12.42,-14 18.42,-8 24.42,-8"/>
<text text-anchor="middle" x="554.92" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="554.92" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M32.42,-16C32.42,-16 1077.42,-16 1077.42,-16 1083.42,-16 1089.42,-22 1089.42,-28 1089.42,-28 1089.42,-610 1089.42,-610 1089.42,-616 1083.42,-622 1077.42,-622 1077.42,-622 32.42,-622 32.42,-622 26.42,-622 20.42,-616 20.42,-610 20.42,-610 20.42,-28 20.42,-28 20.42,-22 26.42,-16 32.42,-16"/>
<text text-anchor="middle" x="554.92" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="554.92" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M112.42,-24C112.42,-24 977.42,-24 977.42,-24 983.42,-24 989.42,-30 989.42,-36 989.42,-36 989.42,-380 989.42,-380 989.42,-386 983.42,-392 977.42,-392 977.42,-392 112.42,-392 112.42,-392 106.42,-392 100.42,-386 100.42,-380 100.42,-380 100.42,-36 100.42,-36 100.42,-30 106.42,-24 112.42,-24"/>
<text text-anchor="middle" x="544.92" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="544.92" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust63"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M635.42,-147C635.42,-147 969.42,-147 969.42,-147 975.42,-147 981.42,-153 981.42,-159 981.42,-159 981.42,-334 981.42,-334 981.42,-340 975.42,-346 969.42,-346 969.42,-346 635.42,-346 635.42,-346 629.42,-346 623.42,-340 623.42,-334 623.42,-334 623.42,-159 623.42,-159 623.42,-153 629.42,-147 635.42,-147"/>
<text text-anchor="middle" x="802.42" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="802.42" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust64" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust64"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M643.42,-155C643.42,-155 786.42,-155 786.42,-155 792.42,-155 798.42,-161 798.42,-167 798.42,-167 798.42,-288 798.42,-288 798.42,-294 792.42,-300 786.42,-300 786.42,-300 643.42,-300 643.42,-300 637.42,-300 631.42,-294 631.42,-288 631.42,-288 631.42,-167 631.42,-167 631.42,-161 637.42,-155 643.42,-155"/>
<text text-anchor="middle" x="714.92" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="714.92" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust65"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M651.42,-163C651.42,-163 778.42,-163 778.42,-163 784.42,-163 790.42,-169 790.42,-175 790.42,-175 790.42,-242 790.42,-242 790.42,-248 784.42,-254 778.42,-254 778.42,-254 651.42,-254 651.42,-254 645.42,-254 639.42,-248 639.42,-242 639.42,-242 639.42,-175 639.42,-175 639.42,-169 645.42,-163 651.42,-163"/>
<text text-anchor="middle" x="714.92" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="714.92" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust67"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M818.42,-155C818.42,-155 961.42,-155 961.42,-155 967.42,-155 973.42,-161 973.42,-167 973.42,-167 973.42,-288 973.42,-288 973.42,-294 967.42,-300 961.42,-300 961.42,-300 818.42,-300 818.42,-300 812.42,-300 806.42,-294 806.42,-288 806.42,-288 806.42,-167 806.42,-167 806.42,-161 812.42,-155 818.42,-155"/>
<text text-anchor="middle" x="889.92" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="889.92" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust68" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust68"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M826.42,-163C826.42,-163 953.42,-163 953.42,-163 959.42,-163 965.42,-169 965.42,-175 965.42,-175 965.42,-242 965.42,-242 965.42,-248 959.42,-254 953.42,-254 953.42,-254 826.42,-254 826.42,-254 820.42,-254 814.42,-248 814.42,-242 814.42,-242 814.42,-175 814.42,-175 814.42,-169 820.42,-163 826.42,-163"/>
<text text-anchor="middle" x="889.92" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="889.92" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M120.42,-32C120.42,-32 282.42,-32 282.42,-32 288.42,-32 294.42,-38 294.42,-44 294.42,-44 294.42,-111 294.42,-111 294.42,-117 288.42,-123 282.42,-123 282.42,-123 120.42,-123 120.42,-123 114.42,-123 108.42,-117 108.42,-111 108.42,-111 108.42,-44 108.42,-44 108.42,-38 114.42,-32 120.42,-32"/>
<text text-anchor="middle" x="201.42" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="201.42" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M314.42,-32C314.42,-32 476.42,-32 476.42,-32 482.42,-32 488.42,-38 488.42,-44 488.42,-44 488.42,-111 488.42,-111 488.42,-117 482.42,-123 476.42,-123 476.42,-123 314.42,-123 314.42,-123 308.42,-123 302.42,-117 302.42,-111 302.42,-111 302.42,-44 302.42,-44 302.42,-38 308.42,-32 314.42,-32"/>
<text text-anchor="middle" x="395.42" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="395.42" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M516.42,-32C516.42,-32 678.42,-32 678.42,-32 684.42,-32 690.42,-38 690.42,-44 690.42,-44 690.42,-111 690.42,-111 690.42,-117 684.42,-123 678.42,-123 678.42,-123 516.42,-123 516.42,-123 510.42,-123 504.42,-117 504.42,-111 504.42,-111 504.42,-44 504.42,-44 504.42,-38 510.42,-32 516.42,-32"/>
<text text-anchor="middle" x="597.42" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="597.42" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M714.42,-32C714.42,-32 876.42,-32 876.42,-32 882.42,-32 888.42,-38 888.42,-44 888.42,-44 888.42,-111 888.42,-111 888.42,-117 882.42,-123 876.42,-123 876.42,-123 714.42,-123 714.42,-123 708.42,-123 702.42,-117 702.42,-111 702.42,-111 702.42,-44 702.42,-44 702.42,-38 708.42,-32 714.42,-32"/>
<text text-anchor="middle" x="795.42" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="795.42" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M325.42,-163C325.42,-163 603.42,-163 603.42,-163 609.42,-163 615.42,-169 615.42,-175 615.42,-175 615.42,-242 615.42,-242 615.42,-248 609.42,-254 603.42,-254 603.42,-254 325.42,-254 325.42,-254 319.42,-254 313.42,-248 313.42,-242 313.42,-242 313.42,-175 313.42,-175 313.42,-169 319.42,-163 325.42,-163"/>
<text text-anchor="middle" x="464.42" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="464.42" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M160.42,-400C160.42,-400 396.42,-400 396.42,-400 402.42,-400 408.42,-406 408.42,-412 408.42,-412 408.42,-479 408.42,-479 408.42,-485 402.42,-491 396.42,-491 396.42,-491 160.42,-491 160.42,-491 154.42,-491 148.42,-485 148.42,-479 148.42,-479 148.42,-412 148.42,-412 148.42,-406 154.42,-400 160.42,-400"/>
<text text-anchor="middle" x="278.42" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="278.42" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust110"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1009.42,-163C1009.42,-163 1069.42,-163 1069.42,-163 1075.42,-163 1081.42,-169 1081.42,-175 1081.42,-175 1081.42,-242 1081.42,-242 1081.42,-248 1075.42,-254 1069.42,-254 1069.42,-254 1009.42,-254 1009.42,-254 1003.42,-254 997.42,-248 997.42,-242 997.42,-242 997.42,-175 997.42,-175 997.42,-169 1003.42,-163 1009.42,-163"/>
<text text-anchor="middle" x="1039.42" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="1039.42" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M176.92,-539.5C176.92,-539.5 243.92,-539.5 243.92,-539.5 249.92,-539.5 255.92,-545.5 255.92,-551.5 255.92,-551.5 255.92,-563.5 255.92,-563.5 255.92,-569.5 249.92,-575.5 243.92,-575.5 243.92,-575.5 176.92,-575.5 176.92,-575.5 170.92,-575.5 164.92,-569.5 164.92,-563.5 164.92,-563.5 164.92,-551.5 164.92,-551.5 164.92,-545.5 170.92,-539.5 176.92,-539.5"/>
<text text-anchor="middle" x="210.42" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M168.42,-408.5C168.42,-408.5 252.42,-408.5 252.42,-408.5 258.42,-408.5 264.42,-414.5 264.42,-420.5 264.42,-420.5 264.42,-432.5 264.42,-432.5 264.42,-438.5 258.42,-444.5 252.42,-444.5 252.42,-444.5 168.42,-444.5 168.42,-444.5 162.42,-444.5 156.42,-438.5 156.42,-432.5 156.42,-432.5 156.42,-420.5 156.42,-420.5 156.42,-414.5 162.42,-408.5 168.42,-408.5"/>
<text text-anchor="middle" x="210.42" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M210.42,-539.37C210.42,-517.78 210.42,-480.41 210.42,-454.85"/>
<polygon fill="black" stroke="black" points="213.92,-454.7 210.42,-444.7 206.92,-454.7 213.92,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M120.42,-171.5C120.42,-171.5 182.42,-171.5 182.42,-171.5 188.42,-171.5 194.42,-177.5 194.42,-183.5 194.42,-183.5 194.42,-195.5 194.42,-195.5 194.42,-201.5 188.42,-207.5 182.42,-207.5 182.42,-207.5 120.42,-207.5 120.42,-207.5 114.42,-207.5 108.42,-201.5 108.42,-195.5 108.42,-195.5 108.42,-183.5 108.42,-183.5 108.42,-177.5 114.42,-171.5 120.42,-171.5"/>
<text text-anchor="middle" x="151.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M226.92,-40.5C226.92,-40.5 273.92,-40.5 273.92,-40.5 279.92,-40.5 285.92,-46.5 285.92,-52.5 285.92,-52.5 285.92,-64.5 285.92,-64.5 285.92,-70.5 279.92,-76.5 273.92,-76.5 273.92,-76.5 226.92,-76.5 226.92,-76.5 220.92,-76.5 214.92,-70.5 214.92,-64.5 214.92,-64.5 214.92,-52.5 214.92,-52.5 214.92,-46.5 220.92,-40.5 226.92,-40.5"/>
<text text-anchor="middle" x="250.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M166.22,-171.26C177.27,-158.22 192.62,-139.74 205.42,-123 214.78,-110.77 224.72,-96.85 232.88,-85.16"/>
<polygon fill="black" stroke="black" points="235.9,-86.94 238.72,-76.72 230.15,-82.95 235.9,-86.94"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M224.92,-171.5C224.92,-171.5 291.92,-171.5 291.92,-171.5 297.92,-171.5 303.92,-177.5 303.92,-183.5 303.92,-183.5 303.92,-195.5 303.92,-195.5 303.92,-201.5 297.92,-207.5 291.92,-207.5 291.92,-207.5 224.92,-207.5 224.92,-207.5 218.92,-207.5 212.92,-201.5 212.92,-195.5 212.92,-195.5 212.92,-183.5 212.92,-183.5 212.92,-177.5 218.92,-171.5 224.92,-171.5"/>
<text text-anchor="middle" x="258.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M420.92,-40.5C420.92,-40.5 467.92,-40.5 467.92,-40.5 473.92,-40.5 479.92,-46.5 479.92,-52.5 479.92,-52.5 479.92,-64.5 479.92,-64.5 479.92,-70.5 473.92,-76.5 467.92,-76.5 467.92,-76.5 420.92,-76.5 420.92,-76.5 414.92,-76.5 408.92,-70.5 408.92,-64.5 408.92,-64.5 408.92,-52.5 408.92,-52.5 408.92,-46.5 414.92,-40.5 420.92,-40.5"/>
<text text-anchor="middle" x="444.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M275.52,-171.49C284.86,-163.05 297.02,-153.33 309.42,-147 346.3,-128.18 365.43,-146.63 399.42,-123 412.99,-113.57 423.87,-98.65 431.53,-85.65"/>
<polygon fill="black" stroke="black" points="434.74,-87.06 436.53,-76.62 428.62,-83.67 434.74,-87.06"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M659.42,-171.5C659.42,-171.5 689.42,-171.5 689.42,-171.5 695.42,-171.5 701.42,-177.5 701.42,-183.5 701.42,-183.5 701.42,-195.5 701.42,-195.5 701.42,-201.5 695.42,-207.5 689.42,-207.5 689.42,-207.5 659.42,-207.5 659.42,-207.5 653.42,-207.5 647.42,-201.5 647.42,-195.5 647.42,-195.5 647.42,-183.5 647.42,-183.5 647.42,-177.5 653.42,-171.5 659.42,-171.5"/>
<text text-anchor="middle" x="674.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M622.92,-40.5C622.92,-40.5 669.92,-40.5 669.92,-40.5 675.92,-40.5 681.92,-46.5 681.92,-52.5 681.92,-52.5 681.92,-64.5 681.92,-64.5 681.92,-70.5 675.92,-76.5 669.92,-76.5 669.92,-76.5 622.92,-76.5 622.92,-76.5 616.92,-76.5 610.92,-70.5 610.92,-64.5 610.92,-64.5 610.92,-52.5 610.92,-52.5 610.92,-46.5 616.92,-40.5 622.92,-40.5"/>
<text text-anchor="middle" x="646.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M670.71,-171.37C666,-149.68 657.84,-112.08 652.29,-86.51"/>
<polygon fill="black" stroke="black" points="655.7,-85.73 650.16,-76.7 648.86,-87.22 655.7,-85.73"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M834.42,-171.5C834.42,-171.5 864.42,-171.5 864.42,-171.5 870.42,-171.5 876.42,-177.5 876.42,-183.5 876.42,-183.5 876.42,-195.5 876.42,-195.5 876.42,-201.5 870.42,-207.5 864.42,-207.5 864.42,-207.5 834.42,-207.5 834.42,-207.5 828.42,-207.5 822.42,-201.5 822.42,-195.5 822.42,-195.5 822.42,-183.5 822.42,-183.5 822.42,-177.5 828.42,-171.5 834.42,-171.5"/>
<text text-anchor="middle" x="849.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M820.92,-40.5C820.92,-40.5 867.92,-40.5 867.92,-40.5 873.92,-40.5 879.92,-46.5 879.92,-52.5 879.92,-52.5 879.92,-64.5 879.92,-64.5 879.92,-70.5 873.92,-76.5 867.92,-76.5 867.92,-76.5 820.92,-76.5 820.92,-76.5 814.92,-76.5 808.92,-70.5 808.92,-64.5 808.92,-64.5 808.92,-52.5 808.92,-52.5 808.92,-46.5 814.92,-40.5 820.92,-40.5"/>
<text text-anchor="middle" x="844.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M848.76,-171.37C847.92,-149.78 846.48,-112.41 845.48,-86.85"/>
<polygon fill="black" stroke="black" points="848.98,-86.56 845.09,-76.7 841.98,-86.83 848.98,-86.56"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M128.42,-40.5C128.42,-40.5 184.42,-40.5 184.42,-40.5 190.42,-40.5 196.42,-46.5 196.42,-52.5 196.42,-52.5 196.42,-64.5 196.42,-64.5 196.42,-70.5 190.42,-76.5 184.42,-76.5 184.42,-76.5 128.42,-76.5 128.42,-76.5 122.42,-76.5 116.42,-70.5 116.42,-64.5 116.42,-64.5 116.42,-52.5 116.42,-52.5 116.42,-46.5 122.42,-40.5 128.42,-40.5"/>
<text text-anchor="middle" x="156.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M322.42,-40.5C322.42,-40.5 378.42,-40.5 378.42,-40.5 384.42,-40.5 390.42,-46.5 390.42,-52.5 390.42,-52.5 390.42,-64.5 390.42,-64.5 390.42,-70.5 384.42,-76.5 378.42,-76.5 378.42,-76.5 322.42,-76.5 322.42,-76.5 316.42,-76.5 310.42,-70.5 310.42,-64.5 310.42,-64.5 310.42,-52.5 310.42,-52.5 310.42,-46.5 316.42,-40.5 322.42,-40.5"/>
<text text-anchor="middle" x="350.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M524.42,-40.5C524.42,-40.5 580.42,-40.5 580.42,-40.5 586.42,-40.5 592.42,-46.5 592.42,-52.5 592.42,-52.5 592.42,-64.5 592.42,-64.5 592.42,-70.5 586.42,-76.5 580.42,-76.5 580.42,-76.5 524.42,-76.5 524.42,-76.5 518.42,-76.5 512.42,-70.5 512.42,-64.5 512.42,-64.5 512.42,-52.5 512.42,-52.5 512.42,-46.5 518.42,-40.5 524.42,-40.5"/>
<text text-anchor="middle" x="552.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M722.42,-40.5C722.42,-40.5 778.42,-40.5 778.42,-40.5 784.42,-40.5 790.42,-46.5 790.42,-52.5 790.42,-52.5 790.42,-64.5 790.42,-64.5 790.42,-70.5 784.42,-76.5 778.42,-76.5 778.42,-76.5 722.42,-76.5 722.42,-76.5 716.42,-76.5 710.42,-70.5 710.42,-64.5 710.42,-64.5 710.42,-52.5 710.42,-52.5 710.42,-46.5 716.42,-40.5 722.42,-40.5"/>
<text text-anchor="middle" x="750.42" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M333.92,-171.5C333.92,-171.5 404.92,-171.5 404.92,-171.5 410.92,-171.5 416.92,-177.5 416.92,-183.5 416.92,-183.5 416.92,-195.5 416.92,-195.5 416.92,-201.5 410.92,-207.5 404.92,-207.5 404.92,-207.5 333.92,-207.5 333.92,-207.5 327.92,-207.5 321.92,-201.5 321.92,-195.5 321.92,-195.5 321.92,-183.5 321.92,-183.5 321.92,-177.5 327.92,-171.5 333.92,-171.5"/>
<text text-anchor="middle" x="369.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M519.92,-171.5C519.92,-171.5 594.92,-171.5 594.92,-171.5 600.92,-171.5 606.92,-177.5 606.92,-183.5 606.92,-183.5 606.92,-195.5 606.92,-195.5 606.92,-201.5 600.92,-207.5 594.92,-207.5 594.92,-207.5 519.92,-207.5 519.92,-207.5 513.92,-207.5 507.92,-201.5 507.92,-195.5 507.92,-195.5 507.92,-183.5 507.92,-183.5 507.92,-177.5 513.92,-171.5 519.92,-171.5"/>
<text text-anchor="middle" x="557.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M447.42,-171.5C447.42,-171.5 477.42,-171.5 477.42,-171.5 483.42,-171.5 489.42,-177.5 489.42,-183.5 489.42,-183.5 489.42,-195.5 489.42,-195.5 489.42,-201.5 483.42,-207.5 477.42,-207.5 477.42,-207.5 447.42,-207.5 447.42,-207.5 441.42,-207.5 435.42,-201.5 435.42,-195.5 435.42,-195.5 435.42,-183.5 435.42,-183.5 435.42,-177.5 441.42,-171.5 447.42,-171.5"/>
<text text-anchor="middle" x="462.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M146.24,-420.82C105.22,-416.33 57.37,-407.82 44.42,-392 -24.54,-307.73 -3.31,-244.87 44.42,-147 60.05,-114.95 93.72,-91.21 120.09,-76.6"/>
<polygon fill="black" stroke="black" points="145.92,-424.3 156.22,-421.84 146.63,-417.34 145.92,-424.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M146.19,-418.66C112,-413.56 74.89,-405.14 64.42,-392 30.5,-349.41 27.94,-187.41 64.42,-147 99.45,-108.2 252.39,-147.76 298.42,-123 317.75,-112.61 332.64,-91.74 341.44,-76.76"/>
<polygon fill="black" stroke="black" points="145.81,-422.14 156.2,-420.08 146.79,-415.21 145.81,-422.14"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M146.23,-415.83C119.36,-410.35 92.47,-402.47 84.42,-392 51.24,-348.84 47.07,-186.61 84.42,-147 115.58,-113.96 451.27,-142.19 492.42,-123 513.73,-113.07 531.23,-91.88 541.73,-76.71"/>
<polygon fill="black" stroke="black" points="145.62,-419.28 156.1,-417.75 146.95,-412.41 145.62,-419.28"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M146.28,-421.15C127.21,-416.49 108.27,-407.82 96.42,-392 80.11,-370.21 77.57,-166.63 96.42,-147 142.49,-99.05 634.38,-151.57 694.42,-123 715,-113.21 731.19,-92 740.76,-76.78"/>
<polygon fill="black" stroke="black" points="145.72,-424.61 156.23,-423.24 147.16,-417.76 145.72,-424.61"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M258.47,-404.86C263.47,-403.08 268.52,-401.41 273.42,-400 292.95,-394.38 303.55,-405.84 318.42,-392 371.52,-342.59 372.68,-246.55 370.73,-207.56"/>
<polygon fill="black" stroke="black" points="257.1,-401.64 248.96,-408.43 259.55,-408.2 257.1,-401.64"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M294.42,-408.5C294.42,-408.5 388.42,-408.5 388.42,-408.5 394.42,-408.5 400.42,-414.5 400.42,-420.5 400.42,-420.5 400.42,-432.5 400.42,-432.5 400.42,-438.5 394.42,-444.5 388.42,-444.5 388.42,-444.5 294.42,-444.5 294.42,-444.5 288.42,-444.5 282.42,-438.5 282.42,-432.5 282.42,-432.5 282.42,-420.5 282.42,-420.5 282.42,-414.5 288.42,-408.5 294.42,-408.5"/>
<text text-anchor="middle" x="341.42" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge12" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M400.52,-419.22C438.84,-413.98 484.18,-405.22 498.42,-392 547.93,-346.05 556.68,-261.05 557.74,-217.61"/>
<polygon fill="black" stroke="black" points="561.24,-217.55 557.86,-207.5 554.24,-217.46 561.24,-217.55"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M400.56,-411.34C410.39,-406.62 419.59,-400.35 426.42,-392 467.74,-341.54 468.32,-259.87 465.34,-217.67"/>
<polygon fill="black" stroke="black" points="468.82,-217.27 464.5,-207.6 461.84,-217.85 468.82,-217.27"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node19" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M1017.42,-171.5C1017.42,-171.5 1047.42,-171.5 1047.42,-171.5 1053.42,-171.5 1059.42,-177.5 1059.42,-183.5 1059.42,-183.5 1059.42,-195.5 1059.42,-195.5 1059.42,-201.5 1053.42,-207.5 1047.42,-207.5 1047.42,-207.5 1017.42,-207.5 1017.42,-207.5 1011.42,-207.5 1005.42,-201.5 1005.42,-195.5 1005.42,-195.5 1005.42,-183.5 1005.42,-183.5 1005.42,-177.5 1011.42,-171.5 1017.42,-171.5"/>
<text text-anchor="middle" x="1032.42" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M400.46,-426.12C548.2,-427.16 925.18,-426.37 969.42,-392 1023.44,-350.03 1032.18,-262.18 1032.95,-217.64"/>
<polygon fill="black" stroke="black" points="1036.45,-217.57 1033,-207.55 1029.45,-217.53 1036.45,-217.57"/>
</g>
</g>
</svg>
