
KalmanFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016b18  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005684  08016ce8  08016ce8  00017ce8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c36c  0801c36c  0001e8dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801c36c  0801c36c  0001d36c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c374  0801c374  0001e8dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801c374  0801c374  0001d374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c37c  0801c37c  0001d37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000008dc  20000000  0801c380  0001e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fa8  200008e0  0801cc5c  0001e8e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001888  0801cc5c  0001f888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e8dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000250b7  00000000  00000000  0001e90c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056e8  00000000  00000000  000439c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  000490b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014af  00000000  00000000  0004ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000271ef  00000000  00000000  0004c017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020fbd  00000000  00000000  00073206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0191  00000000  00000000  000941c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00174354  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008404  00000000  00000000  00174398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0017c79c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200008e0 	.word	0x200008e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08016cd0 	.word	0x08016cd0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200008e4 	.word	0x200008e4
 800020c:	08016cd0 	.word	0x08016cd0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <start_timer>:
#include <stdint.h>

static TIM_TypeDef* TIMx;
TIM_HandleTypeDef htimx;
static void start_timer(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TIMx->CNT = 0;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <start_timer+0x18>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start_IT(&htimx);
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <start_timer+0x1c>)
 8000ee6:	f00f fb65 	bl	80105b4 <HAL_TIM_Base_Start_IT>

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200008fc 	.word	0x200008fc
 8000ef4:	20000900 	.word	0x20000900

08000ef8 <stop_timer>:

static void stop_timer(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htimx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <stop_timer+0x10>)
 8000efe:	f00f fbc9 	bl	8010694 <HAL_TIM_Base_Stop_IT>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000900 	.word	0x20000900

08000f0c <internal_delay>:

static void internal_delay(uint16_t us)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	80fb      	strh	r3, [r7, #6]
	const uint16_t start = TIMx->CNT;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <internal_delay+0x50>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1c:	81fb      	strh	r3, [r7, #14]

	uint32_t now, prev = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	do{
		now = TIMx->CNT;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <internal_delay+0x50>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f28:	617b      	str	r3, [r7, #20]

		/* handle rollover */
		if(now < prev)
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d204      	bcs.n	8000f3c <internal_delay+0x30>
			now = UINT16_MAX + now;
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f38:	33ff      	adds	r3, #255	@ 0xff
 8000f3a:	617b      	str	r3, [r7, #20]
		prev = now;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]

	}while((now - start) <= us);
 8000f40:	89fb      	ldrh	r3, [r7, #14]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d9ea      	bls.n	8000f22 <internal_delay+0x16>
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200008fc 	.word	0x200008fc

08000f60 <delay_init>:

int delay_init(unsigned tim_num)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

	TIMx = TIM4;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <delay_init+0x30>)
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <delay_init+0x34>)
 8000f6c:	601a      	str	r2, [r3, #0]
	htimx = htim4;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <delay_init+0x38>)
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <delay_init+0x3c>)
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	2348      	movs	r3, #72	@ 0x48
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f011 fde9 	bl	8012b50 <memcpy>
	/* Timer configuration at 1MHz frequency */
	timer_configure_timebase(&htimx, 1000000);
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <delay_init+0x40>)
 8000f80:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <delay_init+0x38>)
 8000f82:	f001 fbab 	bl	80026dc <timer_configure_timebase>

	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200008fc 	.word	0x200008fc
 8000f94:	40000800 	.word	0x40000800
 8000f98:	20000900 	.word	0x20000900
 8000f9c:	2000102c 	.word	0x2000102c
 8000fa0:	000f4240 	.word	0x000f4240

08000fa4 <delay_us>:

void delay_us(uint32_t us)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	uint32_t i;

	start_timer();
 8000fac:	f7ff ff94 	bl	8000ed8 <start_timer>

	/* in case the delay is up to UINT16_MAX */
	if(us >= UINT16_MAX) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d91f      	bls.n	8000ffa <delay_us+0x56>
		/* go to the loop as the internal_delay function only support uint16_t argument type */
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e006      	b.n	8000fce <delay_us+0x2a>
			internal_delay(UINT16_MAX);
 8000fc0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000fc4:	f7ff ffa2 	bl	8000f0c <internal_delay>
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <delay_us+0x6c>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	0bdb      	lsrs	r3, r3, #15
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d3f0      	bcc.n	8000fc0 <delay_us+0x1c>
		internal_delay(us % UINT16_MAX);
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <delay_us+0x6c>)
 8000fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8000fe6:	0bda      	lsrs	r2, r3, #15
 8000fe8:	4613      	mov	r3, r2
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	1a9b      	subs	r3, r3, r2
 8000fee:	1aca      	subs	r2, r1, r3
 8000ff0:	b293      	uxth	r3, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff8a 	bl	8000f0c <internal_delay>
 8000ff8:	e004      	b.n	8001004 <delay_us+0x60>
	}
	else
		internal_delay(us);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff84 	bl	8000f0c <internal_delay>

	stop_timer();
 8001004:	f7ff ff78 	bl	8000ef8 <stop_timer>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	80008001 	.word	0x80008001

08001014 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08a      	sub	sp, #40	@ 0x28
 8001018:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b49      	ldr	r3, [pc, #292]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a48      	ldr	r2, [pc, #288]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001034:	f043 0304 	orr.w	r3, r3, #4
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b46      	ldr	r3, [pc, #280]	@ (8001154 <MX_GPIO_Init+0x140>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b42      	ldr	r3, [pc, #264]	@ (8001154 <MX_GPIO_Init+0x140>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a41      	ldr	r2, [pc, #260]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b3f      	ldr	r3, [pc, #252]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	4b3b      	ldr	r3, [pc, #236]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a3a      	ldr	r2, [pc, #232]	@ (8001154 <MX_GPIO_Init+0x140>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b38      	ldr	r3, [pc, #224]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	4b34      	ldr	r3, [pc, #208]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	4a33      	ldr	r2, [pc, #204]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	@ 0x30
 800108e:	4b31      	ldr	r3, [pc, #196]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	603b      	str	r3, [r7, #0]
 800109e:	4b2d      	ldr	r3, [pc, #180]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010a4:	f043 0302 	orr.w	r3, r3, #2
 80010a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2120      	movs	r1, #32
 80010ba:	4827      	ldr	r0, [pc, #156]	@ (8001158 <MX_GPIO_Init+0x144>)
 80010bc:	f00d fdea 	bl	800ec94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2104      	movs	r1, #4
 80010c4:	4825      	ldr	r0, [pc, #148]	@ (800115c <MX_GPIO_Init+0x148>)
 80010c6:	f00d fde5 	bl	800ec94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	481f      	ldr	r0, [pc, #124]	@ (8001160 <MX_GPIO_Init+0x14c>)
 80010e2:	f00d fc43 	bl	800e96c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010e6:	2320      	movs	r3, #32
 80010e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ea:	2301      	movs	r3, #1
 80010ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	4619      	mov	r1, r3
 80010fc:	4816      	ldr	r0, [pc, #88]	@ (8001158 <MX_GPIO_Init+0x144>)
 80010fe:	f00d fc35 	bl	800e96c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCEL_INT_Pin;
 8001102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001108:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCEL_INT_GPIO_Port, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	480f      	ldr	r0, [pc, #60]	@ (8001158 <MX_GPIO_Init+0x144>)
 800111a:	f00d fc27 	bl	800e96c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800111e:	2304      	movs	r3, #4
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001122:	2301      	movs	r3, #1
 8001124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	2300      	movs	r3, #0
 800112c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4809      	ldr	r0, [pc, #36]	@ (800115c <MX_GPIO_Init+0x148>)
 8001136:	f00d fc19 	bl	800e96c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	2028      	movs	r0, #40	@ 0x28
 8001140:	f00d fbdd 	bl	800e8fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001144:	2028      	movs	r0, #40	@ 0x28
 8001146:	f00d fbf6 	bl	800e936 <HAL_NVIC_EnableIRQ>

}
 800114a:	bf00      	nop
 800114c:	3728      	adds	r7, #40	@ 0x28
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40020800 	.word	0x40020800

08001164 <idd_io_hal_init_spi>:
#define READ_BIT_MASK                      0x80

/* Host Serif object definition for SPI ***************************************/

static int idd_io_hal_init_spi(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
	//spi_master_init(SPI_NUM1, SPI_1562KHZ);
	return 0;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <idd_io_hal_read_reg_spi>:

static int idd_io_hal_read_reg_spi(uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	73fb      	strb	r3, [r7, #15]
//	return spi_master_read_register(SPI_NUM1, reg, rlen, rbuffer);
	reg = READ_BIT_MASK | reg;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	2104      	movs	r1, #4
 8001190:	480e      	ldr	r0, [pc, #56]	@ (80011cc <idd_io_hal_read_reg_spi+0x58>)
 8001192:	f00d fd7f 	bl	800ec94 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
 8001196:	f107 010f 	add.w	r1, r7, #15
 800119a:	2364      	movs	r3, #100	@ 0x64
 800119c:	2201      	movs	r2, #1
 800119e:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <idd_io_hal_read_reg_spi+0x5c>)
 80011a0:	f00e fc6b 	bl	800fa7a <HAL_SPI_Transmit>
	HAL_StatusTypeDef ret = HAL_SPI_Receive(&hspi3, rbuffer, rlen, 100);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	2364      	movs	r3, #100	@ 0x64
 80011aa:	68b9      	ldr	r1, [r7, #8]
 80011ac:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <idd_io_hal_read_reg_spi+0x5c>)
 80011ae:	f00e fda7 	bl	800fd00 <HAL_SPI_Receive>
 80011b2:	4603      	mov	r3, r0
 80011b4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2104      	movs	r1, #4
 80011ba:	4804      	ldr	r0, [pc, #16]	@ (80011cc <idd_io_hal_read_reg_spi+0x58>)
 80011bc:	f00d fd6a 	bl	800ec94 <HAL_GPIO_WritePin>
	return ret;
 80011c0:	7dfb      	ldrb	r3, [r7, #23]

}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40020c00 	.word	0x40020c00
 80011d0:	20000f88 	.word	0x20000f88

080011d4 <idd_io_hal_write_reg_spi>:

static int idd_io_hal_write_reg_spi(uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	73fb      	strb	r3, [r7, #15]
	//return spi_master_write_register(SPI_NUM1, reg, wlen, wbuffer);
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2104      	movs	r1, #4
 80011e6:	480e      	ldr	r0, [pc, #56]	@ (8001220 <idd_io_hal_write_reg_spi+0x4c>)
 80011e8:	f00d fd54 	bl	800ec94 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
 80011ec:	f107 010f 	add.w	r1, r7, #15
 80011f0:	2364      	movs	r3, #100	@ 0x64
 80011f2:	2201      	movs	r2, #1
 80011f4:	480b      	ldr	r0, [pc, #44]	@ (8001224 <idd_io_hal_write_reg_spi+0x50>)
 80011f6:	f00e fc40 	bl	800fa7a <HAL_SPI_Transmit>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, wbuffer, wlen, 100);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	4808      	ldr	r0, [pc, #32]	@ (8001224 <idd_io_hal_write_reg_spi+0x50>)
 8001204:	f00e fc39 	bl	800fa7a <HAL_SPI_Transmit>
 8001208:	4603      	mov	r3, r0
 800120a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2104      	movs	r1, #4
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <idd_io_hal_write_reg_spi+0x4c>)
 8001212:	f00d fd3f 	bl	800ec94 <HAL_GPIO_WritePin>

	return ret;
 8001216:	7dfb      	ldrb	r3, [r7, #23]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40020c00 	.word	0x40020c00
 8001224:	20000f88 	.word	0x20000f88

08001228 <idd_io_hal_get_serif_instance_spi>:
	1024*32, /* max transaction size */
	INV_HOST_SERIF_TYPE_SPI,
};

const inv_host_serif_t * idd_io_hal_get_serif_instance_spi(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
	return &serif_instance_spi;
 800122c:	4b02      	ldr	r3, [pc, #8]	@ (8001238 <idd_io_hal_get_serif_instance_spi+0x10>)
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	080180a4 	.word	0x080180a4

0800123c <inv_host_serif_open>:
/******************************************************************************/

/** @brief Helper method to call open() method of a Serial Interface object
 */
static inline int inv_host_serif_open(const inv_host_serif_t * instance)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	assert(instance);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d105      	bne.n	8001256 <inv_host_serif_open+0x1a>
 800124a:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <inv_host_serif_open+0x2c>)
 800124c:	4a07      	ldr	r2, [pc, #28]	@ (800126c <inv_host_serif_open+0x30>)
 800124e:	2184      	movs	r1, #132	@ 0x84
 8001250:	4807      	ldr	r0, [pc, #28]	@ (8001270 <inv_host_serif_open+0x34>)
 8001252:	f010 fa19 	bl	8011688 <__assert_func>

	return instance->open();
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4798      	blx	r3
 800125c:	4603      	mov	r3, r0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	08016ce8 	.word	0x08016ce8
 800126c:	0801b8a0 	.word	0x0801b8a0
 8001270:	08016cf4 	.word	0x08016cf4

08001274 <inv_device_whoami>:
 *  @param[out] whoami  WHO AM I value
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_whoami(const inv_device_t * dev, uint8_t * whoami)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <inv_device_whoami+0x18>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d105      	bne.n	8001298 <inv_device_whoami+0x24>
 800128c:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <inv_device_whoami+0x50>)
 800128e:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <inv_device_whoami+0x54>)
 8001290:	2173      	movs	r1, #115	@ 0x73
 8001292:	480e      	ldr	r0, [pc, #56]	@ (80012cc <inv_device_whoami+0x58>)
 8001294:	f010 f9f8 	bl	8011688 <__assert_func>

	if(dev->vt->whoami)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d009      	beq.n	80012b6 <inv_device_whoami+0x42>
		return dev->vt->whoami(dev->instance, whoami);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6812      	ldr	r2, [r2, #0]
 80012ac:	6839      	ldr	r1, [r7, #0]
 80012ae:	4610      	mov	r0, r2
 80012b0:	4798      	blx	r3
 80012b2:	4603      	mov	r3, r0
 80012b4:	e001      	b.n	80012ba <inv_device_whoami+0x46>

	return INV_ERROR_NIMPL;
 80012b6:	f06f 0301 	mvn.w	r3, #1
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	08016d18 	.word	0x08016d18
 80012c8:	0801b8b4 	.word	0x0801b8b4
 80012cc:	08016d28 	.word	0x08016d28

080012d0 <inv_device_setup>:
 *  @return             0 on success
 *                      INV_ERROR_TIMEOUT if setup does not complete in time
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_setup(const inv_device_t * dev)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <inv_device_setup+0x16>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d105      	bne.n	80012f2 <inv_device_setup+0x22>
 80012e6:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <inv_device_setup+0x4c>)
 80012e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001320 <inv_device_setup+0x50>)
 80012ea:	219e      	movs	r1, #158	@ 0x9e
 80012ec:	480d      	ldr	r0, [pc, #52]	@ (8001324 <inv_device_setup+0x54>)
 80012ee:	f010 f9cb 	bl	8011688 <__assert_func>

	if(dev->vt->setup)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d008      	beq.n	800130e <inv_device_setup+0x3e>
		return dev->vt->setup(dev->instance);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	4610      	mov	r0, r2
 8001308:	4798      	blx	r3
 800130a:	4603      	mov	r3, r0
 800130c:	e001      	b.n	8001312 <inv_device_setup+0x42>

	return INV_ERROR_NIMPL;
 800130e:	f06f 0301 	mvn.w	r3, #1
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	08016d18 	.word	0x08016d18
 8001320:	0801b8c8 	.word	0x0801b8c8
 8001324:	08016d28 	.word	0x08016d28

08001328 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	if(self)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <inv_device_icm20948_get_base+0x12>
		return &self->base;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	e000      	b.n	800133c <inv_device_icm20948_get_base+0x14>

	return 0;
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	b29a      	uxth	r2, r3
 8001358:	f04f 33ff 	mov.w	r3, #4294967295
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	4804      	ldr	r0, [pc, #16]	@ (8001370 <_write+0x28>)
 8001360:	f00f fdd6 	bl	8010f10 <HAL_UART_Transmit>
    return len;
 8001364:	687b      	ldr	r3, [r7, #4]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20001074 	.word	0x20001074

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001378:	b096      	sub	sp, #88	@ 0x58
 800137a:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  int rc = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	643b      	str	r3, [r7, #64]	@ 0x40
  unsigned i = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t whoami = 0xff;
 8001384:	23ff      	movs	r3, #255	@ 0xff
 8001386:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800138a:	f00d f96b 	bl	800e664 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800138e:	f000 fad5 	bl	800193c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001392:	f7ff fe3f 	bl	8001014 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001396:	f001 fa0f 	bl	80027b8 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800139a:	f000 ff0f 	bl	80021bc <MX_SPI3_Init>
  MX_TIM4_Init();
 800139e:	f001 f90b 	bl	80025b8 <MX_TIM4_Init>
  MX_TIM2_Init();
 80013a2:	f001 f8bd 	bl	8002520 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Init(&huart2);
 80013a6:	482f      	ldr	r0, [pc, #188]	@ (8001464 <main+0xf0>)
 80013a8:	f00f fd62 	bl	8010e70 <HAL_UART_Init>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	2104      	movs	r1, #4
 80013b0:	482d      	ldr	r0, [pc, #180]	@ (8001468 <main+0xf4>)
 80013b2:	f00d fc6f 	bl	800ec94 <HAL_GPIO_WritePin>
  delay_init(DELAY_TIMER);
 80013b6:	482d      	ldr	r0, [pc, #180]	@ (800146c <main+0xf8>)
 80013b8:	f7ff fdd2 	bl	8000f60 <delay_init>
  timer_configure_timebase(&htim2, 1000000);
 80013bc:	492c      	ldr	r1, [pc, #176]	@ (8001470 <main+0xfc>)
 80013be:	482d      	ldr	r0, [pc, #180]	@ (8001474 <main+0x100>)
 80013c0:	f001 f98c 	bl	80026dc <timer_configure_timebase>
  HAL_TIM_Base_Start_IT(&htim2);
 80013c4:	482b      	ldr	r0, [pc, #172]	@ (8001474 <main+0x100>)
 80013c6:	f00f f8f5 	bl	80105b4 <HAL_TIM_Base_Start_IT>

  /*
  * Setup message facility to see internal traces from IDD
  */
  INV_MSG_SETUP(MSG_LEVEL, msg_printer);
 80013ca:	492b      	ldr	r1, [pc, #172]	@ (8001478 <main+0x104>)
 80013cc:	2006      	movs	r0, #6
 80013ce:	f00d f901 	bl	800e5d4 <inv_msg_setup>

  /*
  * Welcome message
  */
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80013d2:	492a      	ldr	r1, [pc, #168]	@ (800147c <main+0x108>)
 80013d4:	2003      	movs	r0, #3
 80013d6:	f00d f91f 	bl	800e618 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "#          20948 example          #");
 80013da:	4929      	ldr	r1, [pc, #164]	@ (8001480 <main+0x10c>)
 80013dc:	2003      	movs	r0, #3
 80013de:	f00d f91b 	bl	800e618 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80013e2:	4926      	ldr	r1, [pc, #152]	@ (800147c <main+0x108>)
 80013e4:	2003      	movs	r0, #3
 80013e6:	f00d f917 	bl	800e618 <inv_msg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  rc += inv_host_serif_open(idd_io_hal_get_serif_instance_spi());
 80013ea:	f7ff ff1d 	bl	8001228 <idd_io_hal_get_serif_instance_spi>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff23 	bl	800123c <inv_host_serif_open>
 80013f6:	4602      	mov	r2, r0
 80013f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013fa:	4413      	add	r3, r2
 80013fc:	643b      	str	r3, [r7, #64]	@ 0x40
	 * - reference to serial interface object,
	 * - reference to listener that will catch sensor events,
	 * - a static buffer for the driver to use as a temporary buffer
	 * - various driver option
	 */
	inv_device_icm20948_init(&device_icm20948, idd_io_hal_get_serif_instance_spi(),
 80013fe:	f7ff ff13 	bl	8001228 <idd_io_hal_get_serif_instance_spi>
 8001402:	4601      	mov	r1, r0
 8001404:	f243 73d2 	movw	r3, #14290	@ 0x37d2
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	4b1e      	ldr	r3, [pc, #120]	@ (8001484 <main+0x110>)
 800140c:	4a1e      	ldr	r2, [pc, #120]	@ (8001488 <main+0x114>)
 800140e:	481f      	ldr	r0, [pc, #124]	@ (800148c <main+0x118>)
 8001410:	f001 fbba 	bl	8002b88 <inv_device_icm20948_init>
			&sensor_listener, dmp3_image, sizeof(dmp3_image));

  /*
	 * Simply get generic device handle from icm20948 Device
	 */
	device = inv_device_icm20948_get_base(&device_icm20948);
 8001414:	481d      	ldr	r0, [pc, #116]	@ (800148c <main+0x118>)
 8001416:	f7ff ff87 	bl	8001328 <inv_device_icm20948_get_base>
 800141a:	4603      	mov	r3, r0
 800141c:	4a1c      	ldr	r2, [pc, #112]	@ (8001490 <main+0x11c>)
 800141e:	6013      	str	r3, [r2, #0]

	/*
	 * Just get the whoami
	 */
	rc = inv_device_whoami(device, &whoami);
 8001420:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <main+0x11c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff ff22 	bl	8001274 <inv_device_whoami>
 8001430:	6438      	str	r0, [r7, #64]	@ 0x40
	INV_MSG(INV_MSG_LEVEL_INFO, "ICM WHOAMI=%02x", whoami);
 8001432:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001436:	461a      	mov	r2, r3
 8001438:	4916      	ldr	r1, [pc, #88]	@ (8001494 <main+0x120>)
 800143a:	2003      	movs	r0, #3
 800143c:	f00d f8ec 	bl	800e618 <inv_msg>
	check_rc(rc);
 8001440:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001442:	f000 fd43 	bl	8001ecc <check_rc>

	/*
	 * Check if WHOAMI value corresponds to any value from EXPECTED_WHOAMI array
	 */
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001446:	2300      	movs	r3, #0
 8001448:	647b      	str	r3, [r7, #68]	@ 0x44
 800144a:	e007      	b.n	800145c <main+0xe8>
		if(whoami == EXPECTED_WHOAMI[i])
 800144c:	22ea      	movs	r2, #234	@ 0xea
 800144e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001452:	429a      	cmp	r2, r3
 8001454:	d020      	beq.n	8001498 <main+0x124>
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001458:	3301      	adds	r3, #1
 800145a:	647b      	str	r3, [r7, #68]	@ 0x44
 800145c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f4      	beq.n	800144c <main+0xd8>
 8001462:	e01a      	b.n	800149a <main+0x126>
 8001464:	20001074 	.word	0x20001074
 8001468:	40020c00 	.word	0x40020c00
 800146c:	40000800 	.word	0x40000800
 8001470:	000f4240 	.word	0x000f4240
 8001474:	20000fe4 	.word	0x20000fe4
 8001478:	08001ef9 	.word	0x08001ef9
 800147c:	08016d4c 	.word	0x08016d4c
 8001480:	08016d70 	.word	0x08016d70
 8001484:	080180c4 	.word	0x080180c4
 8001488:	0801b898 	.word	0x0801b898
 800148c:	20000950 	.word	0x20000950
 8001490:	20000e80 	.word	0x20000e80
 8001494:	08016d94 	.word	0x08016d94
			break;
 8001498:	bf00      	nop
	}

	if(i == sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0])) {
 800149a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800149c:	2b01      	cmp	r3, #1
 800149e:	d10a      	bne.n	80014b6 <main+0x142>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Bad WHOAMI value. Got 0x%02x. Expected @EXPECTED_WHOAMI@.", whoami);
 80014a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80014a4:	461a      	mov	r2, r3
 80014a6:	49d4      	ldr	r1, [pc, #848]	@ (80017f8 <main+0x484>)
 80014a8:	2001      	movs	r0, #1
 80014aa:	f00d f8b5 	bl	800e618 <inv_msg>
		check_rc(-1);
 80014ae:	f04f 30ff 	mov.w	r0, #4294967295
 80014b2:	f000 fd0b 	bl	8001ecc <check_rc>
	}

	/*
	 * Configure and initialize the icm20948 device
	 */
	INV_MSG(INV_MSG_LEVEL_INFO, "Setting-up ICM device");
 80014b6:	49d1      	ldr	r1, [pc, #836]	@ (80017fc <main+0x488>)
 80014b8:	2003      	movs	r0, #3
 80014ba:	f00d f8ad 	bl	800e618 <inv_msg>
	rc = inv_device_setup(device);
 80014be:	4bd0      	ldr	r3, [pc, #832]	@ (8001800 <main+0x48c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff ff04 	bl	80012d0 <inv_device_setup>
 80014c8:	6438      	str	r0, [r7, #64]	@ 0x40
	check_rc(rc);
 80014ca:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80014cc:	f000 fcfe 	bl	8001ecc <check_rc>
	/*
		* Check sensor availibitlity
		* if rc value is 0, it means sensor is available,
		* if rc value is INV_ERROR or INV_ERROR_BAD_ARG, sensor is NA
		*/
	available_sensor_mask = 0;
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80014dc:	2300      	movs	r3, #0
 80014de:	647b      	str	r3, [r7, #68]	@ 0x44
 80014e0:	bf00      	nop
	}

	/*
		* Start all available sensors from the sensor list
		*/
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80014e2:	2300      	movs	r3, #0
 80014e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80014e6:	bf00      	nop
	unsigned char mask;
	unsigned char val;

	/*-------------------*/
	// Disable DMP INT
	mask = 0b10001111;
 80014e8:	238f      	movs	r3, #143	@ 0x8f
 80014ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE, mask, val);
 80014f4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80014f8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80014fc:	2110      	movs	r1, #16
 80014fe:	48c1      	ldr	r0, [pc, #772]	@ (8001804 <main+0x490>)
 8001500:	f000 fe06 	bl	8002110 <modify_register>
	/*-------------------*/
	// Enable Raw Data INT
	mask = 0b1;
 8001504:	2301      	movs	r3, #1
 8001506:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0b1;
 800150a:	2301      	movs	r3, #1
 800150c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_1, mask, val);
 8001510:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001514:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001518:	2111      	movs	r1, #17
 800151a:	48ba      	ldr	r0, [pc, #744]	@ (8001804 <main+0x490>)
 800151c:	f000 fdf8 	bl	8002110 <modify_register>


	/*-------------------*/
	mask = 0b111111;
 8001520:	233f      	movs	r3, #63	@ 0x3f
 8001522:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG");
 800152c:	49b6      	ldr	r1, [pc, #728]	@ (8001808 <main+0x494>)
 800152e:	2004      	movs	r0, #4
 8001530:	f00d f872 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG, mask, val);
 8001534:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001538:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800153c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001540:	48b0      	ldr	r0, [pc, #704]	@ (8001804 <main+0x490>)
 8001542:	f000 fde5 	bl	8002110 <modify_register>
	device_icm20948.icm20948_states.base_state.accel_fullscale = 0;
 8001546:	4bb1      	ldr	r3, [pc, #708]	@ (800180c <main+0x498>)
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

	mask = 0b11111;
 800154e:	231f      	movs	r3, #31
 8001550:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG_2");
 800155a:	49ad      	ldr	r1, [pc, #692]	@ (8001810 <main+0x49c>)
 800155c:	2004      	movs	r0, #4
 800155e:	f00d f85b 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG_2, mask, val);
 8001562:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001566:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800156a:	f240 1115 	movw	r1, #277	@ 0x115
 800156e:	48a5      	ldr	r0, [pc, #660]	@ (8001804 <main+0x490>)
 8001570:	f000 fdce 	bl	8002110 <modify_register>

	mask = 0b1111;
 8001574:	230f      	movs	r3, #15
 8001576:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_1");
 8001580:	49a4      	ldr	r1, [pc, #656]	@ (8001814 <main+0x4a0>)
 8001582:	2004      	movs	r0, #4
 8001584:	f00d f848 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_1, mask, val);
 8001588:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800158c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001590:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001594:	489b      	ldr	r0, [pc, #620]	@ (8001804 <main+0x490>)
 8001596:	f000 fdbb 	bl	8002110 <modify_register>

	mask = 0b11111111;
 800159a:	23ff      	movs	r3, #255	@ 0xff
 800159c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_2");
 80015a6:	499c      	ldr	r1, [pc, #624]	@ (8001818 <main+0x4a4>)
 80015a8:	2004      	movs	r0, #4
 80015aa:	f00d f835 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_2, mask, val);
 80015ae:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80015b2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80015b6:	f240 1111 	movw	r1, #273	@ 0x111
 80015ba:	4892      	ldr	r0, [pc, #584]	@ (8001804 <main+0x490>)
 80015bc:	f000 fda8 	bl	8002110 <modify_register>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_XOUT_H_SH, 6, test_data);
 80015c0:	f107 031c 	add.w	r3, r7, #28
 80015c4:	2206      	movs	r2, #6
 80015c6:	212d      	movs	r1, #45	@ 0x2d
 80015c8:	488e      	ldr	r0, [pc, #568]	@ (8001804 <main+0x490>)
 80015ca:	f00c fda9 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Accel Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 80015ce:	7f3b      	ldrb	r3, [r7, #28]
 80015d0:	461c      	mov	r4, r3
 80015d2:	7f7b      	ldrb	r3, [r7, #29]
 80015d4:	461d      	mov	r5, r3
 80015d6:	7fbb      	ldrb	r3, [r7, #30]
 80015d8:	7ffa      	ldrb	r2, [r7, #31]
 80015da:	f897 1020 	ldrb.w	r1, [r7, #32]
 80015de:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 80015e2:	9003      	str	r0, [sp, #12]
 80015e4:	9102      	str	r1, [sp, #8]
 80015e6:	9201      	str	r2, [sp, #4]
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	462b      	mov	r3, r5
 80015ec:	4622      	mov	r2, r4
 80015ee:	498b      	ldr	r1, [pc, #556]	@ (800181c <main+0x4a8>)
 80015f0:	2004      	movs	r0, #4
 80015f2:	f00d f811 	bl	800e618 <inv_msg>


	/*-------------------*/
	mask = 0b111111;
 80015f6:	233f      	movs	r3, #63	@ 0x3f
 80015f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_1");
 8001602:	4987      	ldr	r1, [pc, #540]	@ (8001820 <main+0x4ac>)
 8001604:	2004      	movs	r0, #4
 8001606:	f00d f807 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_1, mask, val);
 800160a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800160e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001612:	f240 1101 	movw	r1, #257	@ 0x101
 8001616:	487b      	ldr	r0, [pc, #492]	@ (8001804 <main+0x490>)
 8001618:	f000 fd7a 	bl	8002110 <modify_register>
	device_icm20948.icm20948_states.base_state.gyro_fullscale = 0;
 800161c:	4b7b      	ldr	r3, [pc, #492]	@ (800180c <main+0x498>)
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

	mask = 0b111111;
 8001624:	233f      	movs	r3, #63	@ 0x3f
 8001626:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_2");
 8001630:	497c      	ldr	r1, [pc, #496]	@ (8001824 <main+0x4b0>)
 8001632:	2004      	movs	r0, #4
 8001634:	f00c fff0 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_2, mask, val);
 8001638:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800163c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001640:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001644:	486f      	ldr	r0, [pc, #444]	@ (8001804 <main+0x490>)
 8001646:	f000 fd63 	bl	8002110 <modify_register>

	mask = 0b11111111;
 800164a:	23ff      	movs	r3, #255	@ 0xff
 800164c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_SMPLRT_DIV");
 8001656:	4974      	ldr	r1, [pc, #464]	@ (8001828 <main+0x4b4>)
 8001658:	2004      	movs	r0, #4
 800165a:	f00c ffdd 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_SMPLRT_DIV, mask, val);
 800165e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001662:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001666:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800166a:	4866      	ldr	r0, [pc, #408]	@ (8001804 <main+0x490>)
 800166c:	f000 fd50 	bl	8002110 <modify_register>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_GYRO_XOUT_H_SH, 6, test_data);
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	2206      	movs	r2, #6
 8001676:	2133      	movs	r1, #51	@ 0x33
 8001678:	4862      	ldr	r0, [pc, #392]	@ (8001804 <main+0x490>)
 800167a:	f00c fd51 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Gyro Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 800167e:	7f3b      	ldrb	r3, [r7, #28]
 8001680:	461c      	mov	r4, r3
 8001682:	7f7b      	ldrb	r3, [r7, #29]
 8001684:	461d      	mov	r5, r3
 8001686:	7fbb      	ldrb	r3, [r7, #30]
 8001688:	7ffa      	ldrb	r2, [r7, #31]
 800168a:	f897 1020 	ldrb.w	r1, [r7, #32]
 800168e:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 8001692:	9003      	str	r0, [sp, #12]
 8001694:	9102      	str	r1, [sp, #8]
 8001696:	9201      	str	r2, [sp, #4]
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	462b      	mov	r3, r5
 800169c:	4622      	mov	r2, r4
 800169e:	4963      	ldr	r1, [pc, #396]	@ (800182c <main+0x4b8>)
 80016a0:	2004      	movs	r0, #4
 80016a2:	f00c ffb9 	bl	800e618 <inv_msg>

//	mask = 0b00100000;
//	val = 0b00000000;
//	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_1");
//	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, mask, val);
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 80016a6:	f107 031c 	add.w	r3, r7, #28
 80016aa:	2201      	movs	r2, #1
 80016ac:	2106      	movs	r1, #6
 80016ae:	4855      	ldr	r0, [pc, #340]	@ (8001804 <main+0x490>)
 80016b0:	f00c fd36 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 80016b4:	7f3b      	ldrb	r3, [r7, #28]
 80016b6:	461a      	mov	r2, r3
 80016b8:	495d      	ldr	r1, [pc, #372]	@ (8001830 <main+0x4bc>)
 80016ba:	2003      	movs	r0, #3
 80016bc:	f00c ffac 	bl	800e618 <inv_msg>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 80016c0:	f107 031c 	add.w	r3, r7, #28
 80016c4:	2201      	movs	r2, #1
 80016c6:	2107      	movs	r1, #7
 80016c8:	484e      	ldr	r0, [pc, #312]	@ (8001804 <main+0x490>)
 80016ca:	f00c fd29 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 80016ce:	7f3b      	ldrb	r3, [r7, #28]
 80016d0:	461a      	mov	r2, r3
 80016d2:	4958      	ldr	r1, [pc, #352]	@ (8001834 <main+0x4c0>)
 80016d4:	2003      	movs	r0, #3
 80016d6:	f00c ff9f 	bl	800e618 <inv_msg>
	/*-------------------*/
	// Disable DMP
	mask = 0b10000000;
 80016da:	2380      	movs	r3, #128	@ 0x80
 80016dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0b00000000;
 80016e0:	2300      	movs	r3, #0
 80016e2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	modify_register(&device_icm20948.icm20948_states, REG_USER_CTRL, mask, val);
 80016e6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80016ea:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80016ee:	2103      	movs	r1, #3
 80016f0:	4844      	ldr	r0, [pc, #272]	@ (8001804 <main+0x490>)
 80016f2:	f000 fd0d 	bl	8002110 <modify_register>
	/*-------------------*/
//	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_LP_CONFIG, 1, test_data);
//	INV_MSG(INV_MSG_LEVEL_INFO, "REG_LP_CONFIG : %d", test_data[0]);
	mask = 0b01110000;
 80016f6:	2370      	movs	r3, #112	@ 0x70
 80016f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_LP_CONFIG");
 8001702:	494d      	ldr	r1, [pc, #308]	@ (8001838 <main+0x4c4>)
 8001704:	2004      	movs	r0, #4
 8001706:	f00c ff87 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_LP_CONFIG, mask, val);
 800170a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800170e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001712:	2105      	movs	r1, #5
 8001714:	483b      	ldr	r0, [pc, #236]	@ (8001804 <main+0x490>)
 8001716:	f000 fcfb 	bl	8002110 <modify_register>

	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_STATUS_1, 1, test_data);
 800171a:	f107 031c 	add.w	r3, r7, #28
 800171e:	2201      	movs	r2, #1
 8001720:	211a      	movs	r1, #26
 8001722:	4838      	ldr	r0, [pc, #224]	@ (8001804 <main+0x490>)
 8001724:	f00c fcfc 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_STATUS_1 : %d", test_data[0]);
 8001728:	7f3b      	ldrb	r3, [r7, #28]
 800172a:	461a      	mov	r2, r3
 800172c:	4943      	ldr	r1, [pc, #268]	@ (800183c <main+0x4c8>)
 800172e:	2003      	movs	r0, #3
 8001730:	f00c ff72 	bl	800e618 <inv_msg>


	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 8001734:	f107 031c 	add.w	r3, r7, #28
 8001738:	2201      	movs	r2, #1
 800173a:	2106      	movs	r1, #6
 800173c:	4831      	ldr	r0, [pc, #196]	@ (8001804 <main+0x490>)
 800173e:	f00c fcef 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 8001742:	7f3b      	ldrb	r3, [r7, #28]
 8001744:	461a      	mov	r2, r3
 8001746:	493a      	ldr	r1, [pc, #232]	@ (8001830 <main+0x4bc>)
 8001748:	2003      	movs	r0, #3
 800174a:	f00c ff65 	bl	800e618 <inv_msg>
	/*-------------------*/
	// Enable All Accel and Gyro Axis
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	2201      	movs	r2, #1
 8001754:	2107      	movs	r1, #7
 8001756:	482b      	ldr	r0, [pc, #172]	@ (8001804 <main+0x490>)
 8001758:	f00c fce2 	bl	800e120 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 800175c:	7f3b      	ldrb	r3, [r7, #28]
 800175e:	461a      	mov	r2, r3
 8001760:	4934      	ldr	r1, [pc, #208]	@ (8001834 <main+0x4c0>)
 8001762:	2003      	movs	r0, #3
 8001764:	f00c ff58 	bl	800e618 <inv_msg>
	mask = 0b111111;
 8001768:	233f      	movs	r3, #63	@ 0x3f
 800176a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	val = 0b000111;
 800176e:	2307      	movs	r3, #7
 8001770:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_2");
 8001774:	4932      	ldr	r1, [pc, #200]	@ (8001840 <main+0x4cc>)
 8001776:	2004      	movs	r0, #4
 8001778:	f00c ff4e 	bl	800e618 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, mask, val);
 800177c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001780:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001784:	2107      	movs	r1, #7
 8001786:	481f      	ldr	r0, [pc, #124]	@ (8001804 <main+0x490>)
 8001788:	f000 fcc2 	bl	8002110 <modify_register>

    float accel_float[3];
    int16_t gyro_x, gyro_y, gyro_z;
    signed long  long_data[3] = {0};
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
	int accel_accuracy;
	float scale;

	accel_accuracy = inv_icm20948_get_accel_accuracy();
 8001796:	f009 fb99 	bl	800aecc <inv_icm20948_get_accel_accuracy>
 800179a:	6338      	str	r0, [r7, #48]	@ 0x30
	scale = (1 << inv_icm20948_get_accel_fullscale(&device_icm20948.icm20948_states)) * 2.f / (1L<<15); // Convert from raw units to g's
 800179c:	4819      	ldr	r0, [pc, #100]	@ (8001804 <main+0x490>)
 800179e:	f005 ffbf 	bl	8007720 <inv_icm20948_get_accel_fullscale>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2201      	movs	r2, #1
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	ee07 3a90 	vmov	s15, r3
 80017ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80017b6:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001844 <main+0x4d0>
 80017ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017be:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
//			__disable_irq();
//			irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
//			__enable_irq();
//		}
//	}
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 80017c2:	4b21      	ldr	r3, [pc, #132]	@ (8001848 <main+0x4d4>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	daf9      	bge.n	80017c2 <main+0x44e>
		  // Read INT REG
		  inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_STATUS_1, 1, test_data);
 80017ce:	f107 031c 	add.w	r3, r7, #28
 80017d2:	2201      	movs	r2, #1
 80017d4:	211a      	movs	r1, #26
 80017d6:	480b      	ldr	r0, [pc, #44]	@ (8001804 <main+0x490>)
 80017d8:	f00c fca2 	bl	800e120 <inv_icm20948_read_mems_reg>
		  // Check INT

		  if(test_data[0])
 80017dc:	7f3b      	ldrb	r3, [r7, #28]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d0ef      	beq.n	80017c2 <main+0x44e>
		  {
			inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_XOUT_H_SH, 6, test_data);
 80017e2:	f107 031c 	add.w	r3, r7, #28
 80017e6:	2206      	movs	r2, #6
 80017e8:	212d      	movs	r1, #45	@ 0x2d
 80017ea:	4806      	ldr	r0, [pc, #24]	@ (8001804 <main+0x490>)
 80017ec:	f00c fc98 	bl	800e120 <inv_icm20948_read_mems_reg>
			long_data[0] = (int16_t)((test_data[0] << 8) | test_data[1]);
 80017f0:	7f3b      	ldrb	r3, [r7, #28]
 80017f2:	021b      	lsls	r3, r3, #8
 80017f4:	b21a      	sxth	r2, r3
 80017f6:	e029      	b.n	800184c <main+0x4d8>
 80017f8:	08016da4 	.word	0x08016da4
 80017fc:	08016de0 	.word	0x08016de0
 8001800:	20000e80 	.word	0x20000e80
 8001804:	20000980 	.word	0x20000980
 8001808:	08016df8 	.word	0x08016df8
 800180c:	20000950 	.word	0x20000950
 8001810:	08016e0c 	.word	0x08016e0c
 8001814:	08016e20 	.word	0x08016e20
 8001818:	08016e38 	.word	0x08016e38
 800181c:	08016e50 	.word	0x08016e50
 8001820:	08016e88 	.word	0x08016e88
 8001824:	08016e9c 	.word	0x08016e9c
 8001828:	08016eb0 	.word	0x08016eb0
 800182c:	08016ec4 	.word	0x08016ec4
 8001830:	08016efc 	.word	0x08016efc
 8001834:	08016f10 	.word	0x08016f10
 8001838:	08016f24 	.word	0x08016f24
 800183c:	08016f34 	.word	0x08016f34
 8001840:	08016f4c 	.word	0x08016f4c
 8001844:	47000000 	.word	0x47000000
 8001848:	20000948 	.word	0x20000948
 800184c:	7f7b      	ldrb	r3, [r7, #29]
 800184e:	b21b      	sxth	r3, r3
 8001850:	4313      	orrs	r3, r2
 8001852:	b21b      	sxth	r3, r3
 8001854:	607b      	str	r3, [r7, #4]
			long_data[1] = (int16_t)((test_data[2] << 8) | test_data[3]);
 8001856:	7fbb      	ldrb	r3, [r7, #30]
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	b21a      	sxth	r2, r3
 800185c:	7ffb      	ldrb	r3, [r7, #31]
 800185e:	b21b      	sxth	r3, r3
 8001860:	4313      	orrs	r3, r2
 8001862:	b21b      	sxth	r3, r3
 8001864:	60bb      	str	r3, [r7, #8]
		    long_data[2] = (int16_t)((test_data[4] << 8) | test_data[5]);
 8001866:	f897 3020 	ldrb.w	r3, [r7, #32]
 800186a:	021b      	lsls	r3, r3, #8
 800186c:	b21a      	sxth	r2, r3
 800186e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001872:	b21b      	sxth	r3, r3
 8001874:	4313      	orrs	r3, r2
 8001876:	b21b      	sxth	r3, r3
 8001878:	60fb      	str	r3, [r7, #12]
		    // inv_icm20948_convert_dmp3_to_body(&device_icm20948.icm20948_states, long_data, scale, accel_float);
			accel_float[0] = long_data[0]*scale;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	ee07 3a90 	vmov	s15, r3
 8001880:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001884:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188c:	edc7 7a04 	vstr	s15, [r7, #16]
			accel_float[1] = long_data[1]*scale;
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800189a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800189e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a2:	edc7 7a05 	vstr	s15, [r7, #20]
			accel_float[2] = long_data[2]*scale;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018b8:	edc7 7a06 	vstr	s15, [r7, #24]

			inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_GYRO_XOUT_H_SH, 6, test_data);
 80018bc:	f107 031c 	add.w	r3, r7, #28
 80018c0:	2206      	movs	r2, #6
 80018c2:	2133      	movs	r1, #51	@ 0x33
 80018c4:	481b      	ldr	r0, [pc, #108]	@ (8001934 <main+0x5c0>)
 80018c6:	f00c fc2b 	bl	800e120 <inv_icm20948_read_mems_reg>
		    gyro_x = (int16_t)((test_data[0] << 8) | test_data[1]);
 80018ca:	7f3b      	ldrb	r3, [r7, #28]
 80018cc:	021b      	lsls	r3, r3, #8
 80018ce:	b21a      	sxth	r2, r3
 80018d0:	7f7b      	ldrb	r3, [r7, #29]
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	4313      	orrs	r3, r2
 80018d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
		    gyro_y = (int16_t)((test_data[2] << 8) | test_data[3]);
 80018d8:	7fbb      	ldrb	r3, [r7, #30]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	b21a      	sxth	r2, r3
 80018de:	7ffb      	ldrb	r3, [r7, #31]
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	853b      	strh	r3, [r7, #40]	@ 0x28
		    gyro_z = (int16_t)((test_data[4] << 8) | test_data[5]);
 80018e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	4313      	orrs	r3, r2
 80018f6:	84fb      	strh	r3, [r7, #38]	@ 0x26

		    INV_MSG(INV_MSG_LEVEL_VERBOSE, "Accel Measurements: X=%f, Y=%f, Z=%f", accel_float[0], accel_float[1], accel_float[2]);
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe44 	bl	8000588 <__aeabi_f2d>
 8001900:	4680      	mov	r8, r0
 8001902:	4689      	mov	r9, r1
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fe3e 	bl	8000588 <__aeabi_f2d>
 800190c:	4604      	mov	r4, r0
 800190e:	460d      	mov	r5, r1
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fe38 	bl	8000588 <__aeabi_f2d>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001920:	e9cd 4500 	strd	r4, r5, [sp]
 8001924:	4642      	mov	r2, r8
 8001926:	464b      	mov	r3, r9
 8001928:	4903      	ldr	r1, [pc, #12]	@ (8001938 <main+0x5c4>)
 800192a:	2004      	movs	r0, #4
 800192c:	f00c fe74 	bl	800e618 <inv_msg>
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8001930:	e747      	b.n	80017c2 <main+0x44e>
 8001932:	bf00      	nop
 8001934:	20000980 	.word	0x20000980
 8001938:	08016f5c 	.word	0x08016f5c

0800193c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b094      	sub	sp, #80	@ 0x50
 8001940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	f107 031c 	add.w	r3, r7, #28
 8001946:	2234      	movs	r2, #52	@ 0x34
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f011 f866 	bl	8012a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001960:	2300      	movs	r3, #0
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	4b2c      	ldr	r3, [pc, #176]	@ (8001a18 <SystemClock_Config+0xdc>)
 8001966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001968:	4a2b      	ldr	r2, [pc, #172]	@ (8001a18 <SystemClock_Config+0xdc>)
 800196a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800196e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001970:	4b29      	ldr	r3, [pc, #164]	@ (8001a18 <SystemClock_Config+0xdc>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800197c:	2300      	movs	r3, #0
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	4b26      	ldr	r3, [pc, #152]	@ (8001a1c <SystemClock_Config+0xe0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a25      	ldr	r2, [pc, #148]	@ (8001a1c <SystemClock_Config+0xe0>)
 8001986:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b23      	ldr	r3, [pc, #140]	@ (8001a1c <SystemClock_Config+0xe0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001998:	2302      	movs	r3, #2
 800199a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800199c:	2301      	movs	r3, #1
 800199e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019a0:	2310      	movs	r3, #16
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a4:	2302      	movs	r3, #2
 80019a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019a8:	2300      	movs	r3, #0
 80019aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019ac:	2308      	movs	r3, #8
 80019ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80019b0:	23b4      	movs	r3, #180	@ 0xb4
 80019b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019b4:	2302      	movs	r3, #2
 80019b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019b8:	2302      	movs	r3, #2
 80019ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019bc:	2302      	movs	r3, #2
 80019be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	4618      	mov	r0, r3
 80019c6:	f00d fd31 	bl	800f42c <HAL_RCC_OscConfig>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80019d0:	f000 fbee 	bl	80021b0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80019d4:	f00d f990 	bl	800ecf8 <HAL_PWREx_EnableOverDrive>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80019de:	f000 fbe7 	bl	80021b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e2:	230f      	movs	r3, #15
 80019e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019e6:	2302      	movs	r3, #2
 80019e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019ee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019fa:	f107 0308 	add.w	r3, r7, #8
 80019fe:	2105      	movs	r1, #5
 8001a00:	4618      	mov	r0, r3
 8001a02:	f00d f9c9 	bl	800ed98 <HAL_RCC_ClockConfig>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001a0c:	f000 fbd0 	bl	80021b0 <Error_Handler>
  }
}
 8001a10:	bf00      	nop
 8001a12:	3750      	adds	r7, #80	@ 0x50
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40007000 	.word	0x40007000

08001a20 <sensor_event_cb>:
/*
 * Callback called upon sensor event reception
 * This function is called in the same context as inv_device_poll()
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg)
{
 8001a20:	b5b0      	push	{r4, r5, r7, lr}
 8001a22:	b088      	sub	sp, #32
 8001a24:	af06      	add	r7, sp, #24
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
	(void)arg;
	/*
	 * In normal mode, display sensor event over UART messages
	 */

	if(event->status == INV_SENSOR_STATUS_DATA_UPDATED) {
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f040 8242 	bne.w	8001eb8 <sensor_event_cb+0x498>

		switch(INV_SENSOR_ID_TO_TYPE(event->sensor)) {
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	2b20      	cmp	r3, #32
 8001a40:	f200 822e 	bhi.w	8001ea0 <sensor_event_cb+0x480>
 8001a44:	a201      	add	r2, pc, #4	@ (adr r2, 8001a4c <sensor_event_cb+0x2c>)
 8001a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a4a:	bf00      	nop
 8001a4c:	08001b05 	.word	0x08001b05
 8001a50:	08001bbd 	.word	0x08001bbd
 8001a54:	08001dd5 	.word	0x08001dd5
 8001a58:	08001b61 	.word	0x08001b61
 8001a5c:	08001ea1 	.word	0x08001ea1
 8001a60:	08001ea1 	.word	0x08001ea1
 8001a64:	08001ea1 	.word	0x08001ea1
 8001a68:	08001ea1 	.word	0x08001ea1
 8001a6c:	08001b05 	.word	0x08001b05
 8001a70:	08001b05 	.word	0x08001b05
 8001a74:	08001d61 	.word	0x08001d61
 8001a78:	08001ea1 	.word	0x08001ea1
 8001a7c:	08001ea1 	.word	0x08001ea1
 8001a80:	08001cbd 	.word	0x08001cbd
 8001a84:	08001d61 	.word	0x08001d61
 8001a88:	08001c19 	.word	0x08001c19
 8001a8c:	08001ea1 	.word	0x08001ea1
 8001a90:	08001ea1 	.word	0x08001ea1
 8001a94:	08001e81 	.word	0x08001e81
 8001a98:	08001d61 	.word	0x08001d61
 8001a9c:	08001ea1 	.word	0x08001ea1
 8001aa0:	08001ea1 	.word	0x08001ea1
 8001aa4:	08001ea1 	.word	0x08001ea1
 8001aa8:	08001ea1 	.word	0x08001ea1
 8001aac:	08001ea1 	.word	0x08001ea1
 8001ab0:	08001e55 	.word	0x08001e55
 8001ab4:	08001ea1 	.word	0x08001ea1
 8001ab8:	08001ea1 	.word	0x08001ea1
 8001abc:	08001ea1 	.word	0x08001ea1
 8001ac0:	08001ea1 	.word	0x08001ea1
 8001ac4:	08001ea1 	.word	0x08001ea1
 8001ac8:	08001ad1 	.word	0x08001ad1
 8001acc:	08001ad1 	.word	0x08001ad1
		case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
		case INV_SENSOR_TYPE_RAW_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (lsb): %llu %d %d %d",
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f001 fd67 	bl	80035a8 <inv_sensor_str>
 8001ada:	4605      	mov	r5, r0
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001ae2:	6879      	ldr	r1, [r7, #4]
 8001ae4:	6909      	ldr	r1, [r1, #16]
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	6940      	ldr	r0, [r0, #20]
 8001aea:	687c      	ldr	r4, [r7, #4]
 8001aec:	69a4      	ldr	r4, [r4, #24]
 8001aee:	9404      	str	r4, [sp, #16]
 8001af0:	9003      	str	r0, [sp, #12]
 8001af2:	9102      	str	r1, [sp, #8]
 8001af4:	e9cd 2300 	strd	r2, r3, [sp]
 8001af8:	462a      	mov	r2, r5
 8001afa:	49cd      	ldr	r1, [pc, #820]	@ (8001e30 <sensor_event_cb+0x410>)
 8001afc:	2003      	movs	r0, #3
 8001afe:	f00c fd8b 	bl	800e618 <inv_msg>
					event->timestamp,
					(int)event->data.raw3d.vect[0],
					(int)event->data.raw3d.vect[1],
					(int)event->data.raw3d.vect[2]);

			break;
 8001b02:	e1d9      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ACCELEROMETER:
		case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
		case INV_SENSOR_TYPE_GRAVITY:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mg): %d %d %d", inv_sensor_str(event->sensor),
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f001 fd4d 	bl	80035a8 <inv_sensor_str>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b16:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8001e34 <sensor_event_cb+0x414>
 8001b1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1e:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b28:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8001e34 <sensor_event_cb+0x414>
 8001b2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b34:	ee17 1a90 	vmov	r1, s15
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b3e:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001e34 <sensor_event_cb+0x414>
 8001b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b4a:	ee17 3a90 	vmov	r3, s15
 8001b4e:	9301      	str	r3, [sp, #4]
 8001b50:	9100      	str	r1, [sp, #0]
 8001b52:	ee16 3a90 	vmov	r3, s13
 8001b56:	49b8      	ldr	r1, [pc, #736]	@ (8001e38 <sensor_event_cb+0x418>)
 8001b58:	2003      	movs	r0, #3
 8001b5a:	f00c fd5d 	bl	800e618 <inv_msg>
					(int)(event->data.acc.vect[0]*1000),
					(int)(event->data.acc.vect[1]*1000),
					(int)(event->data.acc.vect[2]*1000));
			break;
 8001b5e:	e1ab      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d", inv_sensor_str(event->sensor),
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f001 fd1f 	bl	80035a8 <inv_sensor_str>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b72:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001e34 <sensor_event_cb+0x414>
 8001b76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b7a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b84:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8001e34 <sensor_event_cb+0x414>
 8001b88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b90:	ee17 1a90 	vmov	r1, s15
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b9a:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8001e34 <sensor_event_cb+0x414>
 8001b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba6:	ee17 3a90 	vmov	r3, s15
 8001baa:	9301      	str	r3, [sp, #4]
 8001bac:	9100      	str	r1, [sp, #0]
 8001bae:	ee16 3a90 	vmov	r3, s13
 8001bb2:	49a2      	ldr	r1, [pc, #648]	@ (8001e3c <sensor_event_cb+0x41c>)
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	f00c fd2f 	bl	800e618 <inv_msg>
					(int)(event->data.gyr.vect[0]*1000),
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000));
			break;
 8001bba:	e17d      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d", inv_sensor_str(event->sensor),
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f001 fcf1 	bl	80035a8 <inv_sensor_str>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	edd3 7a04 	vldr	s15, [r3, #16]
 8001bce:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001e34 <sensor_event_cb+0x414>
 8001bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd6:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001be0:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8001e34 <sensor_event_cb+0x414>
 8001be4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bec:	ee17 1a90 	vmov	r1, s15
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	edd3 7a06 	vldr	s15, [r3, #24]
 8001bf6:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8001e34 <sensor_event_cb+0x414>
 8001bfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c02:	ee17 3a90 	vmov	r3, s15
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	9100      	str	r1, [sp, #0]
 8001c0a:	ee16 3a90 	vmov	r3, s13
 8001c0e:	498c      	ldr	r1, [pc, #560]	@ (8001e40 <sensor_event_cb+0x420>)
 8001c10:	2003      	movs	r0, #3
 8001c12:	f00c fd01 	bl	800e618 <inv_msg>
					(int)(event->data.mag.vect[0]*1000),
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000));
			break;
 8001c16:	e14f      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f001 fcc3 	bl	80035a8 <inv_sensor_str>
 8001c22:	4602      	mov	r2, r0
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c2a:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001e34 <sensor_event_cb+0x414>
 8001c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c32:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c3c:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8001e34 <sensor_event_cb+0x414>
 8001c40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c48:	ee17 1a90 	vmov	r1, s15
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c52:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001e34 <sensor_event_cb+0x414>
 8001c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c5e:	ee17 0a90 	vmov	r0, s15
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c68:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001e34 <sensor_event_cb+0x414>
 8001c6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c74:	ee17 4a90 	vmov	r4, s15
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c7e:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8001e34 <sensor_event_cb+0x414>
 8001c82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c8a:	ee17 5a90 	vmov	r5, s15
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c94:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001e34 <sensor_event_cb+0x414>
 8001c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca0:	ee17 3a90 	vmov	r3, s15
 8001ca4:	9304      	str	r3, [sp, #16]
 8001ca6:	9503      	str	r5, [sp, #12]
 8001ca8:	9402      	str	r4, [sp, #8]
 8001caa:	9001      	str	r0, [sp, #4]
 8001cac:	9100      	str	r1, [sp, #0]
 8001cae:	ee16 3a90 	vmov	r3, s13
 8001cb2:	4964      	ldr	r1, [pc, #400]	@ (8001e44 <sensor_event_cb+0x424>)
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f00c fcaf 	bl	800e618 <inv_msg>
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000),
					(int)(event->data.gyr.bias[0]*1000),
					(int)(event->data.gyr.bias[1]*1000),
					(int)(event->data.gyr.bias[2]*1000));
			break;
 8001cba:	e0fd      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f001 fc71 	bl	80035a8 <inv_sensor_str>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cce:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001e34 <sensor_event_cb+0x414>
 8001cd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd6:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ce0:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001e34 <sensor_event_cb+0x414>
 8001ce4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ce8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cec:	ee17 1a90 	vmov	r1, s15
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	edd3 7a06 	vldr	s15, [r3, #24]
 8001cf6:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001e34 <sensor_event_cb+0x414>
 8001cfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d02:	ee17 0a90 	vmov	r0, s15
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d0c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001e34 <sensor_event_cb+0x414>
 8001d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d18:	ee17 4a90 	vmov	r4, s15
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d22:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001e34 <sensor_event_cb+0x414>
 8001d26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d2e:	ee17 5a90 	vmov	r5, s15
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d38:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001e34 <sensor_event_cb+0x414>
 8001d3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d44:	ee17 3a90 	vmov	r3, s15
 8001d48:	9304      	str	r3, [sp, #16]
 8001d4a:	9503      	str	r5, [sp, #12]
 8001d4c:	9402      	str	r4, [sp, #8]
 8001d4e:	9001      	str	r0, [sp, #4]
 8001d50:	9100      	str	r1, [sp, #0]
 8001d52:	ee16 3a90 	vmov	r3, s13
 8001d56:	493c      	ldr	r1, [pc, #240]	@ (8001e48 <sensor_event_cb+0x428>)
 8001d58:	2003      	movs	r0, #3
 8001d5a:	f00c fc5d 	bl	800e618 <inv_msg>
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000),
					(int)(event->data.mag.bias[0]*1000),
					(int)(event->data.mag.bias[1]*1000),
					(int)(event->data.mag.bias[2]*1000));
			break;
 8001d5e:	e0ab      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d %d ", inv_sensor_str(event->sensor),
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f001 fc1f 	bl	80035a8 <inv_sensor_str>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d72:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001e34 <sensor_event_cb+0x414>
 8001d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d84:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001e34 <sensor_event_cb+0x414>
 8001d88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d90:	ee17 1a90 	vmov	r1, s15
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d9a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001e34 <sensor_event_cb+0x414>
 8001d9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001da6:	ee17 0a90 	vmov	r0, s15
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	edd3 7a07 	vldr	s15, [r3, #28]
 8001db0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001e34 <sensor_event_cb+0x414>
 8001db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dbc:	ee17 3a90 	vmov	r3, s15
 8001dc0:	9302      	str	r3, [sp, #8]
 8001dc2:	9001      	str	r0, [sp, #4]
 8001dc4:	9100      	str	r1, [sp, #0]
 8001dc6:	ee16 3a90 	vmov	r3, s13
 8001dca:	4920      	ldr	r1, [pc, #128]	@ (8001e4c <sensor_event_cb+0x42c>)
 8001dcc:	2003      	movs	r0, #3
 8001dce:	f00c fc23 	bl	800e618 <inv_msg>
					(int)(event->data.quaternion.quat[0]*1000),
					(int)(event->data.quaternion.quat[1]*1000),
					(int)(event->data.quaternion.quat[2]*1000),
					(int)(event->data.quaternion.quat[3]*1000));
			break;
 8001dd2:	e071      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ORIENTATION:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d ", inv_sensor_str(event->sensor),
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f001 fbe5 	bl	80035a8 <inv_sensor_str>
 8001dde:	4602      	mov	r2, r0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	edd3 7a04 	vldr	s15, [r3, #16]
 8001de6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001e34 <sensor_event_cb+0x414>
 8001dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dee:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	edd3 7a05 	vldr	s15, [r3, #20]
 8001df8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001e34 <sensor_event_cb+0x414>
 8001dfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e04:	ee17 1a90 	vmov	r1, s15
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e0e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001e34 <sensor_event_cb+0x414>
 8001e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e1a:	ee17 3a90 	vmov	r3, s15
 8001e1e:	9301      	str	r3, [sp, #4]
 8001e20:	9100      	str	r1, [sp, #0]
 8001e22:	ee16 3a90 	vmov	r3, s13
 8001e26:	490a      	ldr	r1, [pc, #40]	@ (8001e50 <sensor_event_cb+0x430>)
 8001e28:	2003      	movs	r0, #3
 8001e2a:	f00c fbf5 	bl	800e618 <inv_msg>
					(int)(event->data.orientation.x*1000),
					(int)(event->data.orientation.y*1000),
					(int)(event->data.orientation.z*1000));
			break;
 8001e2e:	e043      	b.n	8001eb8 <sensor_event_cb+0x498>
 8001e30:	08016f84 	.word	0x08016f84
 8001e34:	447a0000 	.word	0x447a0000
 8001e38:	08016fa8 	.word	0x08016fa8
 8001e3c:	08016fc8 	.word	0x08016fc8
 8001e40:	08016fe8 	.word	0x08016fe8
 8001e44:	08017008 	.word	0x08017008
 8001e48:	08017030 	.word	0x08017030
 8001e4c:	08017058 	.word	0x08017058
 8001e50:	0801707c 	.word	0x0801707c
		case INV_SENSOR_TYPE_BAC:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %d %s", inv_sensor_str(event->sensor),
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f001 fba5 	bl	80035a8 <inv_sensor_str>
 8001e5e:	4605      	mov	r5, r0
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	691c      	ldr	r4, [r3, #16]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 f8af 	bl	8001fcc <activityName>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	4623      	mov	r3, r4
 8001e74:	462a      	mov	r2, r5
 8001e76:	4912      	ldr	r1, [pc, #72]	@ (8001ec0 <sensor_event_cb+0x4a0>)
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f00c fbcd 	bl	800e618 <inv_msg>
					event->data.bac.event, activityName(event->data.bac.event));
			break;
 8001e7e:	e01b      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_COUNTER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %lu", inv_sensor_str(event->sensor),
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f001 fb8f 	bl	80035a8 <inv_sensor_str>
 8001e8a:	4601      	mov	r1, r0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001e92:	4613      	mov	r3, r2
 8001e94:	460a      	mov	r2, r1
 8001e96:	490b      	ldr	r1, [pc, #44]	@ (8001ec4 <sensor_event_cb+0x4a4>)
 8001e98:	2003      	movs	r0, #3
 8001e9a:	f00c fbbd 	bl	800e618 <inv_msg>
					(unsigned long)event->data.step.count);
			break;
 8001e9e:	e00b      	b.n	8001eb8 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_DETECTOR:
		case INV_SENSOR_TYPE_SMD:
		case INV_SENSOR_TYPE_B2S:
		case INV_SENSOR_TYPE_TILT_DETECTOR:
		default:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : ...", inv_sensor_str(event->sensor));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f001 fb7f 	bl	80035a8 <inv_sensor_str>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	4906      	ldr	r1, [pc, #24]	@ (8001ec8 <sensor_event_cb+0x4a8>)
 8001eb0:	2003      	movs	r0, #3
 8001eb2:	f00c fbb1 	bl	800e618 <inv_msg>
			break;
 8001eb6:	bf00      	nop
		}
	}
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec0:	0801709c 	.word	0x0801709c
 8001ec4:	080170b4 	.word	0x080170b4
 8001ec8:	080170c8 	.word	0x080170c8

08001ecc <check_rc>:

static void check_rc(int rc)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	if(rc == -1) {
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eda:	d106      	bne.n	8001eea <check_rc+0x1e>
		INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d", rc);
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	4905      	ldr	r1, [pc, #20]	@ (8001ef4 <check_rc+0x28>)
 8001ee0:	2003      	movs	r0, #3
 8001ee2:	f00c fb99 	bl	800e618 <inv_msg>
		while(1);
 8001ee6:	bf00      	nop
 8001ee8:	e7fd      	b.n	8001ee6 <check_rc+0x1a>
	}
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	080170dc 	.word	0x080170dc

08001ef8 <msg_printer>:

static void msg_printer(int level, const char * str, va_list ap)
{
 8001ef8:	b5b0      	push	{r4, r5, r7, lr}
 8001efa:	b08c      	sub	sp, #48	@ 0x30
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
#ifdef INV_MSG_ENABLE
	static char out_str[256]; /* static to limit stack usage */
	unsigned idx = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char * ptr = out_str;
 8001f08:	4b2b      	ldr	r3, [pc, #172]	@ (8001fb8 <msg_printer+0xc0>)
 8001f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char * s[INV_MSG_LEVEL_MAX] = {
 8001f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001fbc <msg_printer+0xc4>)
 8001f0e:	f107 0410 	add.w	r4, r7, #16
 8001f12:	461d      	mov	r5, r3
 8001f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f1c:	e884 0003 	stmia.w	r4, {r0, r1}
		"[I] ", // INV_MSG_LEVEL_INFO
		"[V] ", // INV_MSG_LEVEL_VERBOSE
		"[D] ", // INV_MSG_LEVEL_DEBUG
	};

	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "%s", s[level]);
 8001f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f22:	4a25      	ldr	r2, [pc, #148]	@ (8001fb8 <msg_printer+0xc0>)
 8001f24:	1898      	adds	r0, r3, r2
 8001f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f28:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	3330      	adds	r3, #48	@ 0x30
 8001f32:	443b      	add	r3, r7
 8001f34:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001f38:	4a21      	ldr	r2, [pc, #132]	@ (8001fc0 <msg_printer+0xc8>)
 8001f3a:	f010 fb8b 	bl	8012654 <snprintf>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	461a      	mov	r2, r3
 8001f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f44:	4413      	add	r3, r2
 8001f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8001f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f4a:	2bff      	cmp	r3, #255	@ 0xff
 8001f4c:	d82c      	bhi.n	8001fa8 <msg_printer+0xb0>
		return;
	idx += vsnprintf(&out_str[idx], sizeof(out_str) - idx, str, ap);
 8001f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f50:	4a19      	ldr	r2, [pc, #100]	@ (8001fb8 <msg_printer+0xc0>)
 8001f52:	1898      	adds	r0, r3, r2
 8001f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f56:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	f010 fc1b 	bl	8012798 <vsnprintf>
 8001f62:	4603      	mov	r3, r0
 8001f64:	461a      	mov	r2, r3
 8001f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f68:	4413      	add	r3, r2
 8001f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8001f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f6e:	2bff      	cmp	r3, #255	@ 0xff
 8001f70:	d81c      	bhi.n	8001fac <msg_printer+0xb4>
		return;
	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "\r\n");
 8001f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f74:	4a10      	ldr	r2, [pc, #64]	@ (8001fb8 <msg_printer+0xc0>)
 8001f76:	1898      	adds	r0, r3, r2
 8001f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001f7e:	4a11      	ldr	r2, [pc, #68]	@ (8001fc4 <msg_printer+0xcc>)
 8001f80:	4619      	mov	r1, r3
 8001f82:	f010 fb67 	bl	8012654 <snprintf>
 8001f86:	4603      	mov	r3, r0
 8001f88:	461a      	mov	r2, r3
 8001f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f8c:	4413      	add	r3, r2
 8001f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8001f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f92:	2bff      	cmp	r3, #255	@ 0xff
 8001f94:	d80c      	bhi.n	8001fb0 <msg_printer+0xb8>
		return;

	// Transmit the message over UART
	HAL_UART_Transmit(&huart2, (uint8_t*)out_str, idx, HAL_MAX_DELAY);
 8001f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9e:	4906      	ldr	r1, [pc, #24]	@ (8001fb8 <msg_printer+0xc0>)
 8001fa0:	4809      	ldr	r0, [pc, #36]	@ (8001fc8 <msg_printer+0xd0>)
 8001fa2:	f00e ffb5 	bl	8010f10 <HAL_UART_Transmit>
 8001fa6:	e004      	b.n	8001fb2 <msg_printer+0xba>
		return;
 8001fa8:	bf00      	nop
 8001faa:	e002      	b.n	8001fb2 <msg_printer+0xba>
		return;
 8001fac:	bf00      	nop
 8001fae:	e000      	b.n	8001fb2 <msg_printer+0xba>
		return;
 8001fb0:	bf00      	nop

#else
	(void)level, (void)str, (void)ap;
#endif
}
 8001fb2:	3730      	adds	r7, #48	@ 0x30
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bdb0      	pop	{r4, r5, r7, pc}
 8001fb8:	20000e88 	.word	0x20000e88
 8001fbc:	0801711c 	.word	0x0801711c
 8001fc0:	080170e8 	.word	0x080170e8
 8001fc4:	080170ec 	.word	0x080170ec
 8001fc8:	20001074 	.word	0x20001074

08001fcc <activityName>:

const char * activityName(int act)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
	switch(act) {
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3306      	adds	r3, #6
 8001fd8:	2b0c      	cmp	r3, #12
 8001fda:	d835      	bhi.n	8002048 <activityName+0x7c>
 8001fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8001fe4 <activityName+0x18>)
 8001fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe2:	bf00      	nop
 8001fe4:	08002045 	.word	0x08002045
 8001fe8:	08002041 	.word	0x08002041
 8001fec:	0800203d 	.word	0x0800203d
 8001ff0:	08002039 	.word	0x08002039
 8001ff4:	08002035 	.word	0x08002035
 8001ff8:	08002031 	.word	0x08002031
 8001ffc:	08002049 	.word	0x08002049
 8002000:	08002019 	.word	0x08002019
 8002004:	0800201d 	.word	0x0800201d
 8002008:	08002021 	.word	0x08002021
 800200c:	08002025 	.word	0x08002025
 8002010:	08002029 	.word	0x08002029
 8002014:	0800202d 	.word	0x0800202d
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_BEGIN:          return "BEGIN IN_VEHICLE";
 8002018:	4b0f      	ldr	r3, [pc, #60]	@ (8002058 <activityName+0x8c>)
 800201a:	e016      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_BEGIN:             return "BEGIN WALKING";
 800201c:	4b0f      	ldr	r3, [pc, #60]	@ (800205c <activityName+0x90>)
 800201e:	e014      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN:             return "BEGIN RUNNING";
 8002020:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <activityName+0x94>)
 8002022:	e012      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN:          return "BEGIN ON_BICYCLE";
 8002024:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <activityName+0x98>)
 8002026:	e010      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN:                return "BEGIN TILT";
 8002028:	4b0f      	ldr	r3, [pc, #60]	@ (8002068 <activityName+0x9c>)
 800202a:	e00e      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN:               return "BEGIN STILL";
 800202c:	4b0f      	ldr	r3, [pc, #60]	@ (800206c <activityName+0xa0>)
 800202e:	e00c      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_END:            return "END IN_VEHICLE";
 8002030:	4b0f      	ldr	r3, [pc, #60]	@ (8002070 <activityName+0xa4>)
 8002032:	e00a      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_END:               return "END WALKING";
 8002034:	4b0f      	ldr	r3, [pc, #60]	@ (8002074 <activityName+0xa8>)
 8002036:	e008      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_END:               return "END RUNNING";
 8002038:	4b0f      	ldr	r3, [pc, #60]	@ (8002078 <activityName+0xac>)
 800203a:	e006      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_END:            return "END ON_BICYCLE";
 800203c:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <activityName+0xb0>)
 800203e:	e004      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_END:                  return "END TILT";
 8002040:	4b0f      	ldr	r3, [pc, #60]	@ (8002080 <activityName+0xb4>)
 8002042:	e002      	b.n	800204a <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_END:                 return "END STILL";
 8002044:	4b0f      	ldr	r3, [pc, #60]	@ (8002084 <activityName+0xb8>)
 8002046:	e000      	b.n	800204a <activityName+0x7e>
	default:                                                 return "unknown activity!";
 8002048:	4b0f      	ldr	r3, [pc, #60]	@ (8002088 <activityName+0xbc>)
	}
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	08017134 	.word	0x08017134
 800205c:	08017148 	.word	0x08017148
 8002060:	08017158 	.word	0x08017158
 8002064:	08017168 	.word	0x08017168
 8002068:	0801717c 	.word	0x0801717c
 800206c:	08017188 	.word	0x08017188
 8002070:	08017194 	.word	0x08017194
 8002074:	080171a4 	.word	0x080171a4
 8002078:	080171b0 	.word	0x080171b0
 800207c:	080171bc 	.word	0x080171bc
 8002080:	080171cc 	.word	0x080171cc
 8002084:	080171d8 	.word	0x080171d8
 8002088:	080171e4 	.word	0x080171e4

0800208c <inv_icm20948_sleep_us>:

void inv_icm20948_sleep_us(int us)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	delay_us(us);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4618      	mov	r0, r3
 8002098:	f7fe ff84 	bl	8000fa4 <delay_us>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void) {
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
//	return timer_get_counter(TIMEBASE_TIMER);
	return TIMEBASE_TIMER->CNT;
 80020a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	2200      	movs	r2, #0
 80020b0:	4618      	mov	r0, r3
 80020b2:	4611      	mov	r1, r2
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
}
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <ext_interrupt_cb>:

void ext_interrupt_cb(void * context, int int_num)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
	(void)context;
	last_irq_time = inv_icm20948_get_time_us();
 80020ce:	f7ff ffe9 	bl	80020a4 <inv_icm20948_get_time_us>
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <ext_interrupt_cb+0x28>)
 80020d8:	601a      	str	r2, [r3, #0]
	irq_from_device = TO_MASK(int_num);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b29a      	uxth	r2, r3
 80020de:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <ext_interrupt_cb+0x2c>)
 80020e0:	801a      	strh	r2, [r3, #0]
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	20000e84 	.word	0x20000e84
 80020f0:	20000948 	.word	0x20000948

080020f4 <HAL_GPIO_EXTI_Callback>:

// EXTI Line9 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
	ext_interrupt_cb(0, ACCEL_INT_Pin);
 80020fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002102:	2000      	movs	r0, #0
 8002104:	f7ff ffde 	bl	80020c4 <ext_interrupt_cb>
}
 8002108:	bf00      	nop
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <modify_register>:

void modify_register(struct inv_icm20948 * s, uint16_t reg, unsigned char mask, unsigned char value) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	4608      	mov	r0, r1
 800211a:	4611      	mov	r1, r2
 800211c:	461a      	mov	r2, r3
 800211e:	4603      	mov	r3, r0
 8002120:	807b      	strh	r3, [r7, #2]
 8002122:	460b      	mov	r3, r1
 8002124:	707b      	strb	r3, [r7, #1]
 8002126:	4613      	mov	r3, r2
 8002128:	703b      	strb	r3, [r7, #0]
    unsigned char data[6];  // Adjust the size based on maximum data size needed
    unsigned char originalValue;

    // Read the current register value
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 800212a:	f107 0308 	add.w	r3, r7, #8
 800212e:	8879      	ldrh	r1, [r7, #2]
 8002130:	2201      	movs	r2, #1
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f00b fff4 	bl	800e120 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Read from %u : %u", reg, data[0]);
 8002138:	887a      	ldrh	r2, [r7, #2]
 800213a:	7a3b      	ldrb	r3, [r7, #8]
 800213c:	4919      	ldr	r1, [pc, #100]	@ (80021a4 <modify_register+0x94>)
 800213e:	2003      	movs	r0, #3
 8002140:	f00c fa6a 	bl	800e618 <inv_msg>

    // Modify the register value based on mask and provided value
    originalValue = data[0];
 8002144:	7a3b      	ldrb	r3, [r7, #8]
 8002146:	73fb      	strb	r3, [r7, #15]
    data[0] = (originalValue & ~mask) | (value & mask);  // Apply mask: clear bits using ~mask, then set from value
 8002148:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800214c:	43db      	mvns	r3, r3
 800214e:	b25a      	sxtb	r2, r3
 8002150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002154:	4013      	ands	r3, r2
 8002156:	b25a      	sxtb	r2, r3
 8002158:	7839      	ldrb	r1, [r7, #0]
 800215a:	787b      	ldrb	r3, [r7, #1]
 800215c:	400b      	ands	r3, r1
 800215e:	b2db      	uxtb	r3, r3
 8002160:	b25b      	sxtb	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	b25b      	sxtb	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	723b      	strb	r3, [r7, #8]

    // Write the modified value back to the register
    inv_icm20948_write_single_mems_reg(s, reg, data[0]);
 800216a:	7a3a      	ldrb	r2, [r7, #8]
 800216c:	887b      	ldrh	r3, [r7, #2]
 800216e:	4619      	mov	r1, r3
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f00b ff79 	bl	800e068 <inv_icm20948_write_single_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Wrote to %u : %u", reg, data[0]);
 8002176:	887a      	ldrh	r2, [r7, #2]
 8002178:	7a3b      	ldrb	r3, [r7, #8]
 800217a:	490b      	ldr	r1, [pc, #44]	@ (80021a8 <modify_register+0x98>)
 800217c:	2003      	movs	r0, #3
 800217e:	f00c fa4b 	bl	800e618 <inv_msg>

    // Confirm the write by reading back the register
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 8002182:	f107 0308 	add.w	r3, r7, #8
 8002186:	8879      	ldrh	r1, [r7, #2]
 8002188:	2201      	movs	r2, #1
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f00b ffc8 	bl	800e120 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Confirmed from %u : %u", reg, data[0]);
 8002190:	887a      	ldrh	r2, [r7, #2]
 8002192:	7a3b      	ldrb	r3, [r7, #8]
 8002194:	4905      	ldr	r1, [pc, #20]	@ (80021ac <modify_register+0x9c>)
 8002196:	2003      	movs	r0, #3
 8002198:	f00c fa3e 	bl	800e618 <inv_msg>
}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	080171f8 	.word	0x080171f8
 80021a8:	0801720c 	.word	0x0801720c
 80021ac:	08017220 	.word	0x08017220

080021b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b4:	b672      	cpsid	i
}
 80021b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <Error_Handler+0x8>

080021bc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80021c0:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021c2:	4a18      	ldr	r2, [pc, #96]	@ (8002224 <MX_SPI3_Init+0x68>)
 80021c4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80021c6:	4b16      	ldr	r3, [pc, #88]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021cc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80021ce:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80021d4:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021da:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021dc:	2202      	movs	r2, #2
 80021de:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ec:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80021ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021f0:	2210      	movs	r2, #16
 80021f2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80021fa:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <MX_SPI3_Init+0x64>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002200:	4b07      	ldr	r3, [pc, #28]	@ (8002220 <MX_SPI3_Init+0x64>)
 8002202:	2200      	movs	r2, #0
 8002204:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002206:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <MX_SPI3_Init+0x64>)
 8002208:	220a      	movs	r2, #10
 800220a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800220c:	4804      	ldr	r0, [pc, #16]	@ (8002220 <MX_SPI3_Init+0x64>)
 800220e:	f00d fbab 	bl	800f968 <HAL_SPI_Init>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002218:	f7ff ffca 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000f88 	.word	0x20000f88
 8002224:	40003c00 	.word	0x40003c00

08002228 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08a      	sub	sp, #40	@ 0x28
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a19      	ldr	r2, [pc, #100]	@ (80022ac <HAL_SPI_MspInit+0x84>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d12c      	bne.n	80022a4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <HAL_SPI_MspInit+0x88>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	4a17      	ldr	r2, [pc, #92]	@ (80022b0 <HAL_SPI_MspInit+0x88>)
 8002254:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002258:	6413      	str	r3, [r2, #64]	@ 0x40
 800225a:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <HAL_SPI_MspInit+0x88>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	4b11      	ldr	r3, [pc, #68]	@ (80022b0 <HAL_SPI_MspInit+0x88>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	4a10      	ldr	r2, [pc, #64]	@ (80022b0 <HAL_SPI_MspInit+0x88>)
 8002270:	f043 0304 	orr.w	r3, r3, #4
 8002274:	6313      	str	r3, [r2, #48]	@ 0x30
 8002276:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <HAL_SPI_MspInit+0x88>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002282:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002290:	2303      	movs	r3, #3
 8002292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002294:	2306      	movs	r3, #6
 8002296:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	4619      	mov	r1, r3
 800229e:	4805      	ldr	r0, [pc, #20]	@ (80022b4 <HAL_SPI_MspInit+0x8c>)
 80022a0:	f00c fb64 	bl	800e96c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80022a4:	bf00      	nop
 80022a6:	3728      	adds	r7, #40	@ 0x28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40003c00 	.word	0x40003c00
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40020800 	.word	0x40020800

080022b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <HAL_MspInit+0x4c>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002304 <HAL_MspInit+0x4c>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002304 <HAL_MspInit+0x4c>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	603b      	str	r3, [r7, #0]
 80022de:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <HAL_MspInit+0x4c>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	4a08      	ldr	r2, [pc, #32]	@ (8002304 <HAL_MspInit+0x4c>)
 80022e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ea:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <HAL_MspInit+0x4c>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022f6:	2007      	movs	r0, #7
 80022f8:	f00c faf6 	bl	800e8e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022fc:	bf00      	nop
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40023800 	.word	0x40023800

08002308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <NMI_Handler+0x4>

08002310 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <HardFault_Handler+0x4>

08002318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <MemManage_Handler+0x4>

08002320 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <BusFault_Handler+0x4>

08002328 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <UsageFault_Handler+0x4>

08002330 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800235e:	f00c f9d3 	bl	800e708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800236c:	4802      	ldr	r0, [pc, #8]	@ (8002378 <TIM2_IRQHandler+0x10>)
 800236e:	f00e f9c0 	bl	80106f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000fe4 	.word	0x20000fe4

0800237c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002380:	4802      	ldr	r0, [pc, #8]	@ (800238c <TIM4_IRQHandler+0x10>)
 8002382:	f00e f9b6 	bl	80106f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	2000102c 	.word	0x2000102c

08002390 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002394:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002398:	f00c fc96 	bl	800ecc8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INT_Pin);
 800239c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80023a0:	f00c fc92 	bl	800ecc8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return 1;
 80023ac:	2301      	movs	r3, #1
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <_kill>:

int _kill(int pid, int sig)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023c2:	f010 fb97 	bl	8012af4 <__errno>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2216      	movs	r2, #22
 80023ca:	601a      	str	r2, [r3, #0]
  return -1;
 80023cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_exit>:

void _exit (int status)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ffe7 	bl	80023b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ea:	bf00      	nop
 80023ec:	e7fd      	b.n	80023ea <_exit+0x12>

080023ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b086      	sub	sp, #24
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	60f8      	str	r0, [r7, #12]
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	e00a      	b.n	8002416 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002400:	f3af 8000 	nop.w
 8002404:	4601      	mov	r1, r0
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	1c5a      	adds	r2, r3, #1
 800240a:	60ba      	str	r2, [r7, #8]
 800240c:	b2ca      	uxtb	r2, r1
 800240e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3301      	adds	r3, #1
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	dbf0      	blt.n	8002400 <_read+0x12>
  }

  return len;
 800241e:	687b      	ldr	r3, [r7, #4]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002430:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002434:	4618      	mov	r0, r3
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002450:	605a      	str	r2, [r3, #4]
  return 0;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <_isatty>:

int _isatty(int file)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002468:	2301      	movs	r3, #1
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002476:	b480      	push	{r7}
 8002478:	b085      	sub	sp, #20
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002498:	4a14      	ldr	r2, [pc, #80]	@ (80024ec <_sbrk+0x5c>)
 800249a:	4b15      	ldr	r3, [pc, #84]	@ (80024f0 <_sbrk+0x60>)
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a4:	4b13      	ldr	r3, [pc, #76]	@ (80024f4 <_sbrk+0x64>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d102      	bne.n	80024b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024ac:	4b11      	ldr	r3, [pc, #68]	@ (80024f4 <_sbrk+0x64>)
 80024ae:	4a12      	ldr	r2, [pc, #72]	@ (80024f8 <_sbrk+0x68>)
 80024b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024b2:	4b10      	ldr	r3, [pc, #64]	@ (80024f4 <_sbrk+0x64>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4413      	add	r3, r2
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d207      	bcs.n	80024d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024c0:	f010 fb18 	bl	8012af4 <__errno>
 80024c4:	4603      	mov	r3, r0
 80024c6:	220c      	movs	r2, #12
 80024c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024ca:	f04f 33ff 	mov.w	r3, #4294967295
 80024ce:	e009      	b.n	80024e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024d0:	4b08      	ldr	r3, [pc, #32]	@ (80024f4 <_sbrk+0x64>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d6:	4b07      	ldr	r3, [pc, #28]	@ (80024f4 <_sbrk+0x64>)
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4413      	add	r3, r2
 80024de:	4a05      	ldr	r2, [pc, #20]	@ (80024f4 <_sbrk+0x64>)
 80024e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024e2:	68fb      	ldr	r3, [r7, #12]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20020000 	.word	0x20020000
 80024f0:	00000400 	.word	0x00000400
 80024f4:	20000fe0 	.word	0x20000fe0
 80024f8:	20001888 	.word	0x20001888

080024fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002500:	4b06      	ldr	r3, [pc, #24]	@ (800251c <SystemInit+0x20>)
 8002502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002506:	4a05      	ldr	r2, [pc, #20]	@ (800251c <SystemInit+0x20>)
 8002508:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800250c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002526:	f107 0308 	add.w	r3, r7, #8
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002534:	463b      	mov	r3, r7
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800253c:	4b1d      	ldr	r3, [pc, #116]	@ (80025b4 <MX_TIM2_Init+0x94>)
 800253e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002544:	4b1b      	ldr	r3, [pc, #108]	@ (80025b4 <MX_TIM2_Init+0x94>)
 8002546:	2200      	movs	r2, #0
 8002548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800254a:	4b1a      	ldr	r3, [pc, #104]	@ (80025b4 <MX_TIM2_Init+0x94>)
 800254c:	2200      	movs	r2, #0
 800254e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002550:	4b18      	ldr	r3, [pc, #96]	@ (80025b4 <MX_TIM2_Init+0x94>)
 8002552:	f04f 32ff 	mov.w	r2, #4294967295
 8002556:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002558:	4b16      	ldr	r3, [pc, #88]	@ (80025b4 <MX_TIM2_Init+0x94>)
 800255a:	2200      	movs	r2, #0
 800255c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <MX_TIM2_Init+0x94>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002564:	4813      	ldr	r0, [pc, #76]	@ (80025b4 <MX_TIM2_Init+0x94>)
 8002566:	f00d ffd5 	bl	8010514 <HAL_TIM_Base_Init>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002570:	f7ff fe1e 	bl	80021b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002574:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002578:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800257a:	f107 0308 	add.w	r3, r7, #8
 800257e:	4619      	mov	r1, r3
 8002580:	480c      	ldr	r0, [pc, #48]	@ (80025b4 <MX_TIM2_Init+0x94>)
 8002582:	f00e f9a6 	bl	80108d2 <HAL_TIM_ConfigClockSource>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800258c:	f7ff fe10 	bl	80021b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002590:	2300      	movs	r3, #0
 8002592:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002598:	463b      	mov	r3, r7
 800259a:	4619      	mov	r1, r3
 800259c:	4805      	ldr	r0, [pc, #20]	@ (80025b4 <MX_TIM2_Init+0x94>)
 800259e:	f00e fbd7 	bl	8010d50 <HAL_TIMEx_MasterConfigSynchronization>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025a8:	f7ff fe02 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025ac:	bf00      	nop
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000fe4 	.word	0x20000fe4

080025b8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025be:	f107 0308 	add.w	r3, r7, #8
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]
 80025ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025cc:	463b      	mov	r3, r7
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <MX_TIM4_Init+0x94>)
 80025d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002650 <MX_TIM4_Init+0x98>)
 80025d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80025da:	4b1c      	ldr	r3, [pc, #112]	@ (800264c <MX_TIM4_Init+0x94>)
 80025dc:	2200      	movs	r2, #0
 80025de:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e0:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <MX_TIM4_Init+0x94>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80025e6:	4b19      	ldr	r3, [pc, #100]	@ (800264c <MX_TIM4_Init+0x94>)
 80025e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ee:	4b17      	ldr	r3, [pc, #92]	@ (800264c <MX_TIM4_Init+0x94>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f4:	4b15      	ldr	r3, [pc, #84]	@ (800264c <MX_TIM4_Init+0x94>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025fa:	4814      	ldr	r0, [pc, #80]	@ (800264c <MX_TIM4_Init+0x94>)
 80025fc:	f00d ff8a 	bl	8010514 <HAL_TIM_Base_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002606:	f7ff fdd3 	bl	80021b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800260a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800260e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002610:	f107 0308 	add.w	r3, r7, #8
 8002614:	4619      	mov	r1, r3
 8002616:	480d      	ldr	r0, [pc, #52]	@ (800264c <MX_TIM4_Init+0x94>)
 8002618:	f00e f95b 	bl	80108d2 <HAL_TIM_ConfigClockSource>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002622:	f7ff fdc5 	bl	80021b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002626:	2300      	movs	r3, #0
 8002628:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800262a:	2300      	movs	r3, #0
 800262c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800262e:	463b      	mov	r3, r7
 8002630:	4619      	mov	r1, r3
 8002632:	4806      	ldr	r0, [pc, #24]	@ (800264c <MX_TIM4_Init+0x94>)
 8002634:	f00e fb8c 	bl	8010d50 <HAL_TIMEx_MasterConfigSynchronization>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800263e:	f7ff fdb7 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002642:	bf00      	nop
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	2000102c 	.word	0x2000102c
 8002650:	40000800 	.word	0x40000800

08002654 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002664:	d116      	bne.n	8002694 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	4b1a      	ldr	r3, [pc, #104]	@ (80026d4 <HAL_TIM_Base_MspInit+0x80>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266e:	4a19      	ldr	r2, [pc, #100]	@ (80026d4 <HAL_TIM_Base_MspInit+0x80>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6413      	str	r3, [r2, #64]	@ 0x40
 8002676:	4b17      	ldr	r3, [pc, #92]	@ (80026d4 <HAL_TIM_Base_MspInit+0x80>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002682:	2200      	movs	r2, #0
 8002684:	2100      	movs	r1, #0
 8002686:	201c      	movs	r0, #28
 8002688:	f00c f939 	bl	800e8fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800268c:	201c      	movs	r0, #28
 800268e:	f00c f952 	bl	800e936 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002692:	e01a      	b.n	80026ca <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a0f      	ldr	r2, [pc, #60]	@ (80026d8 <HAL_TIM_Base_MspInit+0x84>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d115      	bne.n	80026ca <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	4b0c      	ldr	r3, [pc, #48]	@ (80026d4 <HAL_TIM_Base_MspInit+0x80>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a6:	4a0b      	ldr	r2, [pc, #44]	@ (80026d4 <HAL_TIM_Base_MspInit+0x80>)
 80026a8:	f043 0304 	orr.w	r3, r3, #4
 80026ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ae:	4b09      	ldr	r3, [pc, #36]	@ (80026d4 <HAL_TIM_Base_MspInit+0x80>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026ba:	2200      	movs	r2, #0
 80026bc:	2100      	movs	r1, #0
 80026be:	201e      	movs	r0, #30
 80026c0:	f00c f91d 	bl	800e8fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026c4:	201e      	movs	r0, #30
 80026c6:	f00c f936 	bl	800e936 <HAL_NVIC_EnableIRQ>
}
 80026ca:	bf00      	nop
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40000800 	.word	0x40000800

080026dc <timer_configure_timebase>:
  }
}

/* USER CODE BEGIN 1 */
int timer_configure_timebase(TIM_HandleTypeDef* tim_baseHandle, uint32_t frequency)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t prescaler;
  
  /* Compute the prescaler value for the requested frequency */
	prescaler = (SystemCoreClock / 2 / frequency) - 1;
 80026e6:	4b30      	ldr	r3, [pc, #192]	@ (80027a8 <timer_configure_timebase+0xcc>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	085a      	lsrs	r2, r3, #1
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f2:	3b01      	subs	r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]
	if(prescaler > UINT16_MAX)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026fc:	d302      	bcc.n	8002704 <timer_configure_timebase+0x28>
		return -1;
 80026fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002702:	e04c      	b.n	800279e <timer_configure_timebase+0xc2>

  if(tim_baseHandle->Instance==TIM2) {
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800270c:	d120      	bne.n	8002750 <timer_configure_timebase+0x74>
    htim2.Init.RepetitionCounter = 0x0000;
 800270e:	4b27      	ldr	r3, [pc, #156]	@ (80027ac <timer_configure_timebase+0xd0>)
 8002710:	2200      	movs	r2, #0
 8002712:	615a      	str	r2, [r3, #20]
    htim2.Init.Prescaler = (uint16_t)prescaler;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	b29b      	uxth	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	4b24      	ldr	r3, [pc, #144]	@ (80027ac <timer_configure_timebase+0xd0>)
 800271c:	605a      	str	r2, [r3, #4]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800271e:	4b23      	ldr	r3, [pc, #140]	@ (80027ac <timer_configure_timebase+0xd0>)
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002724:	4b21      	ldr	r3, [pc, #132]	@ (80027ac <timer_configure_timebase+0xd0>)
 8002726:	2200      	movs	r2, #0
 8002728:	609a      	str	r2, [r3, #8]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272a:	4b20      	ldr	r3, [pc, #128]	@ (80027ac <timer_configure_timebase+0xd0>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]

    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002730:	2200      	movs	r2, #0
 8002732:	2105      	movs	r1, #5
 8002734:	201c      	movs	r0, #28
 8002736:	f00c f8e2 	bl	800e8fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800273a:	201c      	movs	r0, #28
 800273c:	f00c f8fb 	bl	800e936 <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002740:	481a      	ldr	r0, [pc, #104]	@ (80027ac <timer_configure_timebase+0xd0>)
 8002742:	f00d fee7 	bl	8010514 <HAL_TIM_Base_Init>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <timer_configure_timebase+0x74>
	{
      Error_Handler();
 800274c:	f7ff fd30 	bl	80021b0 <Error_Handler>
	}

  }

  if(tim_baseHandle->Instance==TIM4) {
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a16      	ldr	r2, [pc, #88]	@ (80027b0 <timer_configure_timebase+0xd4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d120      	bne.n	800279c <timer_configure_timebase+0xc0>
    htim4.Init.RepetitionCounter = 0x0000;
 800275a:	4b16      	ldr	r3, [pc, #88]	@ (80027b4 <timer_configure_timebase+0xd8>)
 800275c:	2200      	movs	r2, #0
 800275e:	615a      	str	r2, [r3, #20]
    htim4.Init.Prescaler = (uint16_t)prescaler;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	b29b      	uxth	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <timer_configure_timebase+0xd8>)
 8002768:	605a      	str	r2, [r3, #4]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800276a:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <timer_configure_timebase+0xd8>)
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002770:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <timer_configure_timebase+0xd8>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002776:	4b0f      	ldr	r3, [pc, #60]	@ (80027b4 <timer_configure_timebase+0xd8>)
 8002778:	2200      	movs	r2, #0
 800277a:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800277c:	480d      	ldr	r0, [pc, #52]	@ (80027b4 <timer_configure_timebase+0xd8>)
 800277e:	f00d fec9 	bl	8010514 <HAL_TIM_Base_Init>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <timer_configure_timebase+0xb0>
    {
	  Error_Handler();
 8002788:	f7ff fd12 	bl	80021b0 <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800278c:	2200      	movs	r2, #0
 800278e:	2105      	movs	r1, #5
 8002790:	201e      	movs	r0, #30
 8002792:	f00c f8b4 	bl	800e8fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002796:	201e      	movs	r0, #30
 8002798:	f00c f8cd 	bl	800e936 <HAL_NVIC_EnableIRQ>

  }
  return 0;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000000 	.word	0x20000000
 80027ac:	20000fe4 	.word	0x20000fe4
 80027b0:	40000800 	.word	0x40000800
 80027b4:	2000102c 	.word	0x2000102c

080027b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027bc:	4b11      	ldr	r3, [pc, #68]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027be:	4a12      	ldr	r2, [pc, #72]	@ (8002808 <MX_USART2_UART_Init+0x50>)
 80027c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027d8:	2200      	movs	r2, #0
 80027da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027dc:	4b09      	ldr	r3, [pc, #36]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027de:	220c      	movs	r2, #12
 80027e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027e2:	4b08      	ldr	r3, [pc, #32]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e8:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027ee:	4805      	ldr	r0, [pc, #20]	@ (8002804 <MX_USART2_UART_Init+0x4c>)
 80027f0:	f00e fb3e 	bl	8010e70 <HAL_UART_Init>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027fa:	f7ff fcd9 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20001074 	.word	0x20001074
 8002808:	40004400 	.word	0x40004400

0800280c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08a      	sub	sp, #40	@ 0x28
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a19      	ldr	r2, [pc, #100]	@ (8002890 <HAL_UART_MspInit+0x84>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d12b      	bne.n	8002886 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	4b18      	ldr	r3, [pc, #96]	@ (8002894 <HAL_UART_MspInit+0x88>)
 8002834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002836:	4a17      	ldr	r2, [pc, #92]	@ (8002894 <HAL_UART_MspInit+0x88>)
 8002838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800283c:	6413      	str	r3, [r2, #64]	@ 0x40
 800283e:	4b15      	ldr	r3, [pc, #84]	@ (8002894 <HAL_UART_MspInit+0x88>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002846:	613b      	str	r3, [r7, #16]
 8002848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	4b11      	ldr	r3, [pc, #68]	@ (8002894 <HAL_UART_MspInit+0x88>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	4a10      	ldr	r2, [pc, #64]	@ (8002894 <HAL_UART_MspInit+0x88>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6313      	str	r3, [r2, #48]	@ 0x30
 800285a:	4b0e      	ldr	r3, [pc, #56]	@ (8002894 <HAL_UART_MspInit+0x88>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002866:	230c      	movs	r3, #12
 8002868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002872:	2303      	movs	r3, #3
 8002874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002876:	2307      	movs	r3, #7
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	4805      	ldr	r0, [pc, #20]	@ (8002898 <HAL_UART_MspInit+0x8c>)
 8002882:	f00c f873 	bl	800e96c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002886:	bf00      	nop
 8002888:	3728      	adds	r7, #40	@ 0x28
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40004400 	.word	0x40004400
 8002894:	40023800 	.word	0x40023800
 8002898:	40020000 	.word	0x40020000

0800289c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800289c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028a0:	f7ff fe2c 	bl	80024fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028a4:	480c      	ldr	r0, [pc, #48]	@ (80028d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028a6:	490d      	ldr	r1, [pc, #52]	@ (80028dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028a8:	4a0d      	ldr	r2, [pc, #52]	@ (80028e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028ac:	e002      	b.n	80028b4 <LoopCopyDataInit>

080028ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028b2:	3304      	adds	r3, #4

080028b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028b8:	d3f9      	bcc.n	80028ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ba:	4a0a      	ldr	r2, [pc, #40]	@ (80028e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028bc:	4c0a      	ldr	r4, [pc, #40]	@ (80028e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028c0:	e001      	b.n	80028c6 <LoopFillZerobss>

080028c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c4:	3204      	adds	r2, #4

080028c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028c8:	d3fb      	bcc.n	80028c2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80028ca:	f010 f919 	bl	8012b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ce:	f7fe fd51 	bl	8001374 <main>
  bx  lr    
 80028d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80028d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028dc:	200008dc 	.word	0x200008dc
  ldr r2, =_sidata
 80028e0:	0801c380 	.word	0x0801c380
  ldr r2, =_sbss
 80028e4:	200008e0 	.word	0x200008e0
  ldr r4, =_ebss
 80028e8:	20001888 	.word	0x20001888

080028ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028ec:	e7fe      	b.n	80028ec <ADC_IRQHandler>

080028ee <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	6039      	str	r1, [r7, #0]
	if(listener) {
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d006      	beq.n	800290c <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6852      	ldr	r2, [r2, #4]
 8002906:	4611      	mov	r1, r2
 8002908:	6838      	ldr	r0, [r7, #0]
 800290a:	4798      	blx	r3
	}
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 8002914:	b5b0      	push	{r4, r5, r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 800291e:	4b10      	ldr	r3, [pc, #64]	@ (8002960 <inv_icm20948_reset_states+0x4c>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <inv_icm20948_reset_states+0x1e>
 8002926:	4b0f      	ldr	r3, [pc, #60]	@ (8002964 <inv_icm20948_reset_states+0x50>)
 8002928:	4a0f      	ldr	r2, [pc, #60]	@ (8002968 <inv_icm20948_reset_states+0x54>)
 800292a:	21d8      	movs	r1, #216	@ 0xd8
 800292c:	480f      	ldr	r0, [pc, #60]	@ (800296c <inv_icm20948_reset_states+0x58>)
 800292e:	f00e feab 	bl	8011688 <__assert_func>

	memset(s, 0, sizeof(*s));
 8002932:	f44f 629f 	mov.w	r2, #1272	@ 0x4f8
 8002936:	2100      	movs	r1, #0
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f010 f86f 	bl	8012a1c <memset>
	s->serif = *serif;
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	4614      	mov	r4, r2
 8002944:	461d      	mov	r5, r3
 8002946:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800294a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800294e:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 8002952:	4a03      	ldr	r2, [pc, #12]	@ (8002960 <inv_icm20948_reset_states+0x4c>)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bdb0      	pop	{r4, r5, r7, pc}
 8002960:	2000156c 	.word	0x2000156c
 8002964:	08017238 	.word	0x08017238
 8002968:	0801b968 	.word	0x0801b968
 800296c:	08017250 	.word	0x08017250

08002970 <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3b01      	subs	r3, #1
 800297c:	2b20      	cmp	r3, #32
 800297e:	d86d      	bhi.n	8002a5c <idd_sensortype_2_driver+0xec>
 8002980:	a201      	add	r2, pc, #4	@ (adr r2, 8002988 <idd_sensortype_2_driver+0x18>)
 8002982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002986:	bf00      	nop
 8002988:	08002a15 	.word	0x08002a15
 800298c:	08002a3d 	.word	0x08002a3d
 8002990:	08002a55 	.word	0x08002a55
 8002994:	08002a19 	.word	0x08002a19
 8002998:	08002a5d 	.word	0x08002a5d
 800299c:	08002a5d 	.word	0x08002a5d
 80029a0:	08002a5d 	.word	0x08002a5d
 80029a4:	08002a5d 	.word	0x08002a5d
 80029a8:	08002a4d 	.word	0x08002a4d
 80029ac:	08002a51 	.word	0x08002a51
 80029b0:	08002a35 	.word	0x08002a35
 80029b4:	08002a5d 	.word	0x08002a5d
 80029b8:	08002a5d 	.word	0x08002a5d
 80029bc:	08002a1d 	.word	0x08002a1d
 80029c0:	08002a31 	.word	0x08002a31
 80029c4:	08002a21 	.word	0x08002a21
 80029c8:	08002a41 	.word	0x08002a41
 80029cc:	08002a29 	.word	0x08002a29
 80029d0:	08002a2d 	.word	0x08002a2d
 80029d4:	08002a39 	.word	0x08002a39
 80029d8:	08002a5d 	.word	0x08002a5d
 80029dc:	08002a49 	.word	0x08002a49
 80029e0:	08002a5d 	.word	0x08002a5d
 80029e4:	08002a5d 	.word	0x08002a5d
 80029e8:	08002a45 	.word	0x08002a45
 80029ec:	08002a25 	.word	0x08002a25
 80029f0:	08002a5d 	.word	0x08002a5d
 80029f4:	08002a59 	.word	0x08002a59
 80029f8:	08002a5d 	.word	0x08002a5d
 80029fc:	08002a5d 	.word	0x08002a5d
 8002a00:	08002a5d 	.word	0x08002a5d
 8002a04:	08002a0d 	.word	0x08002a0d
 8002a08:	08002a11 	.word	0x08002a11
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	e026      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e024      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 8002a14:	2300      	movs	r3, #0
 8002a16:	e022      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e020      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	e01e      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8002a20:	2305      	movs	r3, #5
 8002a22:	e01c      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8002a24:	2306      	movs	r3, #6
 8002a26:	e01a      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8002a28:	2307      	movs	r3, #7
 8002a2a:	e018      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 8002a2c:	2308      	movs	r3, #8
 8002a2e:	e016      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8002a30:	2309      	movs	r3, #9
 8002a32:	e014      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8002a34:	230a      	movs	r3, #10
 8002a36:	e012      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8002a38:	230b      	movs	r3, #11
 8002a3a:	e010      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 8002a3c:	230c      	movs	r3, #12
 8002a3e:	e00e      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8002a40:	230d      	movs	r3, #13
 8002a42:	e00c      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8002a44:	230e      	movs	r3, #14
 8002a46:	e00a      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8002a48:	230f      	movs	r3, #15
 8002a4a:	e008      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 8002a4c:	2310      	movs	r3, #16
 8002a4e:	e006      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8002a50:	2311      	movs	r3, #17
 8002a52:	e004      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 8002a54:	2312      	movs	r3, #18
 8002a56:	e002      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 8002a58:	2313      	movs	r3, #19
 8002a5a:	e000      	b.n	8002a5e <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 8002a5c:	2314      	movs	r3, #20
	}
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop

08002a6c <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	2b13      	cmp	r3, #19
 8002a7a:	d853      	bhi.n	8002b24 <idd_driver_2_sensortype+0xb8>
 8002a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a84 <idd_driver_2_sensortype+0x18>)
 8002a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a82:	bf00      	nop
 8002a84:	08002ad5 	.word	0x08002ad5
 8002a88:	08002ad9 	.word	0x08002ad9
 8002a8c:	08002add 	.word	0x08002add
 8002a90:	08002ae1 	.word	0x08002ae1
 8002a94:	08002ae5 	.word	0x08002ae5
 8002a98:	08002ae9 	.word	0x08002ae9
 8002a9c:	08002aed 	.word	0x08002aed
 8002aa0:	08002af1 	.word	0x08002af1
 8002aa4:	08002af5 	.word	0x08002af5
 8002aa8:	08002af9 	.word	0x08002af9
 8002aac:	08002afd 	.word	0x08002afd
 8002ab0:	08002b01 	.word	0x08002b01
 8002ab4:	08002b05 	.word	0x08002b05
 8002ab8:	08002b09 	.word	0x08002b09
 8002abc:	08002b0d 	.word	0x08002b0d
 8002ac0:	08002b11 	.word	0x08002b11
 8002ac4:	08002b15 	.word	0x08002b15
 8002ac8:	08002b19 	.word	0x08002b19
 8002acc:	08002b1d 	.word	0x08002b1d
 8002ad0:	08002b21 	.word	0x08002b21
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e026      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	e024      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 8002adc:	2320      	movs	r3, #32
 8002ade:	e022      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 8002ae0:	2321      	movs	r3, #33	@ 0x21
 8002ae2:	e020      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 8002ae4:	230e      	movs	r3, #14
 8002ae6:	e01e      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 8002ae8:	2310      	movs	r3, #16
 8002aea:	e01c      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 8002aec:	231a      	movs	r3, #26
 8002aee:	e01a      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 8002af0:	2312      	movs	r3, #18
 8002af2:	e018      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 8002af4:	2313      	movs	r3, #19
 8002af6:	e016      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 8002af8:	230f      	movs	r3, #15
 8002afa:	e014      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 8002afc:	230b      	movs	r3, #11
 8002afe:	e012      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 8002b00:	2314      	movs	r3, #20
 8002b02:	e010      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 8002b04:	2302      	movs	r3, #2
 8002b06:	e00e      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 8002b08:	2311      	movs	r3, #17
 8002b0a:	e00c      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 8002b0c:	2319      	movs	r3, #25
 8002b0e:	e00a      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 8002b10:	2316      	movs	r3, #22
 8002b12:	e008      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 8002b14:	2309      	movs	r3, #9
 8002b16:	e006      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 8002b18:	230a      	movs	r3, #10
 8002b1a:	e004      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e002      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 8002b20:	231c      	movs	r3, #28
 8002b22:	e000      	b.n	8002b26 <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 8002b24:	2341      	movs	r3, #65	@ 0x41
	}
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop

08002b34 <host_serif_read_reg_legacy>:
static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event);

static int host_serif_read_reg_legacy(void * context, uint8_t reg, uint8_t * data, uint32_t len)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	460b      	mov	r3, r1
 8002b42:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	617b      	str	r3, [r7, #20]

	return serif->read_reg(reg, data, len);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	7af8      	ldrb	r0, [r7, #11]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	4798      	blx	r3
 8002b54:	4603      	mov	r3, r0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <host_serif_write_reg_legacy>:
/* For BW compatibility
 * wrapper function to adapt prototype of write_reg() as defined in inv_host_serif
 * to expected prototype for inv_serif_hal
 */
static int host_serif_write_reg_legacy(void * context, uint8_t reg, const uint8_t * data, uint32_t len)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b086      	sub	sp, #24
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	60f8      	str	r0, [r7, #12]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	617b      	str	r3, [r7, #20]

	return serif->write_reg(reg, data, len);
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	7af8      	ldrb	r0, [r7, #11]
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	4798      	blx	r3
 8002b7e:	4603      	mov	r3, r0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <inv_device_icm20948_init>:

void inv_device_icm20948_init(inv_device_icm20948_t * self,
		const inv_host_serif_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8002b88:	b5b0      	push	{r4, r5, r7, lr}
 8002b8a:	b08c      	sub	sp, #48	@ 0x30
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
 8002b94:	603b      	str	r3, [r7, #0]
	/* create an a inv_serif_hal_t object from a inv_host_serif_t */
	const inv_serif_hal_t serif_hal = {
 8002b96:	4b14      	ldr	r3, [pc, #80]	@ (8002be8 <inv_device_icm20948_init+0x60>)
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	4b14      	ldr	r3, [pc, #80]	@ (8002bec <inv_device_icm20948_init+0x64>)
 8002b9c:	617b      	str	r3, [r7, #20]
		host_serif_read_reg_legacy, host_serif_write_reg_legacy, /* use small wrappers to adapt prototype */
		serif->max_read_size, serif->max_write_size,
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	695b      	ldr	r3, [r3, #20]
	const inv_serif_hal_t serif_hal = {
 8002ba2:	61bb      	str	r3, [r7, #24]
		serif->max_read_size, serif->max_write_size,
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	699b      	ldr	r3, [r3, #24]
	const inv_serif_hal_t serif_hal = {
 8002ba8:	61fb      	str	r3, [r7, #28]
		serif->serif_type, &self->legacy_serif
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	69db      	ldr	r3, [r3, #28]
	const inv_serif_hal_t serif_hal = {
 8002bae:	623b      	str	r3, [r7, #32]
		serif->serif_type, &self->legacy_serif
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	330c      	adds	r3, #12
	const inv_serif_hal_t serif_hal = {
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
	};

	/* call the 'constructor' */
	inv_device_icm20948_init2(self, &serif_hal, listener, dmp3_image, dmp3_image_size);
 8002bb6:	f107 0110 	add.w	r1, r7, #16
 8002bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f000 f814 	bl	8002bf0 <inv_device_icm20948_init2>
	/* keep a copy of the user inv_host_serif_t (used in the _legacy callbacks) */
	self->legacy_serif = *serif;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	f103 040c 	add.w	r4, r3, #12
 8002bd0:	4615      	mov	r5, r2
 8002bd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bd6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002bda:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002bde:	bf00      	nop
 8002be0:	3728      	adds	r7, #40	@ 0x28
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bdb0      	pop	{r4, r5, r7, pc}
 8002be6:	bf00      	nop
 8002be8:	08002b35 	.word	0x08002b35
 8002bec:	08002b5f 	.word	0x08002b5f

08002bf0 <inv_device_icm20948_init2>:

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08a      	sub	sp, #40	@ 0x28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
 8002bfc:	603b      	str	r3, [r7, #0]
	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d105      	bne.n	8002c10 <inv_device_icm20948_init2+0x20>
 8002c04:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb0 <inv_device_icm20948_init2+0xc0>)
 8002c06:	4a2b      	ldr	r2, [pc, #172]	@ (8002cb4 <inv_device_icm20948_init2+0xc4>)
 8002c08:	219c      	movs	r1, #156	@ 0x9c
 8002c0a:	482b      	ldr	r0, [pc, #172]	@ (8002cb8 <inv_device_icm20948_init2+0xc8>)
 8002c0c:	f00e fd3c 	bl	8011688 <__assert_func>

	memset(self, 0, sizeof(*self));
 8002c10:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8002c14:	2100      	movs	r1, #0
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f00f ff00 	bl	8012a1c <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	bf0c      	ite	eq
 8002c42:	2301      	moveq	r3, #1
 8002c44:	2300      	movne	r3, #0
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	627b      	str	r3, [r7, #36]	@ 0x24
	
	/* build base */
	self->base.instance = self;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4a1a      	ldr	r2, [pc, #104]	@ (8002cbc <inv_device_icm20948_init2+0xcc>)
 8002c54:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	self->dmp3_image_size = dmp3_image_size;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c68:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	3330      	adds	r3, #48	@ 0x30
 8002c70:	f107 0210 	add.w	r2, r7, #16
 8002c74:	4611      	mov	r1, r2
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fe4c 	bl	8002914 <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	3330      	adds	r3, #48	@ 0x30
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f008 ff89 	bl	800bbb0 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
	/*force the usage of akm9916 for 20948*/
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	2103      	movs	r1, #3
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fa68 	bl	8003178 <inv_device_icm20948_init_aux_compass>
#endif
}
 8002ca8:	bf00      	nop
 8002caa:	3728      	adds	r7, #40	@ 0x28
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	08017284 	.word	0x08017284
 8002cb4:	0801b94c 	.word	0x0801b94c
 8002cb8:	0801728c 	.word	0x0801728c
 8002cbc:	0801b8f4 	.word	0x0801b8f4

08002cc0 <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	60fb      	str	r3, [r7, #12]

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	3330      	adds	r3, #48	@ 0x30
 8002cd0:	4a04      	ldr	r2, [pc, #16]	@ (8002ce4 <inv_device_icm20948_poll+0x24>)
 8002cd2:	68f9      	ldr	r1, [r7, #12]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f009 fd5d 	bl	800c794 <inv_icm20948_poll_sensor>
 8002cda:	4603      	mov	r3, r0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	080032e1 	.word	0x080032e1

08002ce8 <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	60fb      	str	r3, [r7, #12]

	assert(whoami);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d105      	bne.n	8002d08 <inv_device_icm20948_whoami+0x20>
 8002cfc:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <inv_device_icm20948_whoami+0x38>)
 8002cfe:	4a09      	ldr	r2, [pc, #36]	@ (8002d24 <inv_device_icm20948_whoami+0x3c>)
 8002d00:	21ca      	movs	r1, #202	@ 0xca
 8002d02:	4809      	ldr	r0, [pc, #36]	@ (8002d28 <inv_device_icm20948_whoami+0x40>)
 8002d04:	f00e fcc0 	bl	8011688 <__assert_func>

	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	3330      	adds	r3, #48	@ 0x30
 8002d0c:	6839      	ldr	r1, [r7, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f008 fef6 	bl	800bb00 <inv_icm20948_get_whoami>
 8002d14:	4603      	mov	r3, r0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	080172b8 	.word	0x080172b8
 8002d24:	0801b984 	.word	0x0801b984
 8002d28:	0801728c 	.word	0x0801728c

08002d2c <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
	int rc = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]

	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reseting device...");
 8002d38:	4910      	ldr	r1, [pc, #64]	@ (8002d7c <inv_device_icm20948_reset+0x50>)
 8002d3a:	2004      	movs	r0, #4
 8002d3c:	f00b fc6c 	bl	800e618 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f89d 	bl	8002e80 <inv_device_icm20948_cleanup>
 8002d46:	4602      	mov	r2, r0
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]
	rc |= inv_device_icm20948_setup(context);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f818 	bl	8002d84 <inv_device_icm20948_setup>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	60fb      	str	r3, [r7, #12]
	
		if(rc != 0) {
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d006      	beq.n	8002d70 <inv_device_icm20948_reset+0x44>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	4906      	ldr	r1, [pc, #24]	@ (8002d80 <inv_device_icm20948_reset+0x54>)
 8002d66:	2001      	movs	r0, #1
 8002d68:	f00b fc56 	bl	800e618 <inv_msg>
		return rc;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	e000      	b.n	8002d72 <inv_device_icm20948_reset+0x46>
	}

	return 0;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	080172c0 	.word	0x080172c0
 8002d80:	080172d4 	.word	0x080172d4

08002d84 <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	617b      	str	r3, [r7, #20]
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 8002d90:	4933      	ldr	r1, [pc, #204]	@ (8002e60 <inv_device_icm20948_setup+0xdc>)
 8002d92:	2003      	movs	r0, #3
 8002d94:	f00b fc40 	bl	800e618 <inv_msg>

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 8002d98:	4932      	ldr	r1, [pc, #200]	@ (8002e64 <inv_device_icm20948_setup+0xe0>)
 8002d9a:	2004      	movs	r0, #4
 8002d9c:	f00b fc3c 	bl	800e618 <inv_msg>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 8002da0:	f107 030f 	add.w	r3, r7, #15
 8002da4:	4619      	mov	r1, r3
 8002da6:	6978      	ldr	r0, [r7, #20]
 8002da8:	f7ff ff9e 	bl	8002ce8 <inv_device_icm20948_whoami>
 8002dac:	6138      	str	r0, [r7, #16]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <inv_device_icm20948_setup+0x3e>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	492c      	ldr	r1, [pc, #176]	@ (8002e68 <inv_device_icm20948_setup+0xe4>)
 8002db8:	2001      	movs	r0, #1
 8002dba:	f00b fc2d 	bl	800e618 <inv_msg>
		return rc;
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	e049      	b.n	8002e56 <inv_device_icm20948_setup+0xd2>
	}

	if(whoami == 0 || whoami == 0xff) {
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <inv_device_icm20948_setup+0x4a>
 8002dc8:	7bfb      	ldrb	r3, [r7, #15]
 8002dca:	2bff      	cmp	r3, #255	@ 0xff
 8002dcc:	d108      	bne.n	8002de0 <inv_device_icm20948_setup+0x5c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4926      	ldr	r1, [pc, #152]	@ (8002e6c <inv_device_icm20948_setup+0xe8>)
 8002dd4:	2001      	movs	r0, #1
 8002dd6:	f00b fc1f 	bl	800e618 <inv_msg>
		return INV_ERROR;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	e03a      	b.n	8002e56 <inv_device_icm20948_setup+0xd2>
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
 8002de2:	461a      	mov	r2, r3
 8002de4:	4922      	ldr	r1, [pc, #136]	@ (8002e70 <inv_device_icm20948_setup+0xec>)
 8002de6:	2003      	movs	r0, #3
 8002de8:	f00b fc16 	bl	800e618 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	3330      	adds	r3, #48	@ 0x30
 8002df0:	4618      	mov	r0, r3
 8002df2:	f008 fe95 	bl	800bb20 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 8002df6:	491f      	ldr	r1, [pc, #124]	@ (8002e74 <inv_device_icm20948_setup+0xf0>)
 8002df8:	2004      	movs	r0, #4
 8002dfa:	f00b fc0d 	bl	800e618 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f8d3 1528 	ldr.w	r1, [r3, #1320]	@ 0x528
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 8002e10:	461a      	mov	r2, r3
 8002e12:	f008 fefe 	bl	800bc12 <inv_icm20948_initialize>
 8002e16:	6138      	str	r0, [r7, #16]
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d114      	bne.n	8002e48 <inv_device_icm20948_setup+0xc4>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	3330      	adds	r3, #48	@ 0x30
 8002e22:	4618      	mov	r0, r3
 8002e24:	f009 fa20 	bl	800c268 <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	3330      	adds	r3, #48	@ 0x30
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f008 ff17 	bl	800bc60 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3330      	adds	r3, #48	@ 0x30
 8002e36:	4618      	mov	r0, r3
 8002e38:	f008 feba 	bl	800bbb0 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 8002e3c:	490e      	ldr	r1, [pc, #56]	@ (8002e78 <inv_device_icm20948_setup+0xf4>)
 8002e3e:	2004      	movs	r0, #4
 8002e40:	f00b fbea 	bl	800e618 <inv_msg>

	return 0;
 8002e44:	2300      	movs	r3, #0
 8002e46:	e006      	b.n	8002e56 <inv_device_icm20948_setup+0xd2>
		goto error;
 8002e48:	bf00      	nop
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	490b      	ldr	r1, [pc, #44]	@ (8002e7c <inv_device_icm20948_setup+0xf8>)
 8002e4e:	2001      	movs	r0, #1
 8002e50:	f00b fbe2 	bl	800e618 <inv_msg>

	return rc;
 8002e54:	693b      	ldr	r3, [r7, #16]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	080172f0 	.word	0x080172f0
 8002e64:	08017308 	.word	0x08017308
 8002e68:	0801731c 	.word	0x0801731c
 8002e6c:	08017340 	.word	0x08017340
 8002e70:	08017370 	.word	0x08017370
 8002e74:	08017384 	.word	0x08017384
 8002e78:	080173a8 	.word	0x080173a8
 8002e7c:	080173bc 	.word	0x080173bc

08002e80 <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
	int i = 0;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	e00e      	b.n	8002eb4 <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 8002e96:	68f9      	ldr	r1, [r7, #12]
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 f87f 	bl	8002f9c <inv_device_icm20948_ping_sensor>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d104      	bne.n	8002eae <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	68f9      	ldr	r1, [r7, #12]
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f8cc 	bl	8003046 <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2b40      	cmp	r3, #64	@ 0x40
 8002eb8:	dded      	ble.n	8002e96 <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	3330      	adds	r3, #48	@ 0x30
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f009 f9e8 	bl	800c294 <inv_icm20948_soft_reset>
 8002ec4:	4603      	mov	r3, r0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b086      	sub	sp, #24
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	607a      	str	r2, [r7, #4]
 8002eda:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	3330      	adds	r3, #48	@ 0x30
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	b292      	uxth	r2, r2
 8002ee8:	6879      	ldr	r1, [r7, #4]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f009 fa73 	bl	800c3d6 <inv_icm20948_load>
 8002ef0:	4603      	mov	r3, r0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
	...

08002efc <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	60bb      	str	r3, [r7, #8]
	int rc;

	if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 8002f0a:	6839      	ldr	r1, [r7, #0]
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 f845 	bl	8002f9c <inv_device_icm20948_ping_sensor>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <inv_device_icm20948_self_test+0x22>
		return INV_ERROR_BAD_ARG;
 8002f18:	f06f 030a 	mvn.w	r3, #10
 8002f1c:	e037      	b.n	8002f8e <inv_device_icm20948_self_test+0x92>

	if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d00e      	beq.n	8002f42 <inv_device_icm20948_self_test+0x46>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d00b      	beq.n	8002f42 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	2b21      	cmp	r3, #33	@ 0x21
 8002f2e:	d008      	beq.n	8002f42 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	2b04      	cmp	r3, #4
 8002f34:	d005      	beq.n	8002f42 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d002      	beq.n	8002f42 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_MAGNETOMETER))
			//(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
		return INV_ERROR_BAD_ARG;
 8002f3c:	f06f 030a 	mvn.w	r3, #10
 8002f40:	e025      	b.n	8002f8e <inv_device_icm20948_self_test+0x92>

	if(self->icm20948_states.selftest_done) {
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d005      	beq.n	8002f58 <inv_device_icm20948_self_test+0x5c>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 8002f4c:	4912      	ldr	r1, [pc, #72]	@ (8002f98 <inv_device_icm20948_self_test+0x9c>)
 8002f4e:	2002      	movs	r0, #2
 8002f50:	f00b fb62 	bl	800e618 <inv_msg>
		return INV_ERROR_SUCCESS;
 8002f54:	2300      	movs	r3, #0
 8002f56:	e01a      	b.n	8002f8e <inv_device_icm20948_self_test+0x92>
	}

	/* Reset the device in case the self-test doesn't run at start */
	inv_device_icm20948_cleanup(context);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7ff ff91 	bl	8002e80 <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	3330      	adds	r3, #48	@ 0x30
 8002f62:	4618      	mov	r0, r3
 8002f64:	f008 fbfe 	bl	800b764 <inv_icm20948_run_selftest>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	2b07      	cmp	r3, #7
 8002f70:	d106      	bne.n	8002f80 <inv_device_icm20948_self_test+0x84>
			== INV_ICM20948_SELF_TEST_OK) {
		self->icm20948_states.selftest_done = 1;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		rc = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	e002      	b.n	8002f86 <inv_device_icm20948_self_test+0x8a>
	}
	else
		rc = INV_ERROR;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	60fb      	str	r3, [r7, #12]

	/* It's advised to re-init the device after self-test for normal use */
	inv_device_icm20948_reset(context);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff fed0 	bl	8002d2c <inv_device_icm20948_reset>
	return rc;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	080173e0 	.word	0x080173e0

08002f9c <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d029      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	2b21      	cmp	r3, #33	@ 0x21
 8002fb4:	d026      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b0f      	cmp	r3, #15
 8002fba:	d023      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d020      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d01d      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	2b10      	cmp	r3, #16
 8002fcc:	d01a      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	2b11      	cmp	r3, #17
 8002fd2:	d017      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	2b12      	cmp	r3, #18
 8002fd8:	d014      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b13      	cmp	r3, #19
 8002fde:	d011      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	2b1c      	cmp	r3, #28
 8002fe4:	d00e      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	2b19      	cmp	r3, #25
 8002fea:	d00b      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	2b1a      	cmp	r3, #26
 8002ff0:	d008      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b09      	cmp	r3, #9
 8002ff6:	d005      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2b0a      	cmp	r3, #10
 8002ffc:	d002      	beq.n	8003004 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b16      	cmp	r3, #22
 8003002:	d101      	bne.n	8003008 <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 8003004:	2300      	movs	r3, #0
 8003006:	e01a      	b.n	800303e <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	2b02      	cmp	r3, #2
 800300c:	d00b      	beq.n	8003026 <inv_device_icm20948_ping_sensor+0x8a>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	2b0e      	cmp	r3, #14
 8003012:	d008      	beq.n	8003026 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b14      	cmp	r3, #20
 8003018:	d005      	beq.n	8003026 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b03      	cmp	r3, #3
 800301e:	d002      	beq.n	8003026 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	2b0b      	cmp	r3, #11
 8003024:	d109      	bne.n	800303a <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	3330      	adds	r3, #48	@ 0x30
 800302a:	4618      	mov	r0, r3
 800302c:	f001 fa46 	bl	80044bc <inv_icm20948_compass_isconnected>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 8003036:	2300      	movs	r3, #0
 8003038:	e001      	b.n	800303e <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 800303a:	f06f 030a 	mvn.w	r3, #10
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 8003046:	b590      	push	{r4, r7, lr}
 8003048:	b087      	sub	sp, #28
 800304a:	af00      	add	r7, sp, #0
 800304c:	60f8      	str	r0, [r7, #12]
 800304e:	60b9      	str	r1, [r7, #8]
 8003050:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800305c:	68b8      	ldr	r0, [r7, #8]
 800305e:	f7ff fc87 	bl	8002970 <idd_sensortype_2_driver>
 8003062:	4603      	mov	r3, r0
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4619      	mov	r1, r3
 8003068:	4620      	mov	r0, r4
 800306a:	f009 f927 	bl	800c2bc <inv_icm20948_enable_sensor>
 800306e:	4603      	mov	r3, r0
}
 8003070:	4618      	mov	r0, r3
 8003072:	371c      	adds	r7, #28
 8003074:	46bd      	mov	sp, r7
 8003076:	bd90      	pop	{r4, r7, pc}

08003078 <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 8003078:	b590      	push	{r4, r7, lr}
 800307a:	b087      	sub	sp, #28
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a0b      	ldr	r2, [pc, #44]	@ (80030b8 <inv_device_icm20948_set_sensor_period_us+0x40>)
 800308c:	fba2 2303 	umull	r2, r3, r2, r3
 8003090:	099b      	lsrs	r3, r3, #6
 8003092:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800309a:	68b8      	ldr	r0, [r7, #8]
 800309c:	f7ff fc68 	bl	8002970 <idd_sensortype_2_driver>
 80030a0:	4603      	mov	r3, r0
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	4619      	mov	r1, r3
 80030a6:	4620      	mov	r0, r4
 80030a8:	f009 f935 	bl	800c316 <inv_icm20948_set_sensor_period>
 80030ac:	4603      	mov	r3, r0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	371c      	adds	r7, #28
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd90      	pop	{r4, r7, pc}
 80030b6:	bf00      	nop
 80030b8:	10624dd3 	.word	0x10624dd3

080030bc <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	3330      	adds	r3, #48	@ 0x30
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	b292      	uxth	r2, r2
 80030d4:	4611      	mov	r1, r2
 80030d6:	4618      	mov	r0, r3
 80030d8:	f009 f956 	bl	800c388 <inv_icm20948_enable_batch_timeout>
 80030dc:	4603      	mov	r3, r0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3718      	adds	r7, #24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 80030e6:	b590      	push	{r4, r7, lr}
 80030e8:	b087      	sub	sp, #28
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80030fc:	68b8      	ldr	r0, [r7, #8]
 80030fe:	f7ff fc37 	bl	8002970 <idd_sensortype_2_driver>
 8003102:	4603      	mov	r3, r0
 8003104:	461a      	mov	r2, r3
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4620      	mov	r0, r4
 800310a:	f009 f809 	bl	800c120 <inv_icm20948_set_matrix>
 800310e:	4603      	mov	r3, r0
}
 8003110:	4618      	mov	r0, r3
 8003112:	371c      	adds	r7, #28
 8003114:	46bd      	mov	sp, r7
 8003116:	bd90      	pop	{r4, r7, pc}

08003118 <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	603b      	str	r3, [r7, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8003132:	88fb      	ldrh	r3, [r7, #6]
 8003134:	b2d9      	uxtb	r1, r3
 8003136:	6a3b      	ldr	r3, [r7, #32]
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	f00a fe78 	bl	800de2e <inv_icm20948_write_reg>
 800313e:	4603      	mov	r3, r0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3718      	adds	r7, #24
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	603b      	str	r3, [r7, #0]
 8003154:	4613      	mov	r3, r2
 8003156:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	b2d9      	uxtb	r1, r3
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	f00a fe4d 	bl	800de08 <inv_icm20948_read_reg>
 800316e:	4603      	mov	r3, r0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3718      	adds	r7, #24
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	4613      	mov	r3, r2
 8003184:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3330      	adds	r3, #48	@ 0x30
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	b2d1      	uxtb	r1, r2
 800318e:	79fa      	ldrb	r2, [r7, #7]
 8003190:	4618      	mov	r0, r3
 8003192:	f000 fed1 	bl	8003f38 <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 8003196:	bf00      	nop
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 800319e:	b590      	push	{r4, r7, lr}
 80031a0:	b08b      	sub	sp, #44	@ 0x2c
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	60f8      	str	r0, [r7, #12]
 80031a6:	60b9      	str	r1, [r7, #8]
 80031a8:	607a      	str	r2, [r7, #4]
 80031aa:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	627b      	str	r3, [r7, #36]	@ 0x24
	int rc = 0;
 80031b0:	2300      	movs	r3, #0
 80031b2:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b07      	cmp	r3, #7
 80031b8:	d034      	beq.n	8003224 <inv_device_icm20948_set_sensor_config+0x86>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b07      	cmp	r3, #7
 80031be:	dc4a      	bgt.n	8003256 <inv_device_icm20948_set_sensor_config+0xb8>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b03      	cmp	r3, #3
 80031c4:	d039      	beq.n	800323a <inv_device_icm20948_set_sensor_config+0x9c>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b05      	cmp	r3, #5
 80031ca:	d144      	bne.n	8003256 <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 80031cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ce:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80031d2:	68b8      	ldr	r0, [r7, #8]
 80031d4:	f7ff fbcc 	bl	8002970 <idd_sensortype_2_driver>
 80031d8:	4603      	mov	r3, r0
 80031da:	4619      	mov	r1, r3
 80031dc:	f107 0314 	add.w	r3, r7, #20
 80031e0:	461a      	mov	r2, r3
 80031e2:	4620      	mov	r0, r4
 80031e4:	f008 fec0 	bl	800bf68 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80031ee:	68b8      	ldr	r0, [r7, #8]
 80031f0:	f7ff fbbe 	bl	8002970 <idd_sensortype_2_driver>
 80031f4:	4603      	mov	r3, r0
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	4619      	mov	r1, r3
 80031fa:	4620      	mov	r0, r4
 80031fc:	f008 fd41 	bl	800bc82 <inv_icm20948_set_fsr>
 8003200:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8003202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003204:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003208:	68b8      	ldr	r0, [r7, #8]
 800320a:	f7ff fbb1 	bl	8002970 <idd_sensortype_2_driver>
 800320e:	4603      	mov	r3, r0
 8003210:	4619      	mov	r1, r3
 8003212:	f107 0314 	add.w	r3, r7, #20
 8003216:	461a      	mov	r2, r3
 8003218:	4620      	mov	r0, r4
 800321a:	f008 fe13 	bl	800be44 <inv_icm20948_set_bias>
			break;
 800321e:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	e01a      	b.n	800325a <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 8003224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003226:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	4619      	mov	r1, r3
 8003230:	4610      	mov	r0, r2
 8003232:	f008 ff2b 	bl	800c08c <inv_icm20948_set_lowpower_or_highperformance>
 8003236:	4603      	mov	r3, r0
 8003238:	e00f      	b.n	800325a <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800323a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323c:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003240:	68b8      	ldr	r0, [r7, #8]
 8003242:	f7ff fb95 	bl	8002970 <idd_sensortype_2_driver>
 8003246:	4603      	mov	r3, r0
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	4619      	mov	r1, r3
 800324c:	4620      	mov	r0, r4
 800324e:	f008 fdf9 	bl	800be44 <inv_icm20948_set_bias>
 8003252:	4603      	mov	r3, r0
 8003254:	e001      	b.n	800325a <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 8003256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800325a:	4618      	mov	r0, r3
 800325c:	372c      	adds	r7, #44	@ 0x2c
 800325e:	46bd      	mov	sp, r7
 8003260:	bd90      	pop	{r4, r7, pc}

08003262 <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 8003262:	b590      	push	{r4, r7, lr}
 8003264:	b087      	sub	sp, #28
 8003266:	af00      	add	r7, sp, #0
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	60b9      	str	r1, [r7, #8]
 800326c:	607a      	str	r2, [r7, #4]
 800326e:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b07      	cmp	r3, #7
 8003278:	d016      	beq.n	80032a8 <inv_device_icm20948_get_sensor_config+0x46>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b07      	cmp	r3, #7
 800327e:	dc29      	bgt.n	80032d4 <inv_device_icm20948_get_sensor_config+0x72>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b03      	cmp	r3, #3
 8003284:	d018      	beq.n	80032b8 <inv_device_icm20948_get_sensor_config+0x56>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b05      	cmp	r3, #5
 800328a:	d123      	bne.n	80032d4 <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003292:	68b8      	ldr	r0, [r7, #8]
 8003294:	f7ff fb6c 	bl	8002970 <idd_sensortype_2_driver>
 8003298:	4603      	mov	r3, r0
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	4619      	mov	r1, r3
 800329e:	4620      	mov	r0, r4
 80032a0:	f008 fd62 	bl	800bd68 <inv_icm20948_get_fsr>
 80032a4:	4603      	mov	r3, r0
 80032a6:	e017      	b.n	80032d8 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	3330      	adds	r3, #48	@ 0x30
 80032ac:	6839      	ldr	r1, [r7, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f008 ff06 	bl	800c0c0 <inv_icm20948_get_lowpower_or_highperformance>
 80032b4:	4603      	mov	r3, r0
 80032b6:	e00f      	b.n	80032d8 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80032be:	68b8      	ldr	r0, [r7, #8]
 80032c0:	f7ff fb56 	bl	8002970 <idd_sensortype_2_driver>
 80032c4:	4603      	mov	r3, r0
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	4619      	mov	r1, r3
 80032ca:	4620      	mov	r0, r4
 80032cc:	f008 fe4c 	bl	800bf68 <inv_icm20948_get_bias>
 80032d0:	4603      	mov	r3, r0
 80032d2:	e001      	b.n	80032d8 <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 80032d4:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80032d8:	4618      	mov	r0, r3
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd90      	pop	{r4, r7, pc}

080032e0 <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b09e      	sub	sp, #120	@ 0x78
 80032e4:	af04      	add	r7, sp, #16
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	e9c7 2300 	strd	r2, r3, [r7]
 80032ec:	460b      	mov	r3, r1
 80032ee:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	667b      	str	r3, [r7, #100]	@ 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 80032f4:	7afb      	ldrb	r3, [r7, #11]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff fbb8 	bl	8002a6c <idd_driver_2_sensortype>
 80032fc:	6638      	str	r0, [r7, #96]	@ 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 80032fe:	f107 0310 	add.w	r3, r7, #16
 8003302:	9302      	str	r3, [sp, #8]
 8003304:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003306:	9301      	str	r3, [sp, #4]
 8003308:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003310:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003312:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003314:	f000 f906 	bl	8003524 <build_sensor_event>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d007      	beq.n	800332e <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 800331e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f107 0210 	add.w	r2, r7, #16
 8003326:	4611      	mov	r1, r2
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fae0 	bl	80028ee <inv_sensor_listener_notify>
	}
}
 800332e:	bf00      	nop
 8003330:	3768      	adds	r7, #104	@ 0x68
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
	...

08003338 <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08a      	sub	sp, #40	@ 0x28
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	607a      	str	r2, [r7, #4]
 8003342:	603b      	str	r3, [r7, #0]
 8003344:	460b      	mov	r3, r1
 8003346:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 8003348:	7afb      	ldrb	r3, [r7, #11]
 800334a:	3b01      	subs	r3, #1
 800334c:	2b20      	cmp	r3, #32
 800334e:	f200 80e1 	bhi.w	8003514 <build_sensor_event_data+0x1dc>
 8003352:	a201      	add	r2, pc, #4	@ (adr r2, 8003358 <build_sensor_event_data+0x20>)
 8003354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003358:	08003473 	.word	0x08003473
 800335c:	0800348d 	.word	0x0800348d
 8003360:	080034f5 	.word	0x080034f5
 8003364:	08003459 	.word	0x08003459
 8003368:	08003515 	.word	0x08003515
 800336c:	08003515 	.word	0x08003515
 8003370:	08003515 	.word	0x08003515
 8003374:	08003515 	.word	0x08003515
 8003378:	08003473 	.word	0x08003473
 800337c:	08003473 	.word	0x08003473
 8003380:	080034a7 	.word	0x080034a7
 8003384:	08003515 	.word	0x08003515
 8003388:	08003515 	.word	0x08003515
 800338c:	0800341b 	.word	0x0800341b
 8003390:	080034c1 	.word	0x080034c1
 8003394:	080033dd 	.word	0x080033dd
 8003398:	080034dd 	.word	0x080034dd
 800339c:	080034dd 	.word	0x080034dd
 80033a0:	080034e5 	.word	0x080034e5
 80033a4:	080034a7 	.word	0x080034a7
 80033a8:	08003515 	.word	0x08003515
 80033ac:	080034dd 	.word	0x080034dd
 80033b0:	08003515 	.word	0x08003515
 80033b4:	08003515 	.word	0x08003515
 80033b8:	080034dd 	.word	0x080034dd
 80033bc:	080034d1 	.word	0x080034d1
 80033c0:	08003515 	.word	0x08003515
 80033c4:	080034dd 	.word	0x080034dd
 80033c8:	08003515 	.word	0x08003515
 80033cc:	08003515 	.word	0x08003515
 80033d0:	08003515 	.word	0x08003515
 80033d4:	08003505 	.word	0x08003505
 80033d8:	08003505 	.word	0x08003505
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 80033dc:	f107 0310 	add.w	r3, r7, #16
 80033e0:	2218      	movs	r2, #24
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f00f fbb3 	bl	8012b50 <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 80033ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ec:	3310      	adds	r3, #16
 80033ee:	f107 0110 	add.w	r1, r7, #16
 80033f2:	220c      	movs	r2, #12
 80033f4:	4618      	mov	r0, r3
 80033f6:	f00f fbab 	bl	8012b50 <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 80033fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fc:	f103 001c 	add.w	r0, r3, #28
 8003400:	f107 0310 	add.w	r3, r7, #16
 8003404:	330c      	adds	r3, #12
 8003406:	220c      	movs	r2, #12
 8003408:	4619      	mov	r1, r3
 800340a:	f00f fba1 	bl	8012b50 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800340e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003410:	3328      	adds	r3, #40	@ 0x28
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	7812      	ldrb	r2, [r2, #0]
 8003416:	701a      	strb	r2, [r3, #0]
		break;
 8003418:	e07e      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800341a:	f107 0310 	add.w	r3, r7, #16
 800341e:	2218      	movs	r2, #24
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	4618      	mov	r0, r3
 8003424:	f00f fb94 	bl	8012b50 <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 8003428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342a:	3310      	adds	r3, #16
 800342c:	f107 0110 	add.w	r1, r7, #16
 8003430:	220c      	movs	r2, #12
 8003432:	4618      	mov	r0, r3
 8003434:	f00f fb8c 	bl	8012b50 <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 8003438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800343a:	f103 001c 	add.w	r0, r3, #28
 800343e:	f107 0310 	add.w	r3, r7, #16
 8003442:	330c      	adds	r3, #12
 8003444:	220c      	movs	r2, #12
 8003446:	4619      	mov	r1, r3
 8003448:	f00f fb82 	bl	8012b50 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800344c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344e:	3328      	adds	r3, #40	@ 0x28
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	7812      	ldrb	r2, [r2, #0]
 8003454:	701a      	strb	r2, [r3, #0]
		break;
 8003456:	e05f      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 8003458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800345a:	3310      	adds	r3, #16
 800345c:	220c      	movs	r2, #12
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	4618      	mov	r0, r3
 8003462:	f00f fb75 	bl	8012b50 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8003466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003468:	3328      	adds	r3, #40	@ 0x28
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	7812      	ldrb	r2, [r2, #0]
 800346e:	701a      	strb	r2, [r3, #0]
		break;
 8003470:	e052      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 8003472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003474:	3310      	adds	r3, #16
 8003476:	220c      	movs	r2, #12
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	4618      	mov	r0, r3
 800347c:	f00f fb68 	bl	8012b50 <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 8003480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003482:	3328      	adds	r3, #40	@ 0x28
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	7812      	ldrb	r2, [r2, #0]
 8003488:	701a      	strb	r2, [r3, #0]
		break;
 800348a:	e045      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 800348c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348e:	3310      	adds	r3, #16
 8003490:	220c      	movs	r2, #12
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4618      	mov	r0, r3
 8003496:	f00f fb5b 	bl	8012b50 <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800349a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800349c:	3328      	adds	r3, #40	@ 0x28
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	7812      	ldrb	r2, [r2, #0]
 80034a2:	701a      	strb	r2, [r3, #0]
		break;
 80034a4:	e038      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 80034a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a8:	3320      	adds	r3, #32
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	3310      	adds	r3, #16
 80034b4:	2210      	movs	r2, #16
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f00f fb49 	bl	8012b50 <memcpy>
		break;
 80034be:	e02b      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	3310      	adds	r3, #16
 80034c4:	2210      	movs	r2, #16
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f00f fb41 	bl	8012b50 <memcpy>
		break;
 80034ce:	e023      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 80034d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d2:	3310      	adds	r3, #16
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	601a      	str	r2, [r3, #0]
		break;
 80034da:	e01d      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 80034dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034de:	2201      	movs	r2, #1
 80034e0:	611a      	str	r2, [r3, #16]
		break;
 80034e2:	e019      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 80034e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e6:	3310      	adds	r3, #16
 80034e8:	2208      	movs	r2, #8
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f00f fb2f 	bl	8012b50 <memcpy>
		break;
 80034f2:	e011      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 80034f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f6:	3310      	adds	r3, #16
 80034f8:	220c      	movs	r2, #12
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f00f fb27 	bl	8012b50 <memcpy>
		break;
 8003502:	e009      	b.n	8003518 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 8003504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003506:	3310      	adds	r3, #16
 8003508:	220c      	movs	r2, #12
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	4618      	mov	r0, r3
 800350e:	f00f fb1f 	bl	8012b50 <memcpy>
		break;
 8003512:	e001      	b.n	8003518 <build_sensor_event_data+0x1e0>
	default:
		return false;
 8003514:	2300      	movs	r3, #0
 8003516:	e000      	b.n	800351a <build_sensor_event_data+0x1e2>
	}

	return true;
 8003518:	2301      	movs	r3, #1
}
 800351a:	4618      	mov	r0, r3
 800351c:	3728      	adds	r7, #40	@ 0x28
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop

08003524 <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af02      	add	r7, sp, #8
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 8003532:	6a3b      	ldr	r3, [r7, #32]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d106      	bne.n	8003546 <build_sensor_event+0x22>
 8003538:	4b17      	ldr	r3, [pc, #92]	@ (8003598 <build_sensor_event+0x74>)
 800353a:	4a18      	ldr	r2, [pc, #96]	@ (800359c <build_sensor_event+0x78>)
 800353c:	f240 2135 	movw	r1, #565	@ 0x235
 8003540:	4817      	ldr	r0, [pc, #92]	@ (80035a0 <build_sensor_event+0x7c>)
 8003542:	f00e f8a1 	bl	8011688 <__assert_func>

	memset(event, 0, sizeof(*event));
 8003546:	2250      	movs	r2, #80	@ 0x50
 8003548:	2100      	movs	r1, #0
 800354a:	6a38      	ldr	r0, [r7, #32]
 800354c:	f00f fa66 	bl	8012a1c <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	b2d9      	uxtb	r1, r3
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f7ff feeb 	bl	8003338 <build_sensor_event_data>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d106      	bne.n	8003576 <build_sensor_event+0x52>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 8003568:	68ba      	ldr	r2, [r7, #8]
 800356a:	490e      	ldr	r1, [pc, #56]	@ (80035a4 <build_sensor_event+0x80>)
 800356c:	2002      	movs	r0, #2
 800356e:	f00b f853 	bl	800e618 <inv_msg>
		return false;
 8003572:	2300      	movs	r3, #0
 8003574:	e00b      	b.n	800358e <build_sensor_event+0x6a>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	6a3b      	ldr	r3, [r7, #32]
 800357a:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 800357c:	6a39      	ldr	r1, [r7, #32]
 800357e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003582:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	2200      	movs	r2, #0
 800358a:	605a      	str	r2, [r3, #4]

	return true;
 800358c:	2301      	movs	r3, #1
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	080173fc 	.word	0x080173fc
 800359c:	0801b9a0 	.word	0x0801b9a0
 80035a0:	0801728c 	.word	0x0801728c
 80035a4:	08017404 	.word	0x08017404

080035a8 <inv_sensor_str>:
#include "SensorTypes.h"

#include <assert.h>

const char * inv_sensor_2str(int sensor)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
		{ "SENSOR_CUSTOM_BAC_SC_EE_DIST",  "SENSOR_CUSTOM_BAC_SC_EE_DIST_WU"},
		{ "SENSOR_HRM_LOGGER",             "SENSOR_HRM_LOGGER_WU"},
		{ "SENSOR_PREDICTIVE_QUATERNION",  "SENSOR_PREDICTIVE_QUATERNION_WU"},
	};

	if (INV_SENSOR_IS_VALID(sensor)) {
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035b6:	2b40      	cmp	r3, #64	@ 0x40
 80035b8:	d81a      	bhi.n	80035f0 <inv_sensor_str+0x48>
		const char * s = sensor_str[INV_SENSOR_ID_TO_TYPE(sensor)][INV_SENSOR_IS_WU(sensor)];
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	0fd2      	lsrs	r2, r2, #31
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	4611      	mov	r1, r2
 80035c8:	4a0c      	ldr	r2, [pc, #48]	@ (80035fc <inv_sensor_str+0x54>)
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	440b      	add	r3, r1
 80035ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d2:	60fb      	str	r3, [r7, #12]

		assert(s != 0); // we forgot to update the array after adding a sensor!
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d105      	bne.n	80035e6 <inv_sensor_str+0x3e>
 80035da:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <inv_sensor_str+0x58>)
 80035dc:	4a09      	ldr	r2, [pc, #36]	@ (8003604 <inv_sensor_str+0x5c>)
 80035de:	2165      	movs	r1, #101	@ 0x65
 80035e0:	4809      	ldr	r0, [pc, #36]	@ (8003608 <inv_sensor_str+0x60>)
 80035e2:	f00e f851 	bl	8011688 <__assert_func>

		if(s != 0)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <inv_sensor_str+0x48>
			return s;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	e000      	b.n	80035f2 <inv_sensor_str+0x4a>
	}

	return "";
 80035f0:	4b06      	ldr	r3, [pc, #24]	@ (800360c <inv_sensor_str+0x64>)
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000004 	.word	0x20000004
 8003600:	0801742c 	.word	0x0801742c
 8003604:	0801b9b4 	.word	0x0801b9b4
 8003608:	08017434 	.word	0x08017434
 800360c:	08017458 	.word	0x08017458

08003610 <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800361e:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
	s->sGrvOdrMs = 0xFFFF;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003628:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003632:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800363c:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003646:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003650:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800365a:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
	s->sOriOdrMs = 0xFFFF;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003664:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800366e:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003678:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
	
	return 0;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 800368a:	b590      	push	{r4, r7, lr}
 800368c:	b08d      	sub	sp, #52	@ 0x34
 800368e:	af00      	add	r7, sp, #0
 8003690:	60f8      	str	r0, [r7, #12]
 8003692:	60b9      	str	r1, [r7, #8]
 8003694:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <inv_icm20948_augmented_sensors_get_gravity+0x18>
 800369c:	f04f 33ff 	mov.w	r3, #4294967295
 80036a0:	e053      	b.n	800374a <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d102      	bne.n	80036ae <inv_icm20948_augmented_sensors_get_gravity+0x24>
 80036a8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ac:	e04d      	b.n	800374a <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 80036ae:	f107 0320 	add.w	r3, r7, #32
 80036b2:	4619      	mov	r1, r3
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f004 fd21 	bl	80080fc <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 80036c0:	f107 0210 	add.w	r2, r7, #16
 80036c4:	f107 0320 	add.w	r3, r7, #32
 80036c8:	4618      	mov	r0, r3
 80036ca:	f004 fa44 	bl	8007b56 <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	69f9      	ldr	r1, [r7, #28]
 80036d2:	221e      	movs	r2, #30
 80036d4:	4618      	mov	r0, r3
 80036d6:	f005 f92c 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 80036da:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	69b9      	ldr	r1, [r7, #24]
 80036e0:	221e      	movs	r2, #30
 80036e2:	4618      	mov	r0, r3
 80036e4:	f005 f925 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 80036e8:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80036ea:	1ae3      	subs	r3, r4, r3
 80036ec:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80036ee:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	69f9      	ldr	r1, [r7, #28]
 80036f8:	221e      	movs	r2, #30
 80036fa:	4618      	mov	r0, r3
 80036fc:	f005 f919 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 8003700:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	6979      	ldr	r1, [r7, #20]
 8003706:	221e      	movs	r2, #30
 8003708:	4618      	mov	r0, r3
 800370a:	f005 f912 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 800370e:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8003710:	4423      	add	r3, r4
 8003712:	005a      	lsls	r2, r3, #1
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8003718:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800371a:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	6979      	ldr	r1, [r7, #20]
 8003720:	221e      	movs	r2, #30
 8003722:	4618      	mov	r0, r3
 8003724:	f005 f905 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 8003728:	4603      	mov	r3, r0
 800372a:	f1c3 5400 	rsb	r4, r3, #536870912	@ 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	69b9      	ldr	r1, [r7, #24]
 8003732:	221e      	movs	r2, #30
 8003734:	4618      	mov	r0, r3
 8003736:	f005 f8fc 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 800373a:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800373c:	1ae3      	subs	r3, r4, r3
 800373e:	005a      	lsls	r2, r3, #1
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8003744:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003746:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3734      	adds	r7, #52	@ 0x34
 800374e:	46bd      	mov	sp, r7
 8003750:	bd90      	pop	{r4, r7, pc}

08003752 <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 8003752:	b480      	push	{r7}
 8003754:	b085      	sub	sp, #20
 8003756:	af00      	add	r7, sp, #0
 8003758:	60f8      	str	r0, [r7, #12]
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d102      	bne.n	800376a <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 8003764:	f04f 33ff 	mov.w	r3, #4294967295
 8003768:	e027      	b.n	80037ba <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 8003770:	f04f 33ff 	mov.w	r3, #4294967295
 8003774:	e021      	b.n	80037ba <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d102      	bne.n	8003782 <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 800377c:	f04f 33ff 	mov.w	r3, #4294967295
 8003780:	e01b      	b.n	80037ba <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	1ad2      	subs	r2, r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3304      	adds	r3, #4
 8003794:	6819      	ldr	r1, [r3, #0]
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	3304      	adds	r3, #4
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	3304      	adds	r3, #4
 80037a0:	1a8a      	subs	r2, r1, r2
 80037a2:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3308      	adds	r3, #8
 80037a8:	6819      	ldr	r1, [r3, #0]
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	3308      	adds	r3, #8
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	3308      	adds	r3, #8
 80037b4:	1a8a      	subs	r2, r1, r2
 80037b6:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3714      	adds	r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
	...

080037c8 <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b093      	sub	sp, #76	@ 0x4c
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 80037d2:	4b42      	ldr	r3, [pc, #264]	@ (80038dc <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 80037d4:	647b      	str	r3, [r7, #68]	@ 0x44
    
    if(!orientation) return -1;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d102      	bne.n	80037e2 <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 80037dc:	f04f 33ff 	mov.w	r3, #4294967295
 80037e0:	e077      	b.n	80038d2 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d102      	bne.n	80037ee <inv_icm20948_augmented_sensors_get_orientation+0x26>
 80037e8:	f04f 33ff 	mov.w	r3, #4294967295
 80037ec:	e071      	b.n	80038d2 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 80037ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80037f2:	4619      	mov	r1, r3
 80037f4:	6838      	ldr	r0, [r7, #0]
 80037f6:	f004 fc81 	bl	80080fc <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 80037fa:	f107 020c 	add.w	r2, r7, #12
 80037fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003802:	4611      	mov	r1, r2
 8003804:	4618      	mov	r0, r3
 8003806:	f005 f900 	bl	8008a0a <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	425b      	negs	r3, r3
 800380e:	13da      	asrs	r2, r3, #15
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	13db      	asrs	r3, r3, #15
 8003814:	4619      	mov	r1, r3
 8003816:	4610      	mov	r0, r2
 8003818:	f005 fada 	bl	8008dd0 <inv_icm20948_math_atan2_q15_fxp>
 800381c:	4603      	mov	r3, r0
 800381e:	005a      	lsls	r2, r3, #1
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2210      	movs	r2, #16
 800382a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800382c:	4618      	mov	r0, r3
 800382e:	f005 f880 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 8003832:	4602      	mov	r2, r0
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 8003838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800383a:	425b      	negs	r3, r3
 800383c:	13da      	asrs	r2, r3, #15
 800383e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003840:	13db      	asrs	r3, r3, #15
 8003842:	4619      	mov	r1, r3
 8003844:	4610      	mov	r0, r2
 8003846:	f005 fac3 	bl	8008dd0 <inv_icm20948_math_atan2_q15_fxp>
 800384a:	4602      	mov	r2, r0
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3304      	adds	r3, #4
 8003850:	0052      	lsls	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3304      	adds	r3, #4
 8003858:	6818      	ldr	r0, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	1d1c      	adds	r4, r3, #4
 800385e:	2210      	movs	r2, #16
 8003860:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003862:	f005 f866 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 8003866:	4603      	mov	r3, r0
 8003868:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800386e:	221e      	movs	r2, #30
 8003870:	4618      	mov	r0, r3
 8003872:	f005 f85e 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 8003876:	6438      	str	r0, [r7, #64]	@ 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 8003878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800387a:	f1c3 4380 	rsb	r3, r3, #1073741824	@ 0x40000000
 800387e:	643b      	str	r3, [r7, #64]	@ 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 8003880:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003882:	f004 fc83 	bl	800818c <inv_icm20948_convert_fast_sqrt_fxp>
 8003886:	6438      	str	r0, [r7, #64]	@ 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 8003888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388a:	13da      	asrs	r2, r3, #15
 800388c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388e:	13db      	asrs	r3, r3, #15
 8003890:	4619      	mov	r1, r3
 8003892:	4610      	mov	r0, r2
 8003894:	f005 fa9c 	bl	8008dd0 <inv_icm20948_math_atan2_q15_fxp>
 8003898:	4602      	mov	r2, r0
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	3308      	adds	r3, #8
 800389e:	0052      	lsls	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	3308      	adds	r3, #8
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f103 0408 	add.w	r4, r3, #8
 80038ae:	2210      	movs	r2, #16
 80038b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80038b2:	f005 f83e 	bl	8008932 <inv_icm20948_convert_mult_qfix_fxp>
 80038b6:	4603      	mov	r3, r0
 80038b8:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	da06      	bge.n	80038d0 <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f103 73b4 	add.w	r3, r3, #23592960	@ 0x1680000
 80038ca:	461a      	mov	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	374c      	adds	r7, #76	@ 0x4c
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd90      	pop	{r4, r7, pc}
 80038da:	bf00      	nop
 80038dc:	00394bb8 	.word	0x00394bb8

080038e0 <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	460b      	mov	r3, r1
 80038ea:	70fb      	strb	r3, [r7, #3]
 80038ec:	4613      	mov	r3, r2
 80038ee:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	3b03      	subs	r3, #3
 80038f4:	2b20      	cmp	r3, #32
 80038f6:	f200 8204 	bhi.w	8003d02 <inv_icm20948_augmented_sensors_set_odr+0x422>
 80038fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003900 <inv_icm20948_augmented_sensors_set_odr+0x20>)
 80038fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003900:	08003ab7 	.word	0x08003ab7
 8003904:	08003d03 	.word	0x08003d03
 8003908:	08003d03 	.word	0x08003d03
 800390c:	08003d03 	.word	0x08003d03
 8003910:	08003d03 	.word	0x08003d03
 8003914:	08003d03 	.word	0x08003d03
 8003918:	08003985 	.word	0x08003985
 800391c:	08003a51 	.word	0x08003a51
 8003920:	08003aff 	.word	0x08003aff
 8003924:	08003d03 	.word	0x08003d03
 8003928:	08003d03 	.word	0x08003d03
 800392c:	08003d03 	.word	0x08003d03
 8003930:	080039eb 	.word	0x080039eb
 8003934:	08003d03 	.word	0x08003d03
 8003938:	08003d03 	.word	0x08003d03
 800393c:	08003d03 	.word	0x08003d03
 8003940:	08003d03 	.word	0x08003d03
 8003944:	08003d03 	.word	0x08003d03
 8003948:	08003d03 	.word	0x08003d03
 800394c:	08003d03 	.word	0x08003d03
 8003950:	08003d03 	.word	0x08003d03
 8003954:	08003d03 	.word	0x08003d03
 8003958:	08003c77 	.word	0x08003c77
 800395c:	08003d03 	.word	0x08003d03
 8003960:	08003d03 	.word	0x08003d03
 8003964:	08003d03 	.word	0x08003d03
 8003968:	08003b47 	.word	0x08003b47
 800396c:	08003c13 	.word	0x08003c13
 8003970:	08003cbd 	.word	0x08003cbd
 8003974:	08003d03 	.word	0x08003d03
 8003978:	08003d03 	.word	0x08003d03
 800397c:	08003d03 	.word	0x08003d03
 8003980:	08003bad 	.word	0x08003bad
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	883a      	ldrh	r2, [r7, #0]
 8003988:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800398c:	2109      	movs	r1, #9
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f001 f971 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d007      	beq.n	80039aa <inv_icm20948_augmented_sensors_set_odr+0xca>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 80039a0:	883a      	ldrh	r2, [r7, #0]
 80039a2:	4293      	cmp	r3, r2
 80039a4:	bf28      	it	cs
 80039a6:	4613      	movcs	r3, r2
 80039a8:	803b      	strh	r3, [r7, #0]
 80039aa:	210f      	movs	r1, #15
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f001 f962 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d007      	beq.n	80039c8 <inv_icm20948_augmented_sensors_set_odr+0xe8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 80039be:	883a      	ldrh	r2, [r7, #0]
 80039c0:	4293      	cmp	r3, r2
 80039c2:	bf28      	it	cs
 80039c4:	4613      	movcs	r3, r2
 80039c6:	803b      	strh	r3, [r7, #0]
 80039c8:	210a      	movs	r1, #10
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f001 f953 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 8197 	beq.w	8003d06 <inv_icm20948_augmented_sensors_set_odr+0x426>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 80039de:	883a      	ldrh	r2, [r7, #0]
 80039e0:	4293      	cmp	r3, r2
 80039e2:	bf28      	it	cs
 80039e4:	4613      	movcs	r3, r2
 80039e6:	803b      	strh	r3, [r7, #0]
			break;
 80039e8:	e18d      	b.n	8003d06 <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	883a      	ldrh	r2, [r7, #0]
 80039ee:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 80039f2:	2109      	movs	r1, #9
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f001 f93e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d007      	beq.n	8003a10 <inv_icm20948_augmented_sensors_set_odr+0x130>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003a06:	883a      	ldrh	r2, [r7, #0]
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	bf28      	it	cs
 8003a0c:	4613      	movcs	r3, r2
 8003a0e:	803b      	strh	r3, [r7, #0]
 8003a10:	210f      	movs	r1, #15
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f001 f92f 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <inv_icm20948_augmented_sensors_set_odr+0x14e>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003a24:	883a      	ldrh	r2, [r7, #0]
 8003a26:	4293      	cmp	r3, r2
 8003a28:	bf28      	it	cs
 8003a2a:	4613      	movcs	r3, r2
 8003a2c:	803b      	strh	r3, [r7, #0]
 8003a2e:	210a      	movs	r1, #10
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f001 f920 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8166 	beq.w	8003d0a <inv_icm20948_augmented_sensors_set_odr+0x42a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003a44:	883a      	ldrh	r2, [r7, #0]
 8003a46:	4293      	cmp	r3, r2
 8003a48:	bf28      	it	cs
 8003a4a:	4613      	movcs	r3, r2
 8003a4c:	803b      	strh	r3, [r7, #0]
			break;
 8003a4e:	e15c      	b.n	8003d0a <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	883a      	ldrh	r2, [r7, #0]
 8003a54:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8003a58:	2109      	movs	r1, #9
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f001 f90b 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <inv_icm20948_augmented_sensors_set_odr+0x196>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003a6c:	883a      	ldrh	r2, [r7, #0]
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	bf28      	it	cs
 8003a72:	4613      	movcs	r3, r2
 8003a74:	803b      	strh	r3, [r7, #0]
 8003a76:	210f      	movs	r1, #15
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f001 f8fc 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d007      	beq.n	8003a94 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003a8a:	883a      	ldrh	r2, [r7, #0]
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	bf28      	it	cs
 8003a90:	4613      	movcs	r3, r2
 8003a92:	803b      	strh	r3, [r7, #0]
 8003a94:	210a      	movs	r1, #10
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f001 f8ed 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8135 	beq.w	8003d0e <inv_icm20948_augmented_sensors_set_odr+0x42e>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003aaa:	883a      	ldrh	r2, [r7, #0]
 8003aac:	4293      	cmp	r3, r2
 8003aae:	bf28      	it	cs
 8003ab0:	4613      	movcs	r3, r2
 8003ab2:	803b      	strh	r3, [r7, #0]
			break;
 8003ab4:	e12b      	b.n	8003d0e <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	883a      	ldrh	r2, [r7, #0]
 8003aba:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8003abe:	2103      	movs	r1, #3
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f001 f8d8 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d007      	beq.n	8003adc <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003ad2:	883a      	ldrh	r2, [r7, #0]
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	bf28      	it	cs
 8003ad8:	4613      	movcs	r3, r2
 8003ada:	803b      	strh	r3, [r7, #0]
 8003adc:	210b      	movs	r1, #11
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f001 f8c9 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 8113 	beq.w	8003d12 <inv_icm20948_augmented_sensors_set_odr+0x432>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003af2:	883a      	ldrh	r2, [r7, #0]
 8003af4:	4293      	cmp	r3, r2
 8003af6:	bf28      	it	cs
 8003af8:	4613      	movcs	r3, r2
 8003afa:	803b      	strh	r3, [r7, #0]
			break;
 8003afc:	e109      	b.n	8003d12 <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	883a      	ldrh	r2, [r7, #0]
 8003b02:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8003b06:	2103      	movs	r1, #3
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f001 f8b4 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d007      	beq.n	8003b24 <inv_icm20948_augmented_sensors_set_odr+0x244>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003b1a:	883a      	ldrh	r2, [r7, #0]
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	bf28      	it	cs
 8003b20:	4613      	movcs	r3, r2
 8003b22:	803b      	strh	r3, [r7, #0]
 8003b24:	210b      	movs	r1, #11
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f001 f8a5 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f000 80f1 	beq.w	8003d16 <inv_icm20948_augmented_sensors_set_odr+0x436>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003b3a:	883a      	ldrh	r2, [r7, #0]
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	bf28      	it	cs
 8003b40:	4613      	movcs	r3, r2
 8003b42:	803b      	strh	r3, [r7, #0]
			break;
 8003b44:	e0e7      	b.n	8003d16 <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	883a      	ldrh	r2, [r7, #0]
 8003b4a:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003b4e:	211d      	movs	r1, #29
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f001 f890 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d007      	beq.n	8003b6c <inv_icm20948_augmented_sensors_set_odr+0x28c>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003b62:	883a      	ldrh	r2, [r7, #0]
 8003b64:	4293      	cmp	r3, r2
 8003b66:	bf28      	it	cs
 8003b68:	4613      	movcs	r3, r2
 8003b6a:	803b      	strh	r3, [r7, #0]
 8003b6c:	2123      	movs	r1, #35	@ 0x23
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f001 f881 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d007      	beq.n	8003b8a <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003b80:	883a      	ldrh	r2, [r7, #0]
 8003b82:	4293      	cmp	r3, r2
 8003b84:	bf28      	it	cs
 8003b86:	4613      	movcs	r3, r2
 8003b88:	803b      	strh	r3, [r7, #0]
 8003b8a:	211e      	movs	r1, #30
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f001 f872 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 80c0 	beq.w	8003d1a <inv_icm20948_augmented_sensors_set_odr+0x43a>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003ba0:	883a      	ldrh	r2, [r7, #0]
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	bf28      	it	cs
 8003ba6:	4613      	movcs	r3, r2
 8003ba8:	803b      	strh	r3, [r7, #0]
			break;
 8003baa:	e0b6      	b.n	8003d1a <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	883a      	ldrh	r2, [r7, #0]
 8003bb0:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003bb4:	211d      	movs	r1, #29
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f001 f85d 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d007      	beq.n	8003bd2 <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003bc8:	883a      	ldrh	r2, [r7, #0]
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	bf28      	it	cs
 8003bce:	4613      	movcs	r3, r2
 8003bd0:	803b      	strh	r3, [r7, #0]
 8003bd2:	2123      	movs	r1, #35	@ 0x23
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f001 f84e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d007      	beq.n	8003bf0 <inv_icm20948_augmented_sensors_set_odr+0x310>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003be6:	883a      	ldrh	r2, [r7, #0]
 8003be8:	4293      	cmp	r3, r2
 8003bea:	bf28      	it	cs
 8003bec:	4613      	movcs	r3, r2
 8003bee:	803b      	strh	r3, [r7, #0]
 8003bf0:	211e      	movs	r1, #30
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f001 f83f 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f000 808f 	beq.w	8003d1e <inv_icm20948_augmented_sensors_set_odr+0x43e>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003c06:	883a      	ldrh	r2, [r7, #0]
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	bf28      	it	cs
 8003c0c:	4613      	movcs	r3, r2
 8003c0e:	803b      	strh	r3, [r7, #0]
			break;
 8003c10:	e085      	b.n	8003d1e <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	883a      	ldrh	r2, [r7, #0]
 8003c16:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003c1a:	211d      	movs	r1, #29
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f001 f82a 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d007      	beq.n	8003c38 <inv_icm20948_augmented_sensors_set_odr+0x358>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003c2e:	883a      	ldrh	r2, [r7, #0]
 8003c30:	4293      	cmp	r3, r2
 8003c32:	bf28      	it	cs
 8003c34:	4613      	movcs	r3, r2
 8003c36:	803b      	strh	r3, [r7, #0]
 8003c38:	2123      	movs	r1, #35	@ 0x23
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f001 f81b 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d007      	beq.n	8003c56 <inv_icm20948_augmented_sensors_set_odr+0x376>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003c4c:	883a      	ldrh	r2, [r7, #0]
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	bf28      	it	cs
 8003c52:	4613      	movcs	r3, r2
 8003c54:	803b      	strh	r3, [r7, #0]
 8003c56:	211e      	movs	r1, #30
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f001 f80c 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d05e      	beq.n	8003d22 <inv_icm20948_augmented_sensors_set_odr+0x442>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003c6a:	883a      	ldrh	r2, [r7, #0]
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	bf28      	it	cs
 8003c70:	4613      	movcs	r3, r2
 8003c72:	803b      	strh	r3, [r7, #0]
			break;
 8003c74:	e055      	b.n	8003d22 <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	883a      	ldrh	r2, [r7, #0]
 8003c7a:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8003c7e:	2119      	movs	r1, #25
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 fff8 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d007      	beq.n	8003c9c <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003c92:	883a      	ldrh	r2, [r7, #0]
 8003c94:	4293      	cmp	r3, r2
 8003c96:	bf28      	it	cs
 8003c98:	4613      	movcs	r3, r2
 8003c9a:	803b      	strh	r3, [r7, #0]
 8003c9c:	211f      	movs	r1, #31
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 ffe9 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d03d      	beq.n	8003d26 <inv_icm20948_augmented_sensors_set_odr+0x446>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003cb0:	883a      	ldrh	r2, [r7, #0]
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	bf28      	it	cs
 8003cb6:	4613      	movcs	r3, r2
 8003cb8:	803b      	strh	r3, [r7, #0]
			break;
 8003cba:	e034      	b.n	8003d26 <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	883a      	ldrh	r2, [r7, #0]
 8003cc0:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8003cc4:	2119      	movs	r1, #25
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 ffd5 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <inv_icm20948_augmented_sensors_set_odr+0x402>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003cd8:	883a      	ldrh	r2, [r7, #0]
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	bf28      	it	cs
 8003cde:	4613      	movcs	r3, r2
 8003ce0:	803b      	strh	r3, [r7, #0]
 8003ce2:	211f      	movs	r1, #31
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 ffc6 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d01c      	beq.n	8003d2a <inv_icm20948_augmented_sensors_set_odr+0x44a>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003cf6:	883a      	ldrh	r2, [r7, #0]
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	bf28      	it	cs
 8003cfc:	4613      	movcs	r3, r2
 8003cfe:	803b      	strh	r3, [r7, #0]
			break;
 8003d00:	e013      	b.n	8003d2a <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 8003d02:	bf00      	nop
 8003d04:	e012      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d06:	bf00      	nop
 8003d08:	e010      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d0a:	bf00      	nop
 8003d0c:	e00e      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d0e:	bf00      	nop
 8003d10:	e00c      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d12:	bf00      	nop
 8003d14:	e00a      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d16:	bf00      	nop
 8003d18:	e008      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d1a:	bf00      	nop
 8003d1c:	e006      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d1e:	bf00      	nop
 8003d20:	e004      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d22:	bf00      	nop
 8003d24:	e002      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d26:	bf00      	nop
 8003d28:	e000      	b.n	8003d2c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003d2a:	bf00      	nop
	}

	return delayInMs;
 8003d2c:	883b      	ldrh	r3, [r7, #0]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop

08003d38 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	460b      	mov	r3, r1
 8003d42:	607a      	str	r2, [r7, #4]
 8003d44:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 8003d46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d4a:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 8003d4c:	7afb      	ldrb	r3, [r7, #11]
 8003d4e:	3b03      	subs	r3, #3
 8003d50:	2b20      	cmp	r3, #32
 8003d52:	f200 80eb 	bhi.w	8003f2c <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 8003d56:	a201      	add	r2, pc, #4	@ (adr r2, 8003d5c <inv_icm20948_augmented_sensors_update_odr+0x24>)
 8003d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5c:	08003ea5 	.word	0x08003ea5
 8003d60:	08003f2d 	.word	0x08003f2d
 8003d64:	08003f2d 	.word	0x08003f2d
 8003d68:	08003f2d 	.word	0x08003f2d
 8003d6c:	08003f2d 	.word	0x08003f2d
 8003d70:	08003f2d 	.word	0x08003f2d
 8003d74:	08003de1 	.word	0x08003de1
 8003d78:	08003de1 	.word	0x08003de1
 8003d7c:	08003ea5 	.word	0x08003ea5
 8003d80:	08003f2d 	.word	0x08003f2d
 8003d84:	08003f2d 	.word	0x08003f2d
 8003d88:	08003f2d 	.word	0x08003f2d
 8003d8c:	08003de1 	.word	0x08003de1
 8003d90:	08003f2d 	.word	0x08003f2d
 8003d94:	08003f2d 	.word	0x08003f2d
 8003d98:	08003f2d 	.word	0x08003f2d
 8003d9c:	08003f2d 	.word	0x08003f2d
 8003da0:	08003f2d 	.word	0x08003f2d
 8003da4:	08003f2d 	.word	0x08003f2d
 8003da8:	08003f2d 	.word	0x08003f2d
 8003dac:	08003f2d 	.word	0x08003f2d
 8003db0:	08003f2d 	.word	0x08003f2d
 8003db4:	08003ee9 	.word	0x08003ee9
 8003db8:	08003f2d 	.word	0x08003f2d
 8003dbc:	08003f2d 	.word	0x08003f2d
 8003dc0:	08003f2d 	.word	0x08003f2d
 8003dc4:	08003e43 	.word	0x08003e43
 8003dc8:	08003e43 	.word	0x08003e43
 8003dcc:	08003ee9 	.word	0x08003ee9
 8003dd0:	08003f2d 	.word	0x08003f2d
 8003dd4:	08003f2d 	.word	0x08003f2d
 8003dd8:	08003f2d 	.word	0x08003f2d
 8003ddc:	08003e43 	.word	0x08003e43
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 8003de0:	2109      	movs	r1, #9
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 ff47 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d007      	beq.n	8003dfe <inv_icm20948_augmented_sensors_update_odr+0xc6>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003df4:	8afa      	ldrh	r2, [r7, #22]
 8003df6:	4293      	cmp	r3, r2
 8003df8:	bf28      	it	cs
 8003dfa:	4613      	movcs	r3, r2
 8003dfc:	82fb      	strh	r3, [r7, #22]
 8003dfe:	210f      	movs	r1, #15
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 ff38 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d007      	beq.n	8003e1c <inv_icm20948_augmented_sensors_update_odr+0xe4>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003e12:	8afa      	ldrh	r2, [r7, #22]
 8003e14:	4293      	cmp	r3, r2
 8003e16:	bf28      	it	cs
 8003e18:	4613      	movcs	r3, r2
 8003e1a:	82fb      	strh	r3, [r7, #22]
 8003e1c:	210a      	movs	r1, #10
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 ff29 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <inv_icm20948_augmented_sensors_update_odr+0x102>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003e30:	8afa      	ldrh	r2, [r7, #22]
 8003e32:	4293      	cmp	r3, r2
 8003e34:	bf28      	it	cs
 8003e36:	4613      	movcs	r3, r2
 8003e38:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	8afa      	ldrh	r2, [r7, #22]
 8003e3e:	801a      	strh	r2, [r3, #0]
			break;
 8003e40:	e075      	b.n	8003f2e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 8003e42:	211d      	movs	r1, #29
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 ff16 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <inv_icm20948_augmented_sensors_update_odr+0x128>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003e56:	8afa      	ldrh	r2, [r7, #22]
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	bf28      	it	cs
 8003e5c:	4613      	movcs	r3, r2
 8003e5e:	82fb      	strh	r3, [r7, #22]
 8003e60:	2123      	movs	r1, #35	@ 0x23
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 ff07 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <inv_icm20948_augmented_sensors_update_odr+0x146>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003e74:	8afa      	ldrh	r2, [r7, #22]
 8003e76:	4293      	cmp	r3, r2
 8003e78:	bf28      	it	cs
 8003e7a:	4613      	movcs	r3, r2
 8003e7c:	82fb      	strh	r3, [r7, #22]
 8003e7e:	211e      	movs	r1, #30
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 fef8 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d007      	beq.n	8003e9c <inv_icm20948_augmented_sensors_update_odr+0x164>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003e92:	8afa      	ldrh	r2, [r7, #22]
 8003e94:	4293      	cmp	r3, r2
 8003e96:	bf28      	it	cs
 8003e98:	4613      	movcs	r3, r2
 8003e9a:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	8afa      	ldrh	r2, [r7, #22]
 8003ea0:	801a      	strh	r2, [r3, #0]
			break;
 8003ea2:	e044      	b.n	8003f2e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 8003ea4:	2103      	movs	r1, #3
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 fee5 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d007      	beq.n	8003ec2 <inv_icm20948_augmented_sensors_update_odr+0x18a>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003eb8:	8afa      	ldrh	r2, [r7, #22]
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	bf28      	it	cs
 8003ebe:	4613      	movcs	r3, r2
 8003ec0:	82fb      	strh	r3, [r7, #22]
 8003ec2:	210b      	movs	r1, #11
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	f000 fed6 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d007      	beq.n	8003ee0 <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003ed6:	8afa      	ldrh	r2, [r7, #22]
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	bf28      	it	cs
 8003edc:	4613      	movcs	r3, r2
 8003ede:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	8afa      	ldrh	r2, [r7, #22]
 8003ee4:	801a      	strh	r2, [r3, #0]
			break;
 8003ee6:	e022      	b.n	8003f2e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 8003ee8:	2119      	movs	r1, #25
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 fec3 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003efc:	8afa      	ldrh	r2, [r7, #22]
 8003efe:	4293      	cmp	r3, r2
 8003f00:	bf28      	it	cs
 8003f02:	4613      	movcs	r3, r2
 8003f04:	82fb      	strh	r3, [r7, #22]
 8003f06:	211f      	movs	r1, #31
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 feb4 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d007      	beq.n	8003f24 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003f1a:	8afa      	ldrh	r2, [r7, #22]
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	bf28      	it	cs
 8003f20:	4613      	movcs	r3, r2
 8003f22:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	8afa      	ldrh	r2, [r7, #22]
 8003f28:	801a      	strh	r2, [r3, #0]
			break;
 8003f2a:	e000      	b.n	8003f2e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 8003f2c:	bf00      	nop
	}

}
 8003f2e:	bf00      	nop
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop

08003f38 <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	460b      	mov	r3, r1
 8003f42:	70fb      	strb	r3, [r7, #3]
 8003f44:	4613      	mov	r3, r2
 8003f46:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 8003f48:	78fb      	ldrb	r3, [r7, #3]
 8003f4a:	2b03      	cmp	r3, #3
 8003f4c:	d118      	bne.n	8003f80 <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2225      	movs	r2, #37	@ 0x25
 8003f52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 8003f56:	78ba      	ldrb	r2, [r7, #2]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 227d 	strb.w	r2, [r3, #637]	@ 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	22ff      	movs	r2, #255	@ 0xff
 8003f72:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	22ff      	movs	r2, #255	@ 0xff
 8003f7a:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
		break;
 8003f7e:	e00c      	b.n	8003f9a <inv_icm20948_register_aux_compass+0x62>
	default:
		s->secondary_state.compass_slave_id  = 0;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = 0;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}
}
 8003f98:	bf00      	nop
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
	...

08003fa8 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af02      	add	r7, sp, #8
 8003fae:	6078      	str	r0, [r7, #4]
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3350      	adds	r3, #80	@ 0x50
 8003fb4:	2224      	movs	r2, #36	@ 0x24
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f00e fd2f 	bl	8012a1c <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	334d      	adds	r3, #77	@ 0x4d
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f00e fd28 	bl	8012a1c <memset>
	s->secondary_state.scale = 0;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	67da      	str	r2, [r3, #124]	@ 0x7c
	s->secondary_state.dmp_on = 1;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	f107 0308 	add.w	r3, r7, #8
 8003fee:	9301      	str	r3, [sp, #4]
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 fcfb 	bl	80049f4 <inv_icm20948_execute_read_secondary>
 8003ffe:	60f8      	str	r0, [r7, #12]
	if (result) {
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <inv_icm20948_setup_compass_akm+0x62>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	e03c      	b.n	8004084 <inv_icm20948_setup_compass_akm+0xdc>
    }
	if (data[0] != DATA_AKM_ID) {
 800400a:	7a3b      	ldrb	r3, [r7, #8]
 800400c:	2b48      	cmp	r3, #72	@ 0x48
 800400e:	d002      	beq.n	8004016 <inv_icm20948_setup_compass_akm+0x6e>
        // inv_log("Compass not found!!\r\n");
		return -1;
 8004010:	f04f 33ff 	mov.w	r3, #4294967295
 8004014:	e036      	b.n	8004084 <inv_icm20948_setup_compass_akm+0xdc>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a1c      	ldr	r2, [pc, #112]	@ (800408c <inv_icm20948_setup_compass_akm+0xe4>)
 800401a:	675a      	str	r2, [r3, #116]	@ 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a1c      	ldr	r2, [pc, #112]	@ (8004090 <inv_icm20948_setup_compass_akm+0xe8>)
 8004020:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2231      	movs	r2, #49	@ 0x31
 8004026:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2280      	movs	r2, #128	@ 0x80
 800402e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	s->secondary_state.compass_sens[1] = 128;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2280      	movs	r2, #128	@ 0x80
 8004036:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	s->secondary_state.compass_sens[2] = 128;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2280      	movs	r2, #128	@ 0x80
 800403e:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004048:	b2da      	uxtb	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8004050:	4619      	mov	r1, r3
 8004052:	2300      	movs	r3, #0
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	460b      	mov	r3, r1
 8004058:	2101      	movs	r1, #1
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 fd67 	bl	8004b2e <inv_icm20948_execute_write_secondary>
 8004060:	60f8      	str	r0, [r7, #12]
	if (result)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <inv_icm20948_setup_compass_akm+0xc4>
		return result;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	e00b      	b.n	8004084 <inv_icm20948_setup_compass_akm+0xdc>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	return inv_icm20948_suspend_akm(s);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 f99c 	bl	80043ba <inv_icm20948_suspend_akm>
 8004082:	4603      	mov	r3, r0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	0801b9cc 	.word	0x0801b9cc
 8004090:	0801b9c4 	.word	0x0801b9c4

08004094 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b090      	sub	sp, #64	@ 0x40
 8004098:	af02      	add	r7, sp, #8
 800409a:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	sens = s->secondary_state.compass_sens;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	334d      	adds	r3, #77	@ 0x4d
 80040aa:	627b      	str	r3, [r7, #36]	@ 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 80040ac:	f107 0310 	add.w	r3, r7, #16
 80040b0:	2201      	movs	r2, #1
 80040b2:	f240 1185 	movw	r1, #389	@ 0x185
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f00a f832 	bl	800e120 <inv_icm20948_read_mems_reg>
 80040bc:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80040be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <inv_icm20948_check_akm_self_test+0x34>
		return result;
 80040c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040c6:	e174      	b.n	80043b2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 80040c8:	2200      	movs	r2, #0
 80040ca:	f240 1185 	movw	r1, #389	@ 0x185
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f009 ffca 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 80040d4:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80040d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 80040dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040de:	e168      	b.n	80043b2 <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 80040e0:	f107 0310 	add.w	r3, r7, #16
 80040e4:	3301      	adds	r3, #1
 80040e6:	2201      	movs	r2, #1
 80040e8:	f240 1189 	movw	r1, #393	@ 0x189
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f00a f817 	bl	800e120 <inv_icm20948_read_mems_reg>
 80040f2:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80040f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 80040fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040fc:	e159      	b.n	80043b2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 80040fe:	2200      	movs	r2, #0
 8004100:	f240 1189 	movw	r1, #393	@ 0x189
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f009 ffaf 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800410a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800410c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <inv_icm20948_check_akm_self_test+0x82>
		return result;
 8004112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004114:	e14d      	b.n	80043b2 <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 8004116:	f107 030f 	add.w	r3, r7, #15
 800411a:	2201      	movs	r2, #1
 800411c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f009 fffd 	bl	800e120 <inv_icm20948_read_mems_reg>
 8004126:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 800412e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004130:	e13f      	b.n	80043b2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 8004132:	2200      	movs	r2, #0
 8004134:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f009 ff95 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800413e:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 8004146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004148:	e133      	b.n	80043b2 <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 800414a:	2331      	movs	r3, #49	@ 0x31
 800414c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8004150:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004154:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004158:	2100      	movs	r1, #0
 800415a:	9100      	str	r1, [sp, #0]
 800415c:	2100      	movs	r1, #0
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 fce5 	bl	8004b2e <inv_icm20948_execute_write_secondary>
 8004164:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004168:	2b00      	cmp	r3, #0
 800416a:	f040 80e8 	bne.w	800433e <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004174:	2b23      	cmp	r3, #35	@ 0x23
 8004176:	d012      	beq.n	800419e <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800417e:	2b24      	cmp	r3, #36	@ 0x24
 8004180:	d00d      	beq.n	800419e <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 8004182:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004186:	2340      	movs	r3, #64	@ 0x40
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	230c      	movs	r3, #12
 800418c:	2100      	movs	r1, #0
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fccd 	bl	8004b2e <inv_icm20948_execute_write_secondary>
 8004194:	6378      	str	r0, [r7, #52]	@ 0x34
		if (result)
 8004196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004198:	2b00      	cmp	r3, #0
 800419a:	f040 80d2 	bne.w	8004342 <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 800419e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041a2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80041a6:	2110      	movs	r1, #16
 80041a8:	9100      	str	r1, [sp, #0]
 80041aa:	2100      	movs	r1, #0
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fcbe 	bl	8004b2e <inv_icm20948_execute_write_secondary>
 80041b2:	6378      	str	r0, [r7, #52]	@ 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 80041b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f040 80c5 	bne.w	8004346 <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 80041bc:	230a      	movs	r3, #10
 80041be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 80041c2:	e022      	b.n	800420a <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 80041c4:	f643 2098 	movw	r0, #15000	@ 0x3a98
 80041c8:	f7fd ff60 	bl	800208c <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 80041cc:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80041d0:	f107 0314 	add.w	r3, r7, #20
 80041d4:	9301      	str	r3, [sp, #4]
 80041d6:	2301      	movs	r3, #1
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	2310      	movs	r3, #16
 80041dc:	2100      	movs	r1, #0
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fc08 	bl	80049f4 <inv_icm20948_execute_read_secondary>
 80041e4:	6378      	str	r0, [r7, #52]	@ 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 80041e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f040 80ae 	bne.w	800434a <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 80041ee:	7d3b      	ldrb	r3, [r7, #20]
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d105      	bne.n	8004204 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 80041f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80041fc:	3b01      	subs	r3, #1
 80041fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004202:	e002      	b.n	800420a <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 8004204:	2300      	movs	r3, #0
 8004206:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 800420a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1d8      	bne.n	80041c4 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 8004212:	7d3b      	ldrb	r3, [r7, #20]
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	d103      	bne.n	8004224 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 800421c:	f04f 33ff 	mov.w	r3, #4294967295
 8004220:	637b      	str	r3, [r7, #52]	@ 0x34
		goto AKM_fail;
 8004222:	e09b      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 8004224:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004228:	f107 0314 	add.w	r3, r7, #20
 800422c:	9301      	str	r3, [sp, #4]
 800422e:	2306      	movs	r3, #6
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	2311      	movs	r3, #17
 8004234:	2100      	movs	r1, #0
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 fbdc 	bl	80049f4 <inv_icm20948_execute_read_secondary>
 800423c:	6378      	str	r0, [r7, #52]	@ 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 800423e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004240:	2b00      	cmp	r3, #0
 8004242:	f040 8084 	bne.w	800434e <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 8004246:	7d7b      	ldrb	r3, [r7, #21]
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	b21a      	sxth	r2, r3
 800424c:	7d3b      	ldrb	r3, [r7, #20]
 800424e:	b21b      	sxth	r3, r3
 8004250:	4313      	orrs	r3, r2
 8004252:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 8004254:	7dfb      	ldrb	r3, [r7, #23]
 8004256:	021b      	lsls	r3, r3, #8
 8004258:	b21a      	sxth	r2, r3
 800425a:	7dbb      	ldrb	r3, [r7, #22]
 800425c:	b21b      	sxth	r3, r3
 800425e:	4313      	orrs	r3, r2
 8004260:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 8004262:	7e7b      	ldrb	r3, [r7, #25]
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	b21a      	sxth	r2, r3
 8004268:	7e3b      	ldrb	r3, [r7, #24]
 800426a:	b21b      	sxth	r3, r3
 800426c:	4313      	orrs	r3, r2
 800426e:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004276:	2b23      	cmp	r3, #35	@ 0x23
 8004278:	d102      	bne.n	8004280 <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 800427a:	2307      	movs	r3, #7
 800427c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800427e:	e001      	b.n	8004284 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 8004280:	2308      	movs	r3, #8
 8004282:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 8004284:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8004288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428a:	7812      	ldrb	r2, [r2, #0]
 800428c:	3280      	adds	r2, #128	@ 0x80
 800428e:	fb03 f202 	mul.w	r2, r3, r2
 8004292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004294:	fa42 f303 	asr.w	r3, r2, r3
 8004298:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 800429a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800429e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a0:	3201      	adds	r2, #1
 80042a2:	7812      	ldrb	r2, [r2, #0]
 80042a4:	3280      	adds	r2, #128	@ 0x80
 80042a6:	fb03 f202 	mul.w	r2, r3, r2
 80042aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ac:	fa42 f303 	asr.w	r3, r2, r3
 80042b0:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 80042b2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80042b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b8:	3202      	adds	r2, #2
 80042ba:	7812      	ldrb	r2, [r2, #0]
 80042bc:	3280      	adds	r2, #128	@ 0x80
 80042be:	fb03 f202 	mul.w	r2, r3, r2
 80042c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c4:	fa42 f303 	asr.w	r3, r2, r3
 80042c8:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 80042ca:	f04f 33ff 	mov.w	r3, #4294967295
 80042ce:	637b      	str	r3, [r7, #52]	@ 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80042dc:	429a      	cmp	r2, r3
 80042de:	dc38      	bgt.n	8004352 <inv_icm20948_check_akm_self_test+0x2be>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	db30      	blt.n	8004352 <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f4:	3302      	adds	r3, #2
 80042f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042fa:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80042fe:	429a      	cmp	r2, r3
 8004300:	dc29      	bgt.n	8004356 <inv_icm20948_check_akm_self_test+0x2c2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004306:	3302      	adds	r3, #2
 8004308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800430c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004310:	429a      	cmp	r2, r3
 8004312:	db20      	blt.n	8004356 <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004318:	3304      	adds	r3, #4
 800431a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800431e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004322:	429a      	cmp	r2, r3
 8004324:	dc19      	bgt.n	800435a <inv_icm20948_check_akm_self_test+0x2c6>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800432a:	3304      	adds	r3, #4
 800432c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004330:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004334:	429a      	cmp	r2, r3
 8004336:	db10      	blt.n	800435a <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 8004338:	2300      	movs	r3, #0
 800433a:	637b      	str	r3, [r7, #52]	@ 0x34
 800433c:	e00e      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800433e:	bf00      	nop
 8004340:	e00c      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 8004342:	bf00      	nop
 8004344:	e00a      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004346:	bf00      	nop
 8004348:	e008      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 800434a:	bf00      	nop
 800434c:	e006      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800434e:	bf00      	nop
 8004350:	e004      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004352:	bf00      	nop
 8004354:	e002      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004356:	bf00      	nop
 8004358:	e000      	b.n	800435c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800435a:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004362:	2b23      	cmp	r3, #35	@ 0x23
 8004364:	d016      	beq.n	8004394 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800436c:	2b24      	cmp	r3, #36	@ 0x24
 800436e:	d011      	beq.n	8004394 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8004376:	2b25      	cmp	r3, #37	@ 0x25
 8004378:	d00c      	beq.n	8004394 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 800437a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800437e:	2300      	movs	r3, #0
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	230c      	movs	r3, #12
 8004384:	2100      	movs	r1, #0
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fbd1 	bl	8004b2e <inv_icm20948_execute_write_secondary>
 800438c:	4602      	mov	r2, r0
 800438e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004390:	4313      	orrs	r3, r2
 8004392:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8004394:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004398:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800439c:	2100      	movs	r1, #0
 800439e:	9100      	str	r1, [sp, #0]
 80043a0:	2100      	movs	r1, #0
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 fbc3 	bl	8004b2e <inv_icm20948_execute_write_secondary>
 80043a8:	4602      	mov	r2, r0
 80043aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ac:	4313      	orrs	r3, r2
 80043ae:	637b      	str	r3, [r7, #52]	@ 0x34

    return result;
 80043b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3738      	adds	r7, #56	@ 0x38
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b084      	sub	sp, #16
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <inv_icm20948_suspend_akm+0x16>
		return 0;
 80043cc:	2300      	movs	r3, #0
 80043ce:	e01d      	b.n	800440c <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 80043d0:	2100      	movs	r1, #0
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fbe3 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
 80043d8:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 80043da:	2101      	movs	r1, #1
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 fbde 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
 80043e2:	4602      	mov	r2, r0
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	60fb      	str	r3, [r7, #12]
	if (result)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <inv_icm20948_suspend_akm+0x3a>
		return result;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	e00b      	b.n	800440c <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 fbfe 	bl	8004bf6 <inv_icm20948_secondary_disable_i2c>
 80043fa:	4602      	mov	r2, r0
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 800440a:	68fb      	ldr	r3, [r7, #12]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af02      	add	r7, sp, #8
 800441a:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <inv_icm20948_resume_akm+0x16>
		return 0;
 8004426:	2300      	movs	r3, #0
 8004428:	e044      	b.n	80044b4 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 8004434:	2303      	movs	r3, #3
 8004436:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 8004438:	230a      	movs	r3, #10
 800443a:	75bb      	strb	r3, [r7, #22]
 800443c:	e003      	b.n	8004446 <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 800443e:	2310      	movs	r3, #16
 8004440:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 8004442:	2309      	movs	r3, #9
 8004444:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800444c:	b2da      	uxtb	r2, r3
 800444e:	7dbb      	ldrb	r3, [r7, #22]
 8004450:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8004454:	b2db      	uxtb	r3, r3
 8004456:	7df9      	ldrb	r1, [r7, #23]
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	460b      	mov	r3, r1
 800445c:	2100      	movs	r1, #0
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fa79 	bl	8004956 <inv_icm20948_read_secondary>
 8004464:	6138      	str	r0, [r7, #16]
	if (result)
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <inv_icm20948_resume_akm+0x5c>
		return result;
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	e021      	b.n	80044b4 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800447a:	b2da      	uxtb	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 1082 	ldrb.w	r1, [r3, #130]	@ 0x82
 8004482:	7bfb      	ldrb	r3, [r7, #15]
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	460b      	mov	r3, r1
 8004488:	2101      	movs	r1, #1
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 faf4 	bl	8004a78 <inv_icm20948_write_secondary>
 8004490:	6138      	str	r0, [r7, #16]
	if (result)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <inv_icm20948_resume_akm+0x88>
		return result;
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	e00b      	b.n	80044b4 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 fb93 	bl	8004bc8 <inv_icm20948_secondary_enable_i2c>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 80044b2:	693b      	ldr	r3, [r7, #16]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3718      	adds	r7, #24
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d101      	bne.n	80044d2 <inv_icm20948_compass_isconnected+0x16>
		return 1;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e000      	b.n	80044d4 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 80044d2:	2300      	movs	r3, #0
	}
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b0a2      	sub	sp, #136	@ 0x88
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 80044ec:	2300      	movs	r3, #0
 80044ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80044f2:	e02a      	b.n	800454a <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 80044f4:	2300      	movs	r3, #0
 80044f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044fa:	e01d      	b.n	8004538 <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 80044fc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004500:	4613      	mov	r3, r2
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	441a      	add	r2, r3
 8004506:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800450a:	4413      	add	r3, r2
 800450c:	461a      	mov	r2, r3
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	1899      	adds	r1, r3, r2
 8004512:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004516:	4613      	mov	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	441a      	add	r2, r3
 800451c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004520:	4413      	add	r3, r2
 8004522:	f991 2000 	ldrsb.w	r2, [r1]
 8004526:	3388      	adds	r3, #136	@ 0x88
 8004528:	443b      	add	r3, r7
 800452a:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 800452e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004532:	3301      	adds	r3, #1
 8004534:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004538:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800453c:	2b02      	cmp	r3, #2
 800453e:	dddd      	ble.n	80044fc <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 8004540:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004544:	3301      	adds	r3, #1
 8004546:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800454a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800454e:	2b02      	cmp	r3, #2
 8004550:	ddd0      	ble.n	80044f4 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004558:	2b25      	cmp	r3, #37	@ 0x25
 800455a:	d104      	bne.n	8004566 <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 800455c:	4b9c      	ldr	r3, [pc, #624]	@ (80047d0 <inv_icm20948_compass_dmp_cal+0x2f0>)
 800455e:	67bb      	str	r3, [r7, #120]	@ 0x78
            shift = AK89XX_SHIFT;
 8004560:	2316      	movs	r3, #22
 8004562:	677b      	str	r3, [r7, #116]	@ 0x74
            break;
 8004564:	e004      	b.n	8004570 <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 8004566:	4b9a      	ldr	r3, [pc, #616]	@ (80047d0 <inv_icm20948_compass_dmp_cal+0x2f0>)
 8004568:	67bb      	str	r3, [r7, #120]	@ 0x78
				shift = AK89XX_SHIFT;
 800456a:	2316      	movs	r3, #22
 800456c:	677b      	str	r3, [r7, #116]	@ 0x74
				break;
 800456e:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 8004570:	2300      	movs	r3, #0
 8004572:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004576:	e029      	b.n	80045cc <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800457e:	4413      	add	r3, r2
 8004580:	334d      	adds	r3, #77	@ 0x4d
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004588:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	3388      	adds	r3, #136	@ 0x88
 8004590:	443b      	add	r3, r7
 8004592:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 8004596:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	3388      	adds	r3, #136	@ 0x88
 800459e:	443b      	add	r3, r7
 80045a0:	f853 2c50 	ldr.w	r2, [r3, #-80]
 80045a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80045ac:	4618      	mov	r0, r3
 80045ae:	f003 fd77 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 80045b2:	4602      	mov	r2, r0
 80045b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	3388      	adds	r3, #136	@ 0x88
 80045bc:	443b      	add	r3, r7
 80045be:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 80045c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045c6:	3301      	adds	r3, #1
 80045c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	ddd1      	ble.n	8004578 <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 80045d4:	2300      	movs	r3, #0
 80045d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045da:	e02c      	b.n	8004636 <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 80045dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	4413      	add	r3, r2
 80045e4:	f993 3000 	ldrsb.w	r3, [r3]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80045ee:	4b79      	ldr	r3, [pc, #484]	@ (80047d4 <inv_icm20948_compass_dmp_cal+0x2f4>)
 80045f0:	fb83 3201 	smull	r3, r2, r3, r1
 80045f4:	17cb      	asrs	r3, r1, #31
 80045f6:	1ad2      	subs	r2, r2, r3
 80045f8:	4613      	mov	r3, r2
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	4413      	add	r3, r2
 80045fe:	1aca      	subs	r2, r1, r3
 8004600:	0093      	lsls	r3, r2, #2
 8004602:	3388      	adds	r3, #136	@ 0x88
 8004604:	443b      	add	r3, r7
 8004606:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800460a:	fb03 f200 	mul.w	r2, r3, r0
 800460e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	3388      	adds	r3, #136	@ 0x88
 8004616:	443b      	add	r3, r7
 8004618:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 800461c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	3388      	adds	r3, #136	@ 0x88
 8004624:	443b      	add	r3, r7
 8004626:	2200      	movs	r2, #0
 8004628:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 800462c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004630:	3301      	adds	r3, #1
 8004632:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004636:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800463a:	2b08      	cmp	r3, #8
 800463c:	ddce      	ble.n	80045dc <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 800463e:	2300      	movs	r3, #0
 8004640:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004644:	e05d      	b.n	8004702 <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 8004646:	2300      	movs	r3, #0
 8004648:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800464c:	e050      	b.n	80046f0 <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 800464e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004652:	4613      	mov	r3, r2
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	441a      	add	r2, r3
 8004658:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800465c:	4413      	add	r3, r2
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	3312      	adds	r3, #18
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4413      	add	r3, r2
 8004666:	2200      	movs	r2, #0
 8004668:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 800466a:	2300      	movs	r3, #0
 800466c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800466e:	e037      	b.n	80046e0 <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 8004670:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004674:	4613      	mov	r3, r2
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	441a      	add	r2, r3
 800467a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800467c:	441a      	add	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	32a2      	adds	r2, #162	@ 0xa2
 8004682:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 8004686:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004688:	4613      	mov	r3, r2
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	441a      	add	r2, r3
 800468e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	3388      	adds	r3, #136	@ 0x88
 8004698:	443b      	add	r3, r7
 800469a:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800469e:	4619      	mov	r1, r3
 80046a0:	f003 fcfe 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 80046a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80046a8:	4613      	mov	r3, r2
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	441a      	add	r2, r3
 80046ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046b2:	4413      	add	r3, r2
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	3312      	adds	r3, #18
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	4413      	add	r3, r2
 80046bc:	6899      	ldr	r1, [r3, #8]
 80046be:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80046c2:	4613      	mov	r3, r2
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	441a      	add	r2, r3
 80046c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046cc:	4413      	add	r3, r2
 80046ce:	1842      	adds	r2, r0, r1
 80046d0:	68f9      	ldr	r1, [r7, #12]
 80046d2:	3312      	adds	r3, #18
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 80046da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046dc:	3301      	adds	r3, #1
 80046de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	ddc4      	ble.n	8004670 <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 80046e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046ea:	3301      	adds	r3, #1
 80046ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	ddaa      	ble.n	800464e <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 80046f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046fc:	3301      	adds	r3, #1
 80046fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004702:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004706:	2b02      	cmp	r3, #2
 8004708:	dd9d      	ble.n	8004646 <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 800470a:	2300      	movs	r3, #0
 800470c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004710:	e04f      	b.n	80047b2 <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 8004712:	2300      	movs	r3, #0
 8004714:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004718:	e042      	b.n	80047a0 <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 800471a:	2300      	movs	r3, #0
 800471c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800471e:	e037      	b.n	8004790 <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 8004720:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004724:	4613      	mov	r3, r2
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	441a      	add	r2, r3
 800472a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800472e:	4413      	add	r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	3388      	adds	r3, #136	@ 0x88
 8004734:	443b      	add	r3, r7
 8004736:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 800473a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800473e:	4613      	mov	r3, r2
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	441a      	add	r2, r3
 8004744:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004746:	4413      	add	r3, r2
 8004748:	3388      	adds	r3, #136	@ 0x88
 800474a:	443b      	add	r3, r7
 800474c:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 8004750:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 8004752:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004754:	4613      	mov	r3, r2
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	441a      	add	r2, r3
 800475a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800475e:	4413      	add	r3, r2
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	3312      	adds	r3, #18
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 800476a:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 800476e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004772:	4613      	mov	r3, r2
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	441a      	add	r2, r3
 8004778:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800477c:	4413      	add	r3, r2
 800477e:	1842      	adds	r2, r0, r1
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	3388      	adds	r3, #136	@ 0x88
 8004784:	443b      	add	r3, r7
 8004786:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 800478a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800478c:	3301      	adds	r3, #1
 800478e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004790:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004792:	2b02      	cmp	r3, #2
 8004794:	ddc4      	ble.n	8004720 <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 8004796:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800479a:	3301      	adds	r3, #1
 800479c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	ddb8      	ble.n	800471a <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 80047a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047ac:	3301      	adds	r3, #1
 80047ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	ddab      	ble.n	8004712 <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 80047ba:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80047be:	4619      	mov	r1, r3
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f004 fffb 	bl	80097bc <dmp_icm20948_set_compass_matrix>
 80047c6:	4603      	mov	r3, r0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3788      	adds	r7, #136	@ 0x88
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	09999999 	.word	0x09999999
 80047d4:	55555556 	.word	0x55555556

080047d8 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 80047d8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80047dc:	b08b      	sub	sp, #44	@ 0x2c
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6178      	str	r0, [r7, #20]
 80047e2:	6139      	str	r1, [r7, #16]
 80047e4:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 80047e6:	2300      	movs	r3, #0
 80047e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ea:	e04c      	b.n	8004886 <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 80047f8:	2300      	movs	r3, #0
 80047fa:	623b      	str	r3, [r7, #32]
 80047fc:	e02d      	b.n	800485a <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 80047fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004800:	4613      	mov	r3, r2
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	441a      	add	r2, r3
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	4413      	add	r3, r2
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	3312      	adds	r3, #18
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	4413      	add	r3, r2
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	17da      	asrs	r2, r3, #31
 8004816:	4698      	mov	r8, r3
 8004818:	4691      	mov	r9, r2
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4413      	add	r3, r2
 8004822:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004826:	041b      	lsls	r3, r3, #16
 8004828:	17da      	asrs	r2, r3, #31
 800482a:	469a      	mov	sl, r3
 800482c:	4693      	mov	fp, r2
 800482e:	fb0a f209 	mul.w	r2, sl, r9
 8004832:	fb08 f30b 	mul.w	r3, r8, fp
 8004836:	4413      	add	r3, r2
 8004838:	fba8 450a 	umull	r4, r5, r8, sl
 800483c:	442b      	add	r3, r5
 800483e:	461d      	mov	r5, r3
			tmp  +=
 8004840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004844:	1911      	adds	r1, r2, r4
 8004846:	6039      	str	r1, [r7, #0]
 8004848:	416b      	adcs	r3, r5
 800484a:	607b      	str	r3, [r7, #4]
 800484c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004850:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	3301      	adds	r3, #1
 8004858:	623b      	str	r3, [r7, #32]
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	2b02      	cmp	r3, #2
 800485e:	ddce      	ble.n	80047fe <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 8004860:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004864:	f04f 0200 	mov.w	r2, #0
 8004868:	f04f 0300 	mov.w	r3, #0
 800486c:	0f82      	lsrs	r2, r0, #30
 800486e:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8004872:	178b      	asrs	r3, r1, #30
 8004874:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004876:	0089      	lsls	r1, r1, #2
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	4401      	add	r1, r0
 800487c:	4613      	mov	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 8004880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004882:	3301      	adds	r3, #1
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	2b02      	cmp	r3, #2
 800488a:	ddaf      	ble.n	80047ec <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	372c      	adds	r7, #44	@ 0x2c
 8004892:	46bd      	mov	sp, r7
 8004894:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004898:	4770      	bx	lr

0800489a <inv_icm20948_init_secondary>:
#include "Icm20948DataBaseDriver.h"

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b082      	sub	sp, #8
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f240 1283 	movw	r2, #387	@ 0x183
 80048a8:	859a      	strh	r2, [r3, #44]	@ 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80048b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f240 1285 	movw	r2, #389	@ 0x185
 80048b8:	861a      	strh	r2, [r3, #48]	@ 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 80048c0:	865a      	strh	r2, [r3, #50]	@ 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f240 1287 	movw	r2, #391	@ 0x187
 80048c8:	869a      	strh	r2, [r3, #52]	@ 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 80048d0:	86da      	strh	r2, [r3, #54]	@ 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f240 1289 	movw	r2, #393	@ 0x189
 80048d8:	871a      	strh	r2, [r3, #56]	@ 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 80048e0:	875a      	strh	r2, [r3, #58]	@ 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f240 128b 	movw	r2, #395	@ 0x18b
 80048e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 80048f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f240 128d 	movw	r2, #397	@ 0x18d
 80048f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 8004902:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f240 128f 	movw	r2, #399	@ 0x18f
 800490c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004916:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f240 1291 	movw	r2, #401	@ 0x191
 8004920:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 800492a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 800492e:	2100      	movs	r1, #0
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f934 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 8004936:	2101      	movs	r1, #1
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f930 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 800493e:	2102      	movs	r1, #2
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f92c 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 8004946:	2103      	movs	r1, #3
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f928 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
}
 800494e:	bf00      	nop
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b086      	sub	sp, #24
 800495a:	af00      	add	r7, sp, #0
 800495c:	60f8      	str	r0, [r7, #12]
 800495e:	60b9      	str	r1, [r7, #8]
 8004960:	4611      	mov	r1, r2
 8004962:	461a      	mov	r2, r3
 8004964:	460b      	mov	r3, r1
 8004966:	71fb      	strb	r3, [r7, #7]
 8004968:	4613      	mov	r3, r2
 800496a:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	617b      	str	r3, [r7, #20]
    unsigned char data;

    data = INV_MPU_BIT_I2C_READ | addr;
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004976:	b2db      	uxtb	r3, r3
 8004978:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	3305      	adds	r3, #5
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	4413      	add	r3, r2
 8004984:	8899      	ldrh	r1, [r3, #4]
 8004986:	f107 0313 	add.w	r3, r7, #19
 800498a:	2201      	movs	r2, #1
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f009 faf2 	bl	800df76 <inv_icm20948_write_mems_reg>
 8004992:	4602      	mov	r2, r0
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	4313      	orrs	r3, r2
 8004998:	617b      	str	r3, [r7, #20]

    data = reg;
 800499a:	79bb      	ldrb	r3, [r7, #6]
 800499c:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	3305      	adds	r3, #5
 80049a4:	00db      	lsls	r3, r3, #3
 80049a6:	4413      	add	r3, r2
 80049a8:	88d9      	ldrh	r1, [r3, #6]
 80049aa:	f107 0313 	add.w	r3, r7, #19
 80049ae:	2201      	movs	r2, #1
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f009 fae0 	bl	800df76 <inv_icm20948_write_mems_reg>
 80049b6:	4602      	mov	r2, r0
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 80049be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80049c2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	3305      	adds	r3, #5
 80049d0:	00db      	lsls	r3, r3, #3
 80049d2:	4413      	add	r3, r2
 80049d4:	8919      	ldrh	r1, [r3, #8]
 80049d6:	f107 0313 	add.w	r3, r7, #19
 80049da:	2201      	movs	r2, #1
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f009 faca 	bl	800df76 <inv_icm20948_write_mems_reg>
 80049e2:	4602      	mov	r2, r0
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
    
	return result;
 80049ea:	697b      	ldr	r3, [r7, #20]
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3718      	adds	r7, #24
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b088      	sub	sp, #32
 80049f8:	af02      	add	r7, sp, #8
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	603b      	str	r3, [r7, #0]
 8004a00:	4613      	mov	r3, r2
 8004a02:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004a04:	2300      	movs	r3, #0
 8004a06:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	b2d9      	uxtb	r1, r3
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	79fa      	ldrb	r2, [r7, #7]
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	460b      	mov	r3, r1
 8004a16:	68b9      	ldr	r1, [r7, #8]
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f7ff ff9c 	bl	8004956 <inv_icm20948_read_secondary>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 f8ce 	bl	8004bc8 <inv_icm20948_secondary_enable_i2c>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8004a34:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004a38:	f7fd fb28 	bl	800208c <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 f8da 	bl	8004bf6 <inv_icm20948_secondary_disable_i2c>
 8004a42:	4602      	mov	r2, r0
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 8004a4a:	6a3a      	ldr	r2, [r7, #32]
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	213b      	movs	r1, #59	@ 0x3b
 8004a50:	68f8      	ldr	r0, [r7, #12]
 8004a52:	f009 fb65 	bl	800e120 <inv_icm20948_read_mems_reg>
 8004a56:	4602      	mov	r2, r0
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8004a5e:	68b9      	ldr	r1, [r7, #8]
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 f89c 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
 8004a66:	4602      	mov	r2, r0
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

	return result;
 8004a6e:	697b      	ldr	r3, [r7, #20]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3718      	adds	r7, #24
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	4611      	mov	r1, r2
 8004a84:	461a      	mov	r2, r3
 8004a86:	460b      	mov	r3, r1
 8004a88:	71fb      	strb	r3, [r7, #7]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 8004a92:	79fb      	ldrb	r3, [r7, #7]
 8004a94:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	3305      	adds	r3, #5
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	4413      	add	r3, r2
 8004aa0:	8899      	ldrh	r1, [r3, #4]
 8004aa2:	f107 0313 	add.w	r3, r7, #19
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f009 fa64 	bl	800df76 <inv_icm20948_write_mems_reg>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]

    data = reg;
 8004ab6:	79bb      	ldrb	r3, [r7, #6]
 8004ab8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	3305      	adds	r3, #5
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	4413      	add	r3, r2
 8004ac4:	88d9      	ldrh	r1, [r3, #6]
 8004ac6:	f107 0313 	add.w	r3, r7, #19
 8004aca:	2201      	movs	r2, #1
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f009 fa52 	bl	800df76 <inv_icm20948_write_mems_reg>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]

    data = v;
 8004ada:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004ade:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	3305      	adds	r3, #5
 8004ae6:	00db      	lsls	r3, r3, #3
 8004ae8:	4413      	add	r3, r2
 8004aea:	8959      	ldrh	r1, [r3, #10]
 8004aec:	f107 0313 	add.w	r3, r7, #19
 8004af0:	2201      	movs	r2, #1
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f009 fa3f 	bl	800df76 <inv_icm20948_write_mems_reg>
 8004af8:	4602      	mov	r2, r0
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 8004b00:	2381      	movs	r3, #129	@ 0x81
 8004b02:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	3305      	adds	r3, #5
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	4413      	add	r3, r2
 8004b0e:	8919      	ldrh	r1, [r3, #8]
 8004b10:	f107 0313 	add.w	r3, r7, #19
 8004b14:	2201      	movs	r2, #1
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f009 fa2d 	bl	800df76 <inv_icm20948_write_mems_reg>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]
    
    return result;
 8004b24:	697b      	ldr	r3, [r7, #20]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b088      	sub	sp, #32
 8004b32:	af02      	add	r7, sp, #8
 8004b34:	60f8      	str	r0, [r7, #12]
 8004b36:	60b9      	str	r1, [r7, #8]
 8004b38:	603b      	str	r3, [r7, #0]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	b2d9      	uxtb	r1, r3
 8004b46:	79fa      	ldrb	r2, [r7, #7]
 8004b48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	460b      	mov	r3, r1
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f7ff ff90 	bl	8004a78 <inv_icm20948_write_secondary>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f000 f831 	bl	8004bc8 <inv_icm20948_secondary_enable_i2c>
 8004b66:	4602      	mov	r2, r0
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8004b6e:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004b72:	f7fd fa8b 	bl	800208c <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 f83d 	bl	8004bf6 <inv_icm20948_secondary_disable_i2c>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8004b84:	68b9      	ldr	r1, [r7, #8]
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f000 f809 	bl	8004b9e <inv_icm20948_secondary_stop_channel>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]

	return result;
 8004b94:	697b      	ldr	r3, [r7, #20]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3718      	adds	r7, #24
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b082      	sub	sp, #8
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
 8004ba6:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	3305      	adds	r3, #5
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	4413      	add	r3, r2
 8004bb2:	891b      	ldrh	r3, [r3, #8]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f009 fa55 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8004bbe:	4603      	mov	r3, r0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	7f1b      	ldrb	r3, [r3, #28]
 8004bd4:	f043 0320 	orr.w	r3, r3, #32
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	7f1b      	ldrb	r3, [r3, #28]
 8004be2:	461a      	mov	r2, r3
 8004be4:	2103      	movs	r1, #3
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f009 fa3e 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8004bec:	4603      	mov	r3, r0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b082      	sub	sp, #8
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	7f1b      	ldrb	r3, [r3, #28]
 8004c02:	f023 0320 	bic.w	r3, r3, #32
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	7f1b      	ldrb	r3, [r3, #28]
 8004c10:	461a      	mov	r2, r3
 8004c12:	2103      	movs	r1, #3
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f009 fa27 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8004c1a:	4603      	mov	r3, r0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 8004c30:	2300      	movs	r3, #0
 8004c32:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	105b      	asrs	r3, r3, #1
 8004c38:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	105b      	asrs	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1f5      	bne.n	8004c34 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	2b03      	cmp	r3, #3
 8004c4c:	dc01      	bgt.n	8004c52 <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 8004c4e:	2304      	movs	r3, #4
 8004c50:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 8004c52:	2201      	movs	r2, #1
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	4619      	mov	r1, r3
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f002 fb03 	bl	8007272 <inv_icm20948_set_secondary_divider>
 8004c6c:	4603      	mov	r3, r0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	460b      	mov	r3, r1
 8004c80:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 8004c82:	78fb      	ldrb	r3, [r7, #3]
 8004c84:	095b      	lsrs	r3, r3, #5
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	461a      	mov	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	3258      	adds	r2, #88	@ 0x58
 8004c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c92:	78fa      	ldrb	r2, [r7, #3]
 8004c94:	f002 021f 	and.w	r2, r2, #31
 8004c98:	2101      	movs	r1, #1
 8004c9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c9e:	4013      	ands	r3, r2
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 8004cb8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004cbc:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 8004cbe:	e019      	b.n	8004cf4 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff ffd5 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00d      	beq.n	8004cee <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	785b      	ldrb	r3, [r3, #1]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	3380      	adds	r3, #128	@ 0x80
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	4413      	add	r3, r2
 8004cde:	88db      	ldrh	r3, [r3, #6]
 8004ce0:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 8004ce2:	8afa      	ldrh	r2, [r7, #22]
 8004ce4:	8abb      	ldrh	r3, [r7, #20]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d901      	bls.n	8004cee <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 8004cea:	8abb      	ldrh	r3, [r7, #20]
 8004cec:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	3302      	adds	r3, #2
 8004cf2:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	1e5a      	subs	r2, r3, #1
 8004cf8:	607a      	str	r2, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1e0      	bne.n	8004cc0 <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 8004cfe:	8afb      	ldrh	r3, [r7, #22]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	461a      	mov	r2, r3
 8004d16:	4603      	mov	r3, r0
 8004d18:	817b      	strh	r3, [r7, #10]
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	813b      	strh	r3, [r7, #8]
 8004d1e:	4613      	mov	r3, r2
 8004d20:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004d22:	2300      	movs	r3, #0
 8004d24:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 8004d26:	897b      	ldrh	r3, [r7, #10]
 8004d28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d025      	beq.n	8004d7c <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 8004d30:	897b      	ldrh	r3, [r7, #10]
 8004d32:	f240 4265 	movw	r2, #1125	@ 0x465
 8004d36:	fb03 f202 	mul.w	r2, r3, r2
 8004d3a:	893b      	ldrh	r3, [r7, #8]
 8004d3c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004d40:	fb01 f303 	mul.w	r3, r1, r3
 8004d44:	fb92 f3f3 	sdiv	r3, r2, r3
 8004d48:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 8004d4a:	79fb      	ldrb	r3, [r7, #7]
 8004d4c:	8939      	ldrh	r1, [r7, #8]
 8004d4e:	8a7a      	ldrh	r2, [r7, #18]
 8004d50:	fb11 f202 	smulbb	r2, r1, r2
 8004d54:	b291      	uxth	r1, r2
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	335c      	adds	r3, #92	@ 0x5c
 8004d5a:	005b      	lsls	r3, r3, #1
 8004d5c:	4413      	add	r3, r2
 8004d5e:	460a      	mov	r2, r1
 8004d60:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 8004d62:	79f9      	ldrb	r1, [r7, #7]
 8004d64:	8a7b      	ldrh	r3, [r7, #18]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	b21b      	sxth	r3, r3
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f004 fa36 	bl	80091e0 <dmp_icm20948_set_sensor_rate>
 8004d74:	4602      	mov	r2, r0
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 8004d7c:	697b      	ldr	r3, [r7, #20]
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3718      	adds	r7, #24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 8004d92:	88fb      	ldrh	r3, [r7, #6]
 8004d94:	2bc8      	cmp	r3, #200	@ 0xc8
 8004d96:	bf28      	it	cs
 8004d98:	23c8      	movcs	r3, #200	@ 0xc8
 8004d9a:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 8004d9c:	89fb      	ldrh	r3, [r7, #14]
 8004d9e:	f240 4265 	movw	r2, #1125	@ 0x465
 8004da2:	fb02 f303 	mul.w	r3, r2, r3
 8004da6:	4a06      	ldr	r2, [pc, #24]	@ (8004dc0 <SampleRateDividerGet+0x38>)
 8004da8:	fb82 1203 	smull	r1, r2, r2, r3
 8004dac:	1192      	asrs	r2, r2, #6
 8004dae:	17db      	asrs	r3, r3, #31
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	b29b      	uxth	r3, r3
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	10624dd3 	.word	0x10624dd3

08004dc4 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 8004dc4:	b5b0      	push	{r4, r5, r7, lr}
 8004dc6:	b08e      	sub	sp, #56	@ 0x38
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 8004dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8004efc <getMinDlyAccel+0x138>)
 8004dce:	f107 040c 	add.w	r4, r7, #12
 8004dd2:	461d      	mov	r5, r3
 8004dd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ddc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004de0:	c403      	stmia	r4!, {r0, r1}
 8004de2:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 8004de4:	f107 030c 	add.w	r3, r7, #12
 8004de8:	2215      	movs	r2, #21
 8004dea:	4619      	mov	r1, r3
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f7ff ff5d 	bl	8004cac <MinDelayGenActual>
 8004df2:	4603      	mov	r3, r0
 8004df4:	86fb      	strh	r3, [r7, #54]	@ 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8004df6:	2101      	movs	r1, #1
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7ff ff3c 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d01b      	beq.n	8004e3c <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8004e04:	212a      	movs	r1, #42	@ 0x2a
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7ff ff35 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00d      	beq.n	8004e2e <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	bf28      	it	cs
 8004e22:	4613      	movcs	r3, r2
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8004e2c:	e013      	b.n	8004e56 <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8b3 2246 	ldrh.w	r2, [r3, #582]	@ 0x246
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8004e3a:	e00c      	b.n	8004e56 <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8004e3c:	212a      	movs	r1, #42	@ 0x2a
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff ff19 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d005      	beq.n	8004e56 <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106

	if (s->bac_status != 0)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d007      	beq.n	8004e70 <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8004e66:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	bf28      	it	cs
 8004e6c:	4613      	movcs	r3, r2
 8004e6e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->flip_pickup_status != 0)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d007      	beq.n	8004e8a <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8004e80:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004e82:	4293      	cmp	r3, r2
 8004e84:	bf28      	it	cs
 8004e86:	4613      	movcs	r3, r2
 8004e88:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->b2s_status != 0)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d007      	beq.n	8004ea4 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 8004e9a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	bf28      	it	cs
 8004ea0:	4613      	movcs	r3, r2
 8004ea2:	86fb      	strh	r3, [r7, #54]	@ 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8004ea4:	2127      	movs	r1, #39	@ 0x27
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7ff fee5 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8004eb2:	2114      	movs	r1, #20
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7ff fede 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d004      	beq.n	8004eca <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 8004ec0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004ec2:	2b05      	cmp	r3, #5
 8004ec4:	bf28      	it	cs
 8004ec6:	2305      	movcs	r3, #5
 8004ec8:	86fb      	strh	r3, [r7, #54]	@ 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8004eca:	211f      	movs	r1, #31
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff fed2 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8004ed8:	210b      	movs	r1, #11
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7ff fecb 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d004      	beq.n	8004ef0 <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 8004ee6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004ee8:	2b05      	cmp	r3, #5
 8004eea:	bf28      	it	cs
 8004eec:	2305      	movcs	r3, #5
 8004eee:	86fb      	strh	r3, [r7, #54]	@ 0x36

	return lMinOdr;
 8004ef0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3738      	adds	r7, #56	@ 0x38
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bdb0      	pop	{r4, r5, r7, pc}
 8004efa:	bf00      	nop
 8004efc:	08017f54 	.word	0x08017f54

08004f00 <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 8004f00:	b5b0      	push	{r4, r5, r7, lr}
 8004f02:	b08a      	sub	sp, #40	@ 0x28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 8004f08:	4b2d      	ldr	r3, [pc, #180]	@ (8004fc0 <getMinDlyGyro+0xc0>)
 8004f0a:	f107 0408 	add.w	r4, r7, #8
 8004f0e:	461d      	mov	r5, r3
 8004f10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004f18:	c407      	stmia	r4!, {r0, r1, r2}
 8004f1a:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 8004f1c:	f107 0308 	add.w	r3, r7, #8
 8004f20:	220f      	movs	r2, #15
 8004f22:	4619      	mov	r1, r3
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f7ff fec1 	bl	8004cac <MinDelayGenActual>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	84fb      	strh	r3, [r7, #38]	@ 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8004f2e:	2110      	movs	r1, #16
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f7ff fea0 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01b      	beq.n	8004f74 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8004f3c:	212b      	movs	r1, #43	@ 0x2b
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7ff fe99 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00d      	beq.n	8004f66 <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8004f56:	4293      	cmp	r3, r2
 8004f58:	bf28      	it	cs
 8004f5a:	4613      	movcs	r3, r2
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8004f64:	e013      	b.n	8004f8e <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8b3 224a 	ldrh.w	r2, [r3, #586]	@ 0x24a
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8004f72:	e00c      	b.n	8004f8e <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8004f74:	212b      	movs	r1, #43	@ 0x2b
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7ff fe7d 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8004f8e:	211f      	movs	r1, #31
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f7ff fe70 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d106      	bne.n	8004faa <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8004f9c:	210b      	movs	r1, #11
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7ff fe69 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d004      	beq.n	8004fb4 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 8004faa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004fac:	2b05      	cmp	r3, #5
 8004fae:	bf28      	it	cs
 8004fb0:	2305      	movcs	r3, #5
 8004fb2:	84fb      	strh	r3, [r7, #38]	@ 0x26

	return lMinOdr;
 8004fb4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3728      	adds	r7, #40	@ 0x28
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	08017f80 	.word	0x08017f80

08004fc4 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 8004fc4:	b5b0      	push	{r4, r5, r7, lr}
 8004fc6:	b088      	sub	sp, #32
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 8004fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8005044 <getMinDlyCompass+0x80>)
 8004fce:	f107 0408 	add.w	r4, r7, #8
 8004fd2:	461d      	mov	r5, r3
 8004fd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fd8:	682b      	ldr	r3, [r5, #0]
 8004fda:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 8004fdc:	f107 0308 	add.w	r3, r7, #8
 8004fe0:	220a      	movs	r2, #10
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7ff fe61 	bl	8004cac <MinDelayGenActual>
 8004fea:	4603      	mov	r3, r0
 8004fec:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8004fee:	2127      	movs	r1, #39	@ 0x27
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff fe40 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d106      	bne.n	800500a <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8004ffc:	2114      	movs	r1, #20
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7ff fe39 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d004      	beq.n	8005014 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 800500a:	8bfb      	ldrh	r3, [r7, #30]
 800500c:	2b0f      	cmp	r3, #15
 800500e:	bf28      	it	cs
 8005010:	230f      	movcs	r3, #15
 8005012:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8005014:	211f      	movs	r1, #31
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7ff fe2d 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d106      	bne.n	8005030 <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8005022:	210b      	movs	r1, #11
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7ff fe26 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d004      	beq.n	800503a <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 8005030:	8bfb      	ldrh	r3, [r7, #30]
 8005032:	2b1c      	cmp	r3, #28
 8005034:	bf28      	it	cs
 8005036:	231c      	movcs	r3, #28
 8005038:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 800503a:	8bfb      	ldrh	r3, [r7, #30]
}
 800503c:	4618      	mov	r0, r3
 800503e:	3720      	adds	r7, #32
 8005040:	46bd      	mov	sp, r7
 8005042:	bdb0      	pop	{r4, r5, r7, pc}
 8005044:	08017fa0 	.word	0x08017fa0

08005048 <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8005050:	2300      	movs	r3, #0
 8005052:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	33bc      	adds	r3, #188	@ 0xbc
 8005058:	224a      	movs	r2, #74	@ 0x4a
 800505a:	2100      	movs	r1, #0
 800505c:	4618      	mov	r0, r3
 800505e:	f00d fcdd 	bl	8012a1c <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	e02b      	b.n	80050c0 <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2b0d      	cmp	r3, #13
 800506c:	d00b      	beq.n	8005086 <inv_icm20948_base_control_init+0x3e>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b0c      	cmp	r3, #12
 8005072:	d008      	beq.n	8005086 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b1f      	cmp	r3, #31
 8005078:	d005      	beq.n	8005086 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2b20      	cmp	r3, #32
 800507e:	d002      	beq.n	8005086 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2b0e      	cmp	r3, #14
 8005084:	d107      	bne.n	8005096 <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3380      	adds	r3, #128	@ 0x80
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	4413      	add	r3, r2
 8005090:	2212      	movs	r2, #18
 8005092:	80da      	strh	r2, [r3, #6]
 8005094:	e011      	b.n	80050ba <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2b0f      	cmp	r3, #15
 800509a:	d107      	bne.n	80050ac <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	3380      	adds	r3, #128	@ 0x80
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	4413      	add	r3, r2
 80050a6:	2212      	movs	r2, #18
 80050a8:	80da      	strh	r2, [r3, #6]
 80050aa:	e006      	b.n	80050ba <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3380      	adds	r3, #128	@ 0x80
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	4413      	add	r3, r2
 80050b6:	22c8      	movs	r2, #200	@ 0xc8
 80050b8:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	3301      	adds	r3, #1
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2b24      	cmp	r3, #36	@ 0x24
 80050c4:	d9d0      	bls.n	8005068 <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 80050c6:	2300      	movs	r3, #0
 80050c8:	60fb      	str	r3, [r7, #12]
 80050ca:	e057      	b.n	800517c <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2b0e      	cmp	r3, #14
 80050d0:	d008      	beq.n	80050e4 <inv_icm20948_base_control_init+0x9c>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d005      	beq.n	80050e4 <inv_icm20948_base_control_init+0x9c>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b22      	cmp	r3, #34	@ 0x22
 80050dc:	d002      	beq.n	80050e4 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2b18      	cmp	r3, #24
 80050e2:	d10e      	bne.n	8005102 <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	325a      	adds	r2, #90	@ 0x5a
 80050ea:	210e      	movs	r1, #14
 80050ec:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80050fc:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8005100:	e039      	b.n	8005176 <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2b0f      	cmp	r3, #15
 8005106:	d01a      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2b23      	cmp	r3, #35	@ 0x23
 800510c:	d017      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2b09      	cmp	r3, #9
 8005112:	d014      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2b1d      	cmp	r3, #29
 8005118:	d011      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2b0a      	cmp	r3, #10
 800511e:	d00e      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2b1e      	cmp	r3, #30
 8005124:	d00b      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2b0b      	cmp	r3, #11
 800512a:	d008      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b1f      	cmp	r3, #31
 8005130:	d005      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2b03      	cmp	r3, #3
 8005136:	d002      	beq.n	800513e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b19      	cmp	r3, #25
 800513c:	d10d      	bne.n	800515a <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	325a      	adds	r2, #90	@ 0x5a
 8005144:	2101      	movs	r1, #1
 8005146:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	2214      	movs	r2, #20
 8005154:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8005158:	e00d      	b.n	8005176 <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	325a      	adds	r2, #90	@ 0x5a
 8005160:	2101      	movs	r1, #1
 8005162:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4413      	add	r3, r2
 800516e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005172:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3301      	adds	r3, #1
 800517a:	60fb      	str	r3, [r7, #12]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b32      	cmp	r3, #50	@ 0x32
 8005180:	d9a4      	bls.n	80050cc <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
	s->sBatchMode              = 0;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	s->header2_count           = 0;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
	s->mems_put_to_sleep       = 1;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
	s->smd_status              = 0;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
	s->ped_int_status          = 0;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	s->b2s_status              = 0;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	s->bac_request             = 0;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	22c8      	movs	r2, #200	@ 0xc8
 80051ce:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	22c8      	movs	r2, #200	@ 0xc8
 80051d6:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	22c8      	movs	r2, #200	@ 0xc8
 80051de:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	22c8      	movs	r2, #200	@ 0xc8
 80051e6:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c

	return result;
 80051ea:	68bb      	ldr	r3, [r7, #8]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b09c      	sub	sp, #112	@ 0x70
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
	int result = 0;
 80051fc:	2300      	movs	r3, #0
 80051fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 8005200:	2300      	movs	r3, #0
 8005202:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 8005206:	4b45      	ldr	r3, [pc, #276]	@ (800531c <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	65bb      	str	r3, [r7, #88]	@ 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 800520c:	4a44      	ldr	r2, [pc, #272]	@ (8005320 <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 800520e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005212:	ca07      	ldmia	r2, {r0, r1, r2}
 8005214:	c303      	stmia	r3!, {r0, r1}
 8005216:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 8005218:	4b42      	ldr	r3, [pc, #264]	@ (8005324 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	64bb      	str	r3, [r7, #72]	@ 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 800521e:	4a42      	ldr	r2, [pc, #264]	@ (8005328 <inv_set_hw_smplrt_dmp_odrs+0x134>)
 8005220:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005224:	ca07      	ldmia	r2, {r0, r1, r2}
 8005226:	c303      	stmia	r3!, {r0, r1}
 8005228:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 800522a:	4a40      	ldr	r2, [pc, #256]	@ (800532c <inv_set_hw_smplrt_dmp_odrs+0x138>)
 800522c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005230:	ca07      	ldmia	r2, {r0, r1, r2}
 8005232:	c303      	stmia	r3!, {r0, r1}
 8005234:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 8005236:	4b3e      	ldr	r3, [pc, #248]	@ (8005330 <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 800523c:	4a3d      	ldr	r2, [pc, #244]	@ (8005334 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 800523e:	f107 0320 	add.w	r3, r7, #32
 8005242:	ca07      	ldmia	r2, {r0, r1, r2}
 8005244:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 8005248:	4a3b      	ldr	r2, [pc, #236]	@ (8005338 <inv_set_hw_smplrt_dmp_odrs+0x144>)
 800524a:	f107 0318 	add.w	r3, r7, #24
 800524e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005252:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 8005256:	4b39      	ldr	r3, [pc, #228]	@ (800533c <inv_set_hw_smplrt_dmp_odrs+0x148>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 800525c:	4b38      	ldr	r3, [pc, #224]	@ (8005340 <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 8005262:	4b2e      	ldr	r3, [pc, #184]	@ (800531c <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7ff fdab 	bl	8004dc4 <getMinDlyAccel>
 800526e:	4603      	mov	r3, r0
 8005270:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7ff fe43 	bl	8004f00 <getMinDlyGyro>
 800527a:	4603      	mov	r3, r0
 800527c:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7ff fe9f 	bl	8004fc4 <getMinDlyCompass>
 8005286:	4603      	mov	r3, r0
 8005288:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 800528c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005290:	2202      	movs	r2, #2
 8005292:	4619      	mov	r1, r3
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7ff fd09 	bl	8004cac <MinDelayGenActual>
 800529a:	4603      	mov	r3, r0
 800529c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 80052a0:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 80052a4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80052a8:	4293      	cmp	r3, r2
 80052aa:	bf28      	it	cs
 80052ac:	4613      	movcs	r3, r2
 80052ae:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_cpass);
 80052b2:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80052b6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80052ba:	4293      	cmp	r3, r2
 80052bc:	bf28      	it	cs
 80052be:	4613      	movcs	r3, r2
 80052c0:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_pressure);
 80052c4:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80052c8:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80052cc:	4293      	cmp	r3, r2
 80052ce:	bf28      	it	cs
 80052d0:	4613      	movcs	r3, r2
 80052d2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 80052d6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80052da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80052de:	4293      	cmp	r3, r2
 80052e0:	d030      	beq.n	8005344 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 80052e2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d10b      	bne.n	8005302 <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	7e5b      	ldrb	r3, [r3, #25]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d134      	bne.n	800535c <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_low_noise_mode(s);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f001 fdf5 	bl	8006eea <inv_icm20948_enter_low_noise_mode>
 8005300:	e02c      	b.n	800535c <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 8005308:	2b00      	cmp	r3, #0
 800530a:	d027      	beq.n	800535c <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f001 fdd3 	bl	8006ec0 <inv_icm20948_enter_duty_cycle_mode>
 800531a:	e01f      	b.n	800535c <inv_set_hw_smplrt_dmp_odrs+0x168>
 800531c:	08017fb4 	.word	0x08017fb4
 8005320:	08017fb8 	.word	0x08017fb8
 8005324:	08017fc4 	.word	0x08017fc4
 8005328:	08017fc8 	.word	0x08017fc8
 800532c:	08017fd4 	.word	0x08017fd4
 8005330:	08017fe0 	.word	0x08017fe0
 8005334:	08017fe4 	.word	0x08017fe4
 8005338:	08017ff0 	.word	0x08017ff0
 800533c:	08017ff8 	.word	0x08017ff8
 8005340:	08017ffc 	.word	0x08017ffc
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 800534a:	2b00      	cmp	r3, #0
 800534c:	d006      	beq.n	800535c <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f001 fdb2 	bl	8006ec0 <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 800535c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005360:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005364:	4293      	cmp	r3, r2
 8005366:	d003      	beq.n	8005370 <inv_set_hw_smplrt_dmp_odrs+0x17c>
 8005368:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800536c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 8005370:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005374:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <inv_set_hw_smplrt_dmp_odrs+0x190>
 800537c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005380:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 8005384:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005388:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800538c:	4293      	cmp	r3, r2
 800538e:	d003      	beq.n	8005398 <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 8005390:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005394:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 8005398:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800539c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d003      	beq.n	80053ac <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 80053a4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80053a8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	if (s->bac_request != 0) {
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d035      	beq.n	8005422 <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 80053b6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80053ba:	2b12      	cmp	r3, #18
 80053bc:	bf28      	it	cs
 80053be:	2312      	movcs	r3, #18
 80053c0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 80053c4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80053c8:	4618      	mov	r0, r3
 80053ca:	f000 f9d3 	bl	8005774 <get_multiple_56_rate>
 80053ce:	4603      	mov	r3, r0
 80053d0:	461a      	mov	r2, r3
 80053d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80053d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80053da:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 80053de:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 f9c6 	bl	8005774 <get_multiple_56_rate>
 80053e8:	4603      	mov	r3, r0
 80053ea:	4619      	mov	r1, r3
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f004 fbc5 	bl	8009b7c <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 80053f2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80053f6:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 80053fa:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80053fe:	4618      	mov	r0, r3
 8005400:	f7ff fcc2 	bl	8004d88 <SampleRateDividerGet>
 8005404:	4603      	mov	r3, r0
 8005406:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 800540a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800540e:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 8005412:	230d      	movs	r3, #13
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7ff fc77 	bl	8004d08 <DividerRateSet>
 800541a:	4602      	mov	r2, r0
 800541c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800541e:	4313      	orrs	r3, r2
 8005420:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}
	if (s->b2s_status != 0) {
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005428:	2b00      	cmp	r3, #0
 800542a:	d035      	beq.n	8005498 <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 800542c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005430:	2b12      	cmp	r3, #18
 8005432:	bf28      	it	cs
 8005434:	2312      	movcs	r3, #18
 8005436:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 800543a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800543e:	4618      	mov	r0, r3
 8005440:	f000 f998 	bl	8005774 <get_multiple_56_rate>
 8005444:	4603      	mov	r3, r0
 8005446:	461a      	mov	r2, r3
 8005448:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800544c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005450:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 8005454:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005458:	4618      	mov	r0, r3
 800545a:	f000 f98b 	bl	8005774 <get_multiple_56_rate>
 800545e:	4603      	mov	r3, r0
 8005460:	4619      	mov	r1, r3
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f004 fbd5 	bl	8009c12 <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 8005468:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800546c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 8005470:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005474:	4618      	mov	r0, r3
 8005476:	f7ff fc87 	bl	8004d88 <SampleRateDividerGet>
 800547a:	4603      	mov	r3, r0
 800547c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 8005480:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005484:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 8005488:	230f      	movs	r3, #15
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7ff fc3c 	bl	8004d08 <DividerRateSet>
 8005490:	4602      	mov	r2, r0
 8005492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005494:	4313      	orrs	r3, r2
 8005496:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 8005498:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800549c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d06d      	beq.n	8005580 <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 80054a4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7ff fc6d 	bl	8004d88 <SampleRateDividerGet>
 80054ae:	4603      	mov	r3, r0
 80054b0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f8b3 3236 	ldrh.w	r3, [r3, #566]	@ 0x236
 80054ba:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80054be:	429a      	cmp	r2, r3
 80054c0:	d025      	beq.n	800550e <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 80054c2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80054c6:	4619      	mov	r1, r3
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f001 f9c5 	bl	8006858 <inv_icm20948_ctrl_set_accel_quaternion_gain>
 80054ce:	4602      	mov	r2, r0
 80054d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054d2:	4313      	orrs	r3, r2
 80054d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 80054d6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80054da:	4619      	mov	r1, r3
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f001 fa0d 	bl	80068fc <inv_icm20948_ctrl_set_accel_cal_params>
 80054e2:	4602      	mov	r2, r0
 80054e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054e6:	4313      	orrs	r3, r2
 80054e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 80054ea:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80054ee:	3b01      	subs	r3, #1
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	b21b      	sxth	r3, r3
 80054f4:	4619      	mov	r1, r3
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f001 fee0 	bl	80072bc <inv_icm20948_set_accel_divider>
 80054fc:	4602      	mov	r2, r0
 80054fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005500:	4313      	orrs	r3, r2
 8005502:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800550a:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 800550e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005512:	2205      	movs	r2, #5
 8005514:	4619      	mov	r1, r3
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7ff fbc8 	bl	8004cac <MinDelayGenActual>
 800551c:	4603      	mov	r3, r0
 800551e:	4619      	mov	r1, r3
 8005520:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005524:	2300      	movs	r3, #0
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7ff fbee 	bl	8004d08 <DividerRateSet>
 800552c:	4602      	mov	r2, r0
 800552e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005530:	4313      	orrs	r3, r2
 8005532:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 8005534:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005538:	2202      	movs	r2, #2
 800553a:	4619      	mov	r1, r3
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7ff fbb5 	bl	8004cac <MinDelayGenActual>
 8005542:	4603      	mov	r3, r0
 8005544:	4619      	mov	r1, r3
 8005546:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800554a:	2307      	movs	r3, #7
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f7ff fbdb 	bl	8004d08 <DividerRateSet>
 8005552:	4602      	mov	r2, r0
 8005554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005556:	4313      	orrs	r3, r2
 8005558:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 800555a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800555e:	2205      	movs	r2, #5
 8005560:	4619      	mov	r1, r3
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7ff fba2 	bl	8004cac <MinDelayGenActual>
 8005568:	4603      	mov	r3, r0
 800556a:	4619      	mov	r1, r3
 800556c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005570:	230c      	movs	r3, #12
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7ff fbc8 	bl	8004d08 <DividerRateSet>
 8005578:	4602      	mov	r2, r0
 800557a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800557c:	4313      	orrs	r3, r2
 800557e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 8005580:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005584:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005588:	4293      	cmp	r3, r2
 800558a:	d06c      	beq.n	8005666 <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 800558c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff fbf9 	bl	8004d88 <SampleRateDividerGet>
 8005596:	4603      	mov	r3, r0
 8005598:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 80055a2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d011      	beq.n	80055ce <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 80055aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	4619      	mov	r1, r3
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f001 fe3a 	bl	8007230 <inv_icm20948_set_gyro_divider>
 80055bc:	4602      	mov	r2, r0
 80055be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055c0:	4313      	orrs	r3, r2
 80055c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80055ca:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 80055ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80055d2:	2205      	movs	r2, #5
 80055d4:	4619      	mov	r1, r3
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff fb68 	bl	8004cac <MinDelayGenActual>
 80055dc:	4603      	mov	r3, r0
 80055de:	4619      	mov	r1, r3
 80055e0:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80055e4:	2301      	movs	r3, #1
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff fb8e 	bl	8004d08 <DividerRateSet>
 80055ec:	4602      	mov	r2, r0
 80055ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055f0:	4313      	orrs	r3, r2
 80055f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 80055f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80055f8:	2202      	movs	r2, #2
 80055fa:	4619      	mov	r1, r3
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7ff fb55 	bl	8004cac <MinDelayGenActual>
 8005602:	4603      	mov	r3, r0
 8005604:	4619      	mov	r1, r3
 8005606:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800560a:	230a      	movs	r3, #10
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7ff fb7b 	bl	8004d08 <DividerRateSet>
 8005612:	4602      	mov	r2, r0
 8005614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005616:	4313      	orrs	r3, r2
 8005618:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 800561a:	f107 0320 	add.w	r3, r7, #32
 800561e:	2206      	movs	r2, #6
 8005620:	4619      	mov	r1, r3
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff fb42 	bl	8004cac <MinDelayGenActual>
 8005628:	4603      	mov	r3, r0
 800562a:	4619      	mov	r1, r3
 800562c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005630:	2305      	movs	r3, #5
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff fb68 	bl	8004d08 <DividerRateSet>
 8005638:	4602      	mov	r2, r0
 800563a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800563c:	4313      	orrs	r3, r2
 800563e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 8005640:	f107 0318 	add.w	r3, r7, #24
 8005644:	2204      	movs	r2, #4
 8005646:	4619      	mov	r1, r3
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff fb2f 	bl	8004cac <MinDelayGenActual>
 800564e:	4603      	mov	r3, r0
 8005650:	4619      	mov	r1, r3
 8005652:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005656:	2306      	movs	r3, #6
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f7ff fb55 	bl	8004d08 <DividerRateSet>
 800565e:	4602      	mov	r2, r0
 8005660:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005662:	4313      	orrs	r3, r2
 8005664:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 8005666:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800566a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800566e:	4293      	cmp	r3, r2
 8005670:	d105      	bne.n	800567e <inv_set_hw_smplrt_dmp_odrs+0x48a>
 8005672:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005676:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800567a:	4293      	cmp	r3, r2
 800567c:	d075      	beq.n	800576a <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 800567e:	2300      	movs	r3, #0
 8005680:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 8005682:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005686:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800568a:	4293      	cmp	r3, r2
 800568c:	d10d      	bne.n	80056aa <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 800568e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005692:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005696:	4293      	cmp	r3, r2
 8005698:	d107      	bne.n	80056aa <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 800569a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800569e:	4618      	mov	r0, r3
 80056a0:	f7ff fb72 	bl	8004d88 <SampleRateDividerGet>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 80056aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80056ae:	f107 0208 	add.w	r2, r7, #8
 80056b2:	4619      	mov	r1, r3
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f7ff fab5 	bl	8004c24 <inv_icm20948_secondary_set_odr>
 80056ba:	4602      	mov	r2, r0
 80056bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056be:	4313      	orrs	r3, r2
 80056c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 80056c2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80056c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d108      	bne.n	80056e0 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 80056ce:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80056d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d102      	bne.n	80056e0 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (minDly_cpass != 0xFFFF) {
 80056e0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80056e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d025      	beq.n	8005738 <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 80056ec:	f107 0314 	add.w	r3, r7, #20
 80056f0:	2202      	movs	r2, #2
 80056f2:	4619      	mov	r1, r3
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f7ff fad9 	bl	8004cac <MinDelayGenActual>
 80056fa:	4603      	mov	r3, r0
 80056fc:	4619      	mov	r1, r3
 80056fe:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005702:	2303      	movs	r3, #3
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff faff 	bl	8004d08 <DividerRateSet>
 800570a:	4602      	mov	r2, r0
 800570c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800570e:	4313      	orrs	r3, r2
 8005710:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 8005712:	f107 0310 	add.w	r3, r7, #16
 8005716:	2202      	movs	r2, #2
 8005718:	4619      	mov	r1, r3
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7ff fac6 	bl	8004cac <MinDelayGenActual>
 8005720:	4603      	mov	r3, r0
 8005722:	4619      	mov	r1, r3
 8005724:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005728:	230b      	movs	r3, #11
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f7ff faec 	bl	8004d08 <DividerRateSet>
 8005730:	4602      	mov	r2, r0
 8005732:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005734:	4313      	orrs	r3, r2
 8005736:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 8005738:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800573c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005740:	4293      	cmp	r3, r2
 8005742:	d012      	beq.n	800576a <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 8005744:	f107 030c 	add.w	r3, r7, #12
 8005748:	2202      	movs	r2, #2
 800574a:	4619      	mov	r1, r3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff faad 	bl	8004cac <MinDelayGenActual>
 8005752:	4603      	mov	r3, r0
 8005754:	4619      	mov	r1, r3
 8005756:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800575a:	2309      	movs	r3, #9
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f7ff fad3 	bl	8004d08 <DividerRateSet>
 8005762:	4602      	mov	r2, r0
 8005764:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005766:	4313      	orrs	r3, r2
 8005768:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	return result;
 800576a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 800576c:	4618      	mov	r0, r3
 800576e:	3770      	adds	r7, #112	@ 0x70
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	4603      	mov	r3, r0
 800577c:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 800577e:	2300      	movs	r3, #0
 8005780:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 8005782:	88fb      	ldrh	r3, [r7, #6]
 8005784:	2b01      	cmp	r3, #1
 8005786:	d803      	bhi.n	8005790 <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 8005788:	f44f 7361 	mov.w	r3, #900	@ 0x384
 800578c:	81fb      	strh	r3, [r7, #14]
 800578e:	e020      	b.n	80057d2 <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d906      	bls.n	80057a4 <get_multiple_56_rate+0x30>
 8005796:	88fb      	ldrh	r3, [r7, #6]
 8005798:	2b03      	cmp	r3, #3
 800579a:	d803      	bhi.n	80057a4 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 800579c:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 80057a0:	81fb      	strh	r3, [r7, #14]
 80057a2:	e016      	b.n	80057d2 <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 80057a4:	88fb      	ldrh	r3, [r7, #6]
 80057a6:	2b03      	cmp	r3, #3
 80057a8:	d905      	bls.n	80057b6 <get_multiple_56_rate+0x42>
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	2b07      	cmp	r3, #7
 80057ae:	d802      	bhi.n	80057b6 <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 80057b0:	23e1      	movs	r3, #225	@ 0xe1
 80057b2:	81fb      	strh	r3, [r7, #14]
 80057b4:	e00d      	b.n	80057d2 <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 80057b6:	88fb      	ldrh	r3, [r7, #6]
 80057b8:	2b07      	cmp	r3, #7
 80057ba:	d905      	bls.n	80057c8 <get_multiple_56_rate+0x54>
 80057bc:	88fb      	ldrh	r3, [r7, #6]
 80057be:	2b10      	cmp	r3, #16
 80057c0:	d802      	bhi.n	80057c8 <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 80057c2:	2370      	movs	r3, #112	@ 0x70
 80057c4:	81fb      	strh	r3, [r7, #14]
 80057c6:	e004      	b.n	80057d2 <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	2b10      	cmp	r3, #16
 80057cc:	d901      	bls.n	80057d2 <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 80057ce:	2338      	movs	r3, #56	@ 0x38
 80057d0:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 80057d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
	...

080057e4 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80057e4:	b590      	push	{r4, r7, lr}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	460b      	mov	r3, r1
 80057ee:	70fb      	strb	r3, [r7, #3]
 80057f0:	4613      	mov	r3, r2
 80057f2:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 80057f4:	78fb      	ldrb	r3, [r7, #3]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f001 f97c 	bl	8006af4 <sensor_needs_compass>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f001 fcd4 	bl	80071b0 <inv_icm20948_get_compass_availability>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d102      	bne.n	8005814 <inv_icm20948_set_odr+0x30>
			return -1;
 800580e:	f04f 33ff 	mov.w	r3, #4294967295
 8005812:	e1d6      	b.n	8005bc2 <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 8005814:	78fb      	ldrb	r3, [r7, #3]
 8005816:	4618      	mov	r0, r3
 8005818:	f001 f992 	bl	8006b40 <sensor_needs_bac_algo>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d001      	beq.n	8005826 <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 8005822:	2312      	movs	r3, #18
 8005824:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f001 f9b0 	bl	8006b8c <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 800582c:	78fa      	ldrb	r2, [r7, #3]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	325a      	adds	r2, #90	@ 0x5a
 8005832:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8005836:	883a      	ldrh	r2, [r7, #0]
 8005838:	429a      	cmp	r2, r3
 800583a:	d205      	bcs.n	8005848 <inv_icm20948_set_odr+0x64>
 800583c:	78fa      	ldrb	r2, [r7, #3]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	325a      	adds	r2, #90	@ 0x5a
 8005842:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8005846:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 8005848:	78fb      	ldrb	r3, [r7, #3]
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8005854:	883a      	ldrh	r2, [r7, #0]
 8005856:	429a      	cmp	r2, r3
 8005858:	d906      	bls.n	8005868 <inv_icm20948_set_odr+0x84>
 800585a:	78fb      	ldrb	r3, [r7, #3]
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	4413      	add	r3, r2
 8005862:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8005866:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 8005868:	78fb      	ldrb	r3, [r7, #3]
 800586a:	2b30      	cmp	r3, #48	@ 0x30
 800586c:	f200 818e 	bhi.w	8005b8c <inv_icm20948_set_odr+0x3a8>
 8005870:	a201      	add	r2, pc, #4	@ (adr r2, 8005878 <inv_icm20948_set_odr+0x94>)
 8005872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005876:	bf00      	nop
 8005878:	08005b8d 	.word	0x08005b8d
 800587c:	0800593d 	.word	0x0800593d
 8005880:	08005aa3 	.word	0x08005aa3
 8005884:	08005a6f 	.word	0x08005a6f
 8005888:	08005a43 	.word	0x08005a43
 800588c:	08005aad 	.word	0x08005aad
 8005890:	08005b6f 	.word	0x08005b6f
 8005894:	08005b8d 	.word	0x08005b8d
 8005898:	08005b65 	.word	0x08005b65
 800589c:	08005a4d 	.word	0x08005a4d
 80058a0:	08005a4d 	.word	0x08005a4d
 80058a4:	08005a6f 	.word	0x08005a6f
 80058a8:	08005b8d 	.word	0x08005b8d
 80058ac:	08005b8d 	.word	0x08005b8d
 80058b0:	08005a99 	.word	0x08005a99
 80058b4:	08005a4d 	.word	0x08005a4d
 80058b8:	080059d3 	.word	0x080059d3
 80058bc:	08005ac1 	.word	0x08005ac1
 80058c0:	080059ad 	.word	0x080059ad
 80058c4:	080059ad 	.word	0x080059ad
 80058c8:	080059b7 	.word	0x080059b7
 80058cc:	08005b8d 	.word	0x08005b8d
 80058d0:	08005aad 	.word	0x08005aad
 80058d4:	08005ab7 	.word	0x08005ab7
 80058d8:	08005b5b 	.word	0x08005b5b
 80058dc:	08005b27 	.word	0x08005b27
 80058e0:	08005afb 	.word	0x08005afb
 80058e4:	08005b65 	.word	0x08005b65
 80058e8:	08005b79 	.word	0x08005b79
 80058ec:	08005b05 	.word	0x08005b05
 80058f0:	08005b05 	.word	0x08005b05
 80058f4:	08005b27 	.word	0x08005b27
 80058f8:	08005b8d 	.word	0x08005b8d
 80058fc:	08005b8d 	.word	0x08005b8d
 8005900:	08005b51 	.word	0x08005b51
 8005904:	08005b05 	.word	0x08005b05
 8005908:	08005af1 	.word	0x08005af1
 800590c:	08005ac1 	.word	0x08005ac1
 8005910:	08005ac1 	.word	0x08005ac1
 8005914:	08005acb 	.word	0x08005acb
 8005918:	08005b8d 	.word	0x08005b8d
 800591c:	08005add 	.word	0x08005add
 8005920:	08005975 	.word	0x08005975
 8005924:	08005a0b 	.word	0x08005a0b
 8005928:	08005b8d 	.word	0x08005b8d
 800592c:	08005ae7 	.word	0x08005ae7
 8005930:	08005b83 	.word	0x08005b83
 8005934:	080059c9 	.word	0x080059c9
 8005938:	08005b8d 	.word	0x08005b8d
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800593c:	212a      	movs	r1, #42	@ 0x2a
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7ff f999 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00b      	beq.n	8005962 <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8b3 3248 	ldrh.w	r3, [r3, #584]	@ 0x248
 8005950:	883a      	ldrh	r2, [r7, #0]
 8005952:	4293      	cmp	r3, r2
 8005954:	bf28      	it	cs
 8005956:	4613      	movcs	r3, r2
 8005958:	b29a      	uxth	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8005960:	e003      	b.n	800596a <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	883a      	ldrh	r2, [r7, #0]
 8005966:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_acc_ms = delayInMs;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	883a      	ldrh	r2, [r7, #0]
 800596e:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
			break;
 8005972:	e10c      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8005974:	2101      	movs	r1, #1
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7ff f97d 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00b      	beq.n	800599a <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8005988:	883a      	ldrh	r2, [r7, #0]
 800598a:	4293      	cmp	r3, r2
 800598c:	bf28      	it	cs
 800598e:	4613      	movcs	r3, r2
 8005990:	b29a      	uxth	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8005998:	e003      	b.n	80059a2 <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	883a      	ldrh	r2, [r7, #0]
 800599e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_racc_ms = delayInMs;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	883a      	ldrh	r2, [r7, #0]
 80059a6:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
			break;
 80059aa:	e0f0      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	883a      	ldrh	r2, [r7, #0]
 80059b0:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
			break;
 80059b4:	e0eb      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	883a      	ldrh	r2, [r7, #0]
 80059ba:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	883a      	ldrh	r2, [r7, #0]
 80059c2:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
			break;
 80059c6:	e0e2      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	883a      	ldrh	r2, [r7, #0]
 80059cc:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
			break;
 80059d0:	e0dd      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 80059d2:	212b      	movs	r1, #43	@ 0x2b
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff f94e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00b      	beq.n	80059f8 <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f8b3 324c 	ldrh.w	r3, [r3, #588]	@ 0x24c
 80059e6:	883a      	ldrh	r2, [r7, #0]
 80059e8:	4293      	cmp	r3, r2
 80059ea:	bf28      	it	cs
 80059ec:	4613      	movcs	r3, r2
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 80059f6:	e003      	b.n	8005a00 <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	883a      	ldrh	r2, [r7, #0]
 80059fc:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_gyr_ms = delayInMs;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	883a      	ldrh	r2, [r7, #0]
 8005a04:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
			break;
 8005a08:	e0c1      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8005a0a:	2110      	movs	r1, #16
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f7ff f932 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00b      	beq.n	8005a30 <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8005a1e:	883a      	ldrh	r2, [r7, #0]
 8005a20:	4293      	cmp	r3, r2
 8005a22:	bf28      	it	cs
 8005a24:	4613      	movcs	r3, r2
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005a2e:	e003      	b.n	8005a38 <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	883a      	ldrh	r2, [r7, #0]
 8005a34:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_rgyr_ms = delayInMs;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	883a      	ldrh	r2, [r7, #0]
 8005a3c:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
			break;
 8005a40:	e0a5      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	883a      	ldrh	r2, [r7, #0]
 8005a46:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
			break;
 8005a4a:	e0a0      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005a4c:	883a      	ldrh	r2, [r7, #0]
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	4619      	mov	r1, r3
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fd ff44 	bl	80038e0 <inv_icm20948_augmented_sensors_set_odr>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	883a      	ldrh	r2, [r7, #0]
 8005a60:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	883a      	ldrh	r2, [r7, #0]
 8005a68:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
			break;
 8005a6c:	e08f      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005a6e:	883a      	ldrh	r2, [r7, #0]
 8005a70:	78fb      	ldrb	r3, [r7, #3]
 8005a72:	4619      	mov	r1, r3
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7fd ff33 	bl	80038e0 <inv_icm20948_augmented_sensors_set_odr>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	883a      	ldrh	r2, [r7, #0]
 8005a82:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	883a      	ldrh	r2, [r7, #0]
 8005a8a:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	883a      	ldrh	r2, [r7, #0]
 8005a92:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
			break;
 8005a96:	e07a      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	883a      	ldrh	r2, [r7, #0]
 8005a9c:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
			break;
 8005aa0:	e075      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	883a      	ldrh	r2, [r7, #0]
 8005aa6:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
			break;
 8005aaa:	e070      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	883a      	ldrh	r2, [r7, #0]
 8005ab0:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
			break;
 8005ab4:	e06b      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	883a      	ldrh	r2, [r7, #0]
 8005aba:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
			break;
 8005abe:	e066      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	883a      	ldrh	r2, [r7, #0]
 8005ac4:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
			break;
 8005ac8:	e061      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	883a      	ldrh	r2, [r7, #0]
 8005ace:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	883a      	ldrh	r2, [r7, #0]
 8005ad6:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
			break;
 8005ada:	e058      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	883a      	ldrh	r2, [r7, #0]
 8005ae0:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146
			break;
 8005ae4:	e053      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	883a      	ldrh	r2, [r7, #0]
 8005aea:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
			break;
 8005aee:	e04e      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	883a      	ldrh	r2, [r7, #0]
 8005af4:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
			break;
 8005af8:	e049      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	883a      	ldrh	r2, [r7, #0]
 8005afe:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
			break;
 8005b02:	e044      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005b04:	883a      	ldrh	r2, [r7, #0]
 8005b06:	78fb      	ldrb	r3, [r7, #3]
 8005b08:	4619      	mov	r1, r3
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7fd fee8 	bl	80038e0 <inv_icm20948_augmented_sensors_set_odr>
 8005b10:	4603      	mov	r3, r0
 8005b12:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	883a      	ldrh	r2, [r7, #0]
 8005b18:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	883a      	ldrh	r2, [r7, #0]
 8005b20:	f8a3 2148 	strh.w	r2, [r3, #328]	@ 0x148
			break;
 8005b24:	e033      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005b26:	883a      	ldrh	r2, [r7, #0]
 8005b28:	78fb      	ldrb	r3, [r7, #3]
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f7fd fed7 	bl	80038e0 <inv_icm20948_augmented_sensors_set_odr>
 8005b32:	4603      	mov	r3, r0
 8005b34:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	883a      	ldrh	r2, [r7, #0]
 8005b3a:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	883a      	ldrh	r2, [r7, #0]
 8005b42:	f8a3 214a 	strh.w	r2, [r3, #330]	@ 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	883a      	ldrh	r2, [r7, #0]
 8005b4a:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
			break;
 8005b4e:	e01e      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	883a      	ldrh	r2, [r7, #0]
 8005b54:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
			break;
 8005b58:	e019      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	883a      	ldrh	r2, [r7, #0]
 8005b5e:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
			break;
 8005b62:	e014      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	883a      	ldrh	r2, [r7, #0]
 8005b68:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
			break;
 8005b6c:	e00f      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	883a      	ldrh	r2, [r7, #0]
 8005b72:	f8a3 2118 	strh.w	r2, [r3, #280]	@ 0x118
			break;
 8005b76:	e00a      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	883a      	ldrh	r2, [r7, #0]
 8005b7c:	f8a3 213e 	strh.w	r2, [r3, #318]	@ 0x13e
			break;
 8005b80:	e005      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	883a      	ldrh	r2, [r7, #0]
 8005b86:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
			break;
 8005b8a:	e000      	b.n	8005b8e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 8005b8c:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7ff fb30 	bl	80051f4 <inv_set_hw_smplrt_dmp_odrs>
 8005b94:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f001 fb5f 	bl	800725a <inv_icm20948_get_gyro_divider>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	461c      	mov	r4, r3
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f001 fcb8 	bl	8007516 <inv_icm20948_get_gyro_fullscale>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	461a      	mov	r2, r3
 8005baa:	4621      	mov	r1, r4
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f001 fbb3 	bl	8007318 <inv_icm20948_set_gyro_sf>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 fff4 	bl	8006ba8 <inv_icm20948_allow_lpen_control>
	return result;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd90      	pop	{r4, r7, pc}
 8005bca:	bf00      	nop

08005bcc <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b089      	sub	sp, #36	@ 0x24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
 8005bd8:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 8005bda:	78fb      	ldrb	r3, [r7, #3]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2208      	movs	r2, #8
 8005be4:	801a      	strh	r2, [r3, #0]
 8005be6:	e002      	b.n	8005bee <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 8005bee:	2300      	movs	r3, #0
 8005bf0:	61fb      	str	r3, [r7, #28]
 8005bf2:	e02e      	b.n	8005c52 <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	015b      	lsls	r3, r3, #5
 8005bf8:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	69fa      	ldr	r2, [r7, #28]
 8005bfe:	3258      	adds	r2, #88	@ 0x58
 8005c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c04:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 8005c06:	e01e      	b.n	8005c46 <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d013      	beq.n	8005c3a <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	4413      	add	r3, r2
 8005c1a:	881b      	ldrh	r3, [r3, #0]
 8005c1c:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 8005c1e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c26:	d008      	beq.n	8005c3a <inv_reGenerate_sensorControl+0x6e>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	881b      	ldrh	r3, [r3, #0]
 8005c2c:	b21a      	sxth	r2, r3
 8005c2e:	8a7b      	ldrh	r3, [r7, #18]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	b21b      	sxth	r3, r3
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	085b      	lsrs	r3, r3, #1
 8005c3e:	617b      	str	r3, [r7, #20]
			cntr++;
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	3301      	adds	r3, #1
 8005c44:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1dd      	bne.n	8005c08 <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	61fb      	str	r3, [r7, #28]
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	ddcd      	ble.n	8005bf4 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 8005c58:	bf00      	nop
 8005c5a:	bf00      	nop
 8005c5c:	3724      	adds	r7, #36	@ 0x24
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b086      	sub	sp, #24
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	60f8      	str	r0, [r7, #12]
 8005c6e:	607b      	str	r3, [r7, #4]
 8005c70:	460b      	mov	r3, r1
 8005c72:	72fb      	strb	r3, [r7, #11]
 8005c74:	4613      	mov	r3, r2
 8005c76:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 8005c7c:	7afb      	ldrb	r3, [r7, #11]
 8005c7e:	2b2f      	cmp	r3, #47	@ 0x2f
 8005c80:	d008      	beq.n	8005c94 <inv_convert_androidSensor_to_control+0x2e>
 8005c82:	7afb      	ldrb	r3, [r7, #11]
 8005c84:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c86:	d005      	beq.n	8005c94 <inv_convert_androidSensor_to_control+0x2e>
 8005c88:	7afb      	ldrb	r3, [r7, #11]
 8005c8a:	2b29      	cmp	r3, #41	@ 0x29
 8005c8c:	d002      	beq.n	8005c94 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 8005c8e:	7afb      	ldrb	r3, [r7, #11]
 8005c90:	2b2d      	cmp	r3, #45	@ 0x2d
 8005c92:	d122      	bne.n	8005cda <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 8005c94:	7abb      	ldrb	r3, [r7, #10]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00f      	beq.n	8005cba <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	881b      	ldrh	r3, [r3, #0]
 8005c9e:	f043 0308 	orr.w	r3, r3, #8
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	6a3b      	ldr	r3, [r7, #32]
 8005ca6:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005cae:	3301      	adds	r3, #1
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
 8005cb8:	e00f      	b.n	8005cda <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b2da      	uxtb	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005cd0:	6a3a      	ldr	r2, [r7, #32]
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f7ff ff79 	bl	8005bcc <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 8005cda:	7afb      	ldrb	r3, [r7, #11]
 8005cdc:	2b2b      	cmp	r3, #43	@ 0x2b
 8005cde:	d84f      	bhi.n	8005d80 <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 8005ce0:	7afb      	ldrb	r3, [r7, #11]
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	881b      	ldrh	r3, [r3, #0]
 8005cea:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 8005cec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf4:	d046      	beq.n	8005d84 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 8005cf6:	7abb      	ldrb	r3, [r7, #10]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d020      	beq.n	8005d3e <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 8005cfc:	7afb      	ldrb	r3, [r7, #11]
 8005cfe:	095b      	lsrs	r3, r3, #5
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	461a      	mov	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	3258      	adds	r2, #88	@ 0x58
 8005d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d0c:	7afa      	ldrb	r2, [r7, #11]
 8005d0e:	f002 021f 	and.w	r2, r2, #31
 8005d12:	2101      	movs	r1, #1
 8005d14:	fa01 f202 	lsl.w	r2, r1, r2
 8005d18:	4611      	mov	r1, r2
 8005d1a:	7afa      	ldrb	r2, [r7, #11]
 8005d1c:	0952      	lsrs	r2, r2, #5
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	4319      	orrs	r1, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	3258      	adds	r2, #88	@ 0x58
 8005d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	881b      	ldrh	r3, [r3, #0]
 8005d2e:	b21a      	sxth	r2, r3
 8005d30:	8afb      	ldrh	r3, [r7, #22]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	b21b      	sxth	r3, r3
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	6a3b      	ldr	r3, [r7, #32]
 8005d3a:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 8005d3c:	e023      	b.n	8005d86 <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 8005d3e:	7afb      	ldrb	r3, [r7, #11]
 8005d40:	095b      	lsrs	r3, r3, #5
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	461a      	mov	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	3258      	adds	r2, #88	@ 0x58
 8005d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d4e:	7afa      	ldrb	r2, [r7, #11]
 8005d50:	f002 021f 	and.w	r2, r2, #31
 8005d54:	2101      	movs	r1, #1
 8005d56:	fa01 f202 	lsl.w	r2, r1, r2
 8005d5a:	43d2      	mvns	r2, r2
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	7afa      	ldrb	r2, [r7, #11]
 8005d60:	0952      	lsrs	r2, r2, #5
 8005d62:	b2d2      	uxtb	r2, r2
 8005d64:	4019      	ands	r1, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	3258      	adds	r2, #88	@ 0x58
 8005d6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005d74:	6a3a      	ldr	r2, [r7, #32]
 8005d76:	6879      	ldr	r1, [r7, #4]
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f7ff ff27 	bl	8005bcc <inv_reGenerate_sensorControl>
	return;
 8005d7e:	e002      	b.n	8005d86 <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 8005d80:	bf00      	nop
 8005d82:	e000      	b.n	8005d86 <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 8005d84:	bf00      	nop
}
 8005d86:	3718      	adds	r7, #24
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	460b      	mov	r3, r1
 8005d96:	70fb      	strb	r3, [r7, #3]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 8005da0:	78fb      	ldrb	r3, [r7, #3]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f000 fea6 	bl	8006af4 <sensor_needs_compass>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d008      	beq.n	8005dc0 <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f001 f9fe 	bl	80071b0 <inv_icm20948_get_compass_availability>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d102      	bne.n	8005dc0 <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 8005dba:	f04f 33ff 	mov.w	r3, #4294967295
 8005dbe:	e022      	b.n	8005e06 <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 fee3 	bl	8006b8c <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00a      	beq.n	8005de6 <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 ffb9 	bl	8006d50 <inv_icm20948_wakeup_mems>
 8005dde:	4602      	mov	r2, r0
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f503 730f 	add.w	r3, r3, #572	@ 0x23c
 8005dec:	78ba      	ldrb	r2, [r7, #2]
 8005dee:	78f9      	ldrb	r1, [r7, #3]
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f80d 	bl	8005e10 <inv_enable_sensor_internal>
 8005df6:	4602      	mov	r2, r0
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fed2 	bl	8006ba8 <inv_icm20948_allow_lpen_control>
	return result;
 8005e04:	68fb      	ldr	r3, [r7, #12]
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 8005e10:	b590      	push	{r4, r7, lr}
 8005e12:	b0a1      	sub	sp, #132	@ 0x84
 8005e14:	af02      	add	r7, sp, #8
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	607b      	str	r3, [r7, #4]
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	72fb      	strb	r3, [r7, #11]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 8005e22:	2300      	movs	r3, #0
 8005e24:	677b      	str	r3, [r7, #116]	@ 0x74
	unsigned short inv_event_control = 0;
 8005e26:	2300      	movs	r3, #0
 8005e28:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	unsigned short data_rdy_status = 0;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	unsigned long steps=0;
 8005e32:	2300      	movs	r3, #0
 8005e34:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 8005e36:	4aa3      	ldr	r2, [pc, #652]	@ (80060c4 <inv_enable_sensor_internal+0x2b4>)
 8005e38:	f107 0314 	add.w	r3, r7, #20
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	2258      	movs	r2, #88	@ 0x58
 8005e40:	4618      	mov	r0, r3
 8005e42:	f00c fe85 	bl	8012b50 <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 8005e46:	7abb      	ldrb	r3, [r7, #10]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d012      	beq.n	8005e72 <inv_enable_sensor_internal+0x62>
 8005e4c:	7afb      	ldrb	r3, [r7, #11]
 8005e4e:	4619      	mov	r1, r3
 8005e50:	68f8      	ldr	r0, [r7, #12]
 8005e52:	f7fe ff10 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d10a      	bne.n	8005e72 <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 8005e5c:	7afb      	ldrb	r3, [r7, #11]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f005 fd8a 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 8005e64:	4603      	mov	r3, r0
 8005e66:	461a      	mov	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 8005e72:	7afb      	ldrb	r3, [r7, #11]
 8005e74:	2b11      	cmp	r3, #17
 8005e76:	d11c      	bne.n	8005eb2 <inv_enable_sensor_internal+0xa2>
		if (enable) {
 8005e78:	7abb      	ldrb	r3, [r7, #10]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00d      	beq.n	8005e9a <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e84:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request ++;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005e8e:	3301      	adds	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005e98:	e00b      	b.n	8005eb2 <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request --;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 8005eb2:	7afb      	ldrb	r3, [r7, #11]
 8005eb4:	2b12      	cmp	r3, #18
 8005eb6:	d11c      	bne.n	8005ef2 <inv_enable_sensor_internal+0xe2>
		if (enable) {
 8005eb8:	7abb      	ldrb	r3, [r7, #10]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00d      	beq.n	8005eda <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005ec4:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request ++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005ece:	3301      	adds	r3, #1
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005ed8:	e00b      	b.n	8005ef2 <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request --;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 8005ef2:	7afb      	ldrb	r3, [r7, #11]
 8005ef4:	2b13      	cmp	r3, #19
 8005ef6:	d113      	bne.n	8005f20 <inv_enable_sensor_internal+0x110>
		if (enable) {
 8005ef8:	7abb      	ldrb	r3, [r7, #10]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d008      	beq.n	8005f10 <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005f04:	3301      	adds	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005f0e:	e007      	b.n	8005f20 <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 8005f20:	7afb      	ldrb	r3, [r7, #11]
 8005f22:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f24:	d10c      	bne.n	8005f40 <inv_enable_sensor_internal+0x130>
		if (enable){
 8005f26:	7abb      	ldrb	r3, [r7, #10]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d005      	beq.n	8005f38 <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f32:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
 8005f36:	e003      	b.n	8005f40 <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 8005f40:	7afb      	ldrb	r3, [r7, #11]
 8005f42:	2b2d      	cmp	r3, #45	@ 0x2d
 8005f44:	d11b      	bne.n	8005f7e <inv_enable_sensor_internal+0x16e>
		if(enable){
 8005f46:	7abb      	ldrb	r3, [r7, #10]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00c      	beq.n	8005f66 <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2220      	movs	r2, #32
 8005f50:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request ++;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	b29a      	uxth	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005f64:	e00b      	b.n	8005f7e <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request --;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005f74:	3b01      	subs	r3, #1
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 8005f7e:	7afb      	ldrb	r3, [r7, #11]
 8005f80:	2b2f      	cmp	r3, #47	@ 0x2f
 8005f82:	d104      	bne.n	8005f8e <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 8005f84:	7abb      	ldrb	r3, [r7, #10]
 8005f86:	4619      	mov	r1, r3
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 facf 	bl	800652c <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 8005f8e:	7afb      	ldrb	r3, [r7, #11]
 8005f90:	2b29      	cmp	r3, #41	@ 0x29
 8005f92:	d104      	bne.n	8005f9e <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 8005f94:	7abb      	ldrb	r3, [r7, #10]
 8005f96:	4619      	mov	r1, r3
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 fb0b 	bl	80065b4 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f503 73ad 	add.w	r3, r3, #346	@ 0x15a
 8005fa4:	f107 0014 	add.w	r0, r7, #20
 8005fa8:	7aba      	ldrb	r2, [r7, #10]
 8005faa:	7af9      	ldrb	r1, [r7, #11]
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	4603      	mov	r3, r0
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f7ff fe58 	bl	8005c66 <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f003 f817 	bl	8008ff2 <dmp_icm20948_set_data_output_control1>
 8005fc4:	6778      	str	r0, [r7, #116]	@ 0x74
	if (s->b2s_status)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00e      	beq.n	8005fee <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f8b3 215a 	ldrh.w	r2, [r3, #346]	@ 0x15a
 8005fd6:	4b3c      	ldr	r3, [pc, #240]	@ (80060c8 <inv_enable_sensor_internal+0x2b8>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	4619      	mov	r1, r3
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f003 f880 	bl	80090e4 <dmp_icm20948_set_data_interrupt_control>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	677b      	str	r3, [r7, #116]	@ 0x74
 8005fec:	e00a      	b.n	8006004 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f003 f874 	bl	80090e4 <dmp_icm20948_set_data_interrupt_control>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006000:	4313      	orrs	r3, r2
 8006002:	677b      	str	r3, [r7, #116]	@ 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800600a:	b21b      	sxth	r3, r3
 800600c:	2b00      	cmp	r3, #0
 800600e:	da09      	bge.n	8006024 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006016:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800601a:	b29a      	uxth	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006022:	e008      	b.n	8006036 <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800602a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800602e:	b29a      	uxth	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800603c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006040:	2b00      	cmp	r3, #0
 8006042:	d106      	bne.n	8006052 <inv_enable_sensor_internal+0x242>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800604a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d009      	beq.n	8006066 <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006058:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800605c:	b29a      	uxth	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006064:	e008      	b.n	8006078 <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800606c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800607e:	f003 0320 	and.w	r3, r3, #32
 8006082:	2b00      	cmp	r3, #0
 8006084:	d114      	bne.n	80060b0 <inv_enable_sensor_internal+0x2a0>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800608c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006090:	2b00      	cmp	r3, #0
 8006092:	d10d      	bne.n	80060b0 <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800609a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d106      	bne.n	80060b0 <inv_enable_sensor_internal+0x2a0>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80060a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00d      	beq.n	80060cc <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80060b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80060c2:	e00c      	b.n	80060de <inv_enable_sensor_internal+0x2ce>
 80060c4:	08018000 	.word	0x08018000
 80060c8:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80060d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060d6:	b29a      	uxth	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if(s->flip_pickup_status)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d009      	beq.n	80060fc <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80060ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80060fa:	e008      	b.n	800610e <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006102:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006114:	2b00      	cmp	r3, #0
 8006116:	d019      	beq.n	800614c <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 8006118:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800611c:	f043 0304 	orr.w	r3, r3, #4
 8006120:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 8006124:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006128:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800612c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 8006130:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006134:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006138:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800613c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8006140:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f003 fe70 	bl	8009e2a <dmp_icm20948_set_ped_y_ratio>
 800614a:	e011      	b.n	8006170 <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 800614c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006150:	f023 0304 	bic.w	r3, r3, #4
 8006154:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 8006158:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800615c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006160:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 8006164:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006168:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800616c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006176:	4619      	mov	r1, r3
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f002 ff53 	bl	8009024 <dmp_icm20948_set_data_output_control2>
 800617e:	4602      	mov	r2, r0
 8006180:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006182:	4313      	orrs	r3, r2
 8006184:	677b      	str	r3, [r7, #116]	@ 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800618c:	4ba0      	ldr	r3, [pc, #640]	@ (8006410 <inv_enable_sensor_internal+0x600>)
 800618e:	4013      	ands	r3, r2
 8006190:	2b00      	cmp	r3, #0
 8006192:	d107      	bne.n	80061a4 <inv_enable_sensor_internal+0x394>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800619a:	f640 0318 	movw	r3, #2072	@ 0x818
 800619e:	4013      	ands	r3, r2
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d005      	beq.n	80061b0 <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 80061a4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80061a8:	f043 0301 	orr.w	r3, r3, #1
 80061ac:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80061b6:	4b97      	ldr	r3, [pc, #604]	@ (8006414 <inv_enable_sensor_internal+0x604>)
 80061b8:	4013      	ands	r3, r2
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d106      	bne.n	80061cc <inv_enable_sensor_internal+0x3bc>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 80061c4:	f403 63dd 	and.w	r3, r3, #1768	@ 0x6e8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d005      	beq.n	80061d8 <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 80061cc:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80061d0:	f043 0302 	orr.w	r3, r3, #2
 80061d4:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->flip_pickup_status || s->b2s_status)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d104      	bne.n	80061ec <inv_enable_sensor_internal+0x3dc>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d005      	beq.n	80061f8 <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 80061ec:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80061f0:	f043 0302 	orr.w	r3, r3, #2
 80061f4:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->bac_status)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d005      	beq.n	800620e <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 8006202:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006206:	f043 0302 	orr.w	r3, r3, #2
 800620a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006214:	4b80      	ldr	r3, [pc, #512]	@ (8006418 <inv_enable_sensor_internal+0x608>)
 8006216:	4013      	ands	r3, r2
 8006218:	2b00      	cmp	r3, #0
 800621a:	d106      	bne.n	800622a <inv_enable_sensor_internal+0x41a>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8006222:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00b      	beq.n	8006242 <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800622a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800622e:	f043 0308 	orr.w	r3, r3, #8
 8006232:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 8006236:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800623a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800623e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 8006242:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d005      	beq.n	800625a <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 800624e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006256:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 800625a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d005      	beq.n	8006272 <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 8006266:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800626a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800626e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f8b3 223e 	ldrh.w	r2, [r3, #574]	@ 0x23e
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 800627e:	4313      	orrs	r3, r2
 8006280:	b29a      	uxth	r2, r3
 8006282:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006286:	4313      	orrs	r3, r2
 8006288:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006296:	2b00      	cmp	r3, #0
 8006298:	d005      	beq.n	80062a6 <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 800629a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800629e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062a2:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80062ac:	f003 0317 	and.w	r3, r3, #23
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d105      	bne.n	80062c0 <inv_enable_sensor_internal+0x4b0>
 80062b4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80062b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d012      	beq.n	80062e6 <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 80062c0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80062c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062c8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80062cc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80062d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062d8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 80062dc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f003 fda2 	bl	8009e2a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80062ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d012      	beq.n	800631a <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 80062f4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80062f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062fc:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 8006300:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800630c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8006310:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f003 fd88 	bl	8009e2a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006324:	2b00      	cmp	r3, #0
 8006326:	d005      	beq.n	8006334 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 8006328:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800632c:	f043 0310 	orr.w	r3, r3, #16
 8006330:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800633a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800633e:	2b00      	cmp	r3, #0
 8006340:	d005      	beq.n	800634e <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 8006342:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006346:	f043 0308 	orr.w	r3, r3, #8
 800634a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800634e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006352:	4619      	mov	r1, r3
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f002 ff28 	bl	80091aa <dmp_icm20948_set_motion_event_control>
 800635a:	4602      	mov	r2, r0
 800635c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800635e:	4313      	orrs	r3, r2
 8006360:	677b      	str	r3, [r7, #116]	@ 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 8006362:	7afb      	ldrb	r3, [r7, #11]
 8006364:	2b09      	cmp	r3, #9
 8006366:	d005      	beq.n	8006374 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 8006368:	7afb      	ldrb	r3, [r7, #11]
 800636a:	2b0f      	cmp	r3, #15
 800636c:	d002      	beq.n	8006374 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 800636e:	7afb      	ldrb	r3, [r7, #11]
 8006370:	2b0a      	cmp	r3, #10
 8006372:	d10f      	bne.n	8006394 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 800637a:	7afb      	ldrb	r3, [r7, #11]
 800637c:	4619      	mov	r1, r3
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f7fd fcda 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f503 7293 	add.w	r2, r3, #294	@ 0x126
 800638a:	7afb      	ldrb	r3, [r7, #11]
 800638c:	4619      	mov	r1, r3
 800638e:	68f8      	ldr	r0, [r7, #12]
 8006390:	f7fd fcd2 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 8006394:	7afb      	ldrb	r3, [r7, #11]
 8006396:	2b03      	cmp	r3, #3
 8006398:	d002      	beq.n	80063a0 <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 800639a:	7afb      	ldrb	r3, [r7, #11]
 800639c:	2b0b      	cmp	r3, #11
 800639e:	d117      	bne.n	80063d0 <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f503 7289 	add.w	r2, r3, #274	@ 0x112
 80063a6:	7afb      	ldrb	r3, [r7, #11]
 80063a8:	4619      	mov	r1, r3
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f7fd fcc4 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80063b6:	7afb      	ldrb	r3, [r7, #11]
 80063b8:	4619      	mov	r1, r3
 80063ba:	68f8      	ldr	r0, [r7, #12]
 80063bc:	f7fd fcbc 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 80063c6:	7afb      	ldrb	r3, [r7, #11]
 80063c8:	4619      	mov	r1, r3
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f7fd fcb4 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 80063d0:	7afb      	ldrb	r3, [r7, #11]
 80063d2:	2b1d      	cmp	r3, #29
 80063d4:	d005      	beq.n	80063e2 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 80063d6:	7afb      	ldrb	r3, [r7, #11]
 80063d8:	2b23      	cmp	r3, #35	@ 0x23
 80063da:	d002      	beq.n	80063e2 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 80063dc:	7afb      	ldrb	r3, [r7, #11]
 80063de:	2b1e      	cmp	r3, #30
 80063e0:	d10f      	bne.n	8006402 <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f503 729b 	add.w	r2, r3, #310	@ 0x136
 80063e8:	7afb      	ldrb	r3, [r7, #11]
 80063ea:	4619      	mov	r1, r3
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f7fd fca3 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 80063f8:	7afb      	ldrb	r3, [r7, #11]
 80063fa:	4619      	mov	r1, r3
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f7fd fc9b 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 8006402:	7afb      	ldrb	r3, [r7, #11]
 8006404:	2b19      	cmp	r3, #25
 8006406:	d009      	beq.n	800641c <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 8006408:	7afb      	ldrb	r3, [r7, #11]
 800640a:	2b1f      	cmp	r3, #31
 800640c:	d11e      	bne.n	800644c <inv_enable_sensor_internal+0x63c>
 800640e:	e005      	b.n	800641c <inv_enable_sensor_internal+0x60c>
 8006410:	e6018e18 	.word	0xe6018e18
 8006414:	e29e8e0a 	.word	0xe29e8e0a
 8006418:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8006422:	7afb      	ldrb	r3, [r7, #11]
 8006424:	4619      	mov	r1, r3
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f7fd fc86 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f503 72a5 	add.w	r2, r3, #330	@ 0x14a
 8006432:	7afb      	ldrb	r3, [r7, #11]
 8006434:	4619      	mov	r1, r3
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f7fd fc7e 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f503 72a7 	add.w	r2, r3, #334	@ 0x14e
 8006442:	7afb      	ldrb	r3, [r7, #11]
 8006444:	4619      	mov	r1, r3
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f7fd fc76 	bl	8003d38 <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f7fe fed1 	bl	80051f4 <inv_set_hw_smplrt_dmp_odrs>
 8006452:	4602      	mov	r2, r0
 8006454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006456:	4313      	orrs	r3, r2
 8006458:	677b      	str	r3, [r7, #116]	@ 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 fefd 	bl	800725a <inv_icm20948_get_gyro_divider>
 8006460:	4603      	mov	r3, r0
 8006462:	461c      	mov	r4, r3
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f001 f856 	bl	8007516 <inv_icm20948_get_gyro_fullscale>
 800646a:	4603      	mov	r3, r0
 800646c:	461a      	mov	r2, r3
 800646e:	4621      	mov	r1, r4
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f000 ff51 	bl	8007318 <inv_icm20948_set_gyro_sf>
 8006476:	4602      	mov	r2, r0
 8006478:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800647a:	4313      	orrs	r3, r2
 800647c:	677b      	str	r3, [r7, #116]	@ 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006484:	2b00      	cmp	r3, #0
 8006486:	d115      	bne.n	80064b4 <inv_enable_sensor_internal+0x6a4>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800648e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10e      	bne.n	80064b4 <inv_enable_sensor_internal+0x6a4>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800649c:	2b00      	cmp	r3, #0
 800649e:	d109      	bne.n	80064b4 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f000 fca6 	bl	8006df8 <inv_icm20948_sleep_mems>
 80064ac:	4602      	mov	r2, r0
 80064ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80064b0:	4313      	orrs	r3, r2
 80064b2:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 80064b4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80064b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064bc:	b29b      	uxth	r3, r3
 80064be:	4619      	mov	r1, r3
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f001 f9ff 	bl	80078c4 <inv_icm20948_enable_hw_sensors>
 80064c6:	4602      	mov	r2, r0
 80064c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80064ca:	4313      	orrs	r3, r2
 80064cc:	677b      	str	r3, [r7, #116]	@ 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 80064ce:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80064d2:	f003 0308 	and.w	r3, r3, #8
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d005      	beq.n	80064e6 <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 80064da:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80064de:	f043 0308 	orr.w	r3, r3, #8
 80064e2:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 80064e6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80064ea:	4619      	mov	r1, r3
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f002 fe3b 	bl	8009168 <dmp_icm20948_set_data_rdy_status>
 80064f2:	4602      	mov	r2, r0
 80064f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80064f6:	4313      	orrs	r3, r2
 80064f8:	677b      	str	r3, [r7, #116]	@ 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 80064fa:	7afb      	ldrb	r3, [r7, #11]
 80064fc:	2b13      	cmp	r3, #19
 80064fe:	d110      	bne.n	8006522 <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 8006500:	7abb      	ldrb	r3, [r7, #10]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00d      	beq.n	8006522 <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 8006506:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800650a:	4619      	mov	r1, r3
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f003 fa16 	bl	800993e <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 8006512:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800651a:	1ad2      	subs	r2, r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		}
	}

	return result;
 8006522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8006524:	4618      	mov	r0, r3
 8006526:	377c      	adds	r7, #124	@ 0x7c
 8006528:	46bd      	mov	sp, r7
 800652a:	bd90      	pop	{r4, r7, pc}

0800652c <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	460b      	mov	r3, r1
 8006536:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 8006538:	78fb      	ldrb	r3, [r7, #3]
 800653a:	b29a      	uxth	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	if (enable) {
 8006542:	78fb      	ldrb	r3, [r7, #3]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d015      	beq.n	8006574 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2280      	movs	r2, #128	@ 0x80
 800654c:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800655a:	b29a      	uxth	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006568:	3301      	adds	r3, #1
 800656a:	b29a      	uxth	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 8006572:	e01b      	b.n	80065ac <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 8006574:	2129      	movs	r1, #41	@ 0x29
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7fe fb7d 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d114      	bne.n	80065ac <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006590:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006594:	b29a      	uxth	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80065a2:	3b01      	subs	r3, #1
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 80065ac:	bf00      	nop
 80065ae:	3708      	adds	r7, #8
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	460b      	mov	r3, r1
 80065be:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 80065c0:	78fb      	ldrb	r3, [r7, #3]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d015      	beq.n	80065f2 <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2280      	movs	r2, #128	@ 0x80
 80065ca:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80065d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065d8:	b29a      	uxth	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80065e6:	3301      	adds	r3, #1
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 80065f0:	e019      	b.n	8006626 <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d114      	bne.n	8006626 <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800660a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800660e:	b29a      	uxth	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800661c:	3b01      	subs	r3, #1
 800661e:	b29a      	uxth	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b084      	sub	sp, #16
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	460b      	mov	r3, r1
 800663c:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]

	if(enable)
 8006642:	78fb      	ldrb	r3, [r7, #3]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d009      	beq.n	800665c <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800664e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006652:	b29a      	uxth	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800665a:	e008      	b.n	800666e <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006662:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006666:	b29a      	uxth	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006674:	4619      	mov	r1, r3
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f002 fcd4 	bl	8009024 <dmp_icm20948_set_data_output_control2>
 800667c:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 800667e:	78fb      	ldrb	r3, [r7, #3]
 8006680:	4619      	mov	r1, r3
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f805 	bl	8006692 <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 8006688:	68fb      	ldr	r3, [r7, #12]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 8006692:	b480      	push	{r7}
 8006694:	b083      	sub	sp, #12
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	460b      	mov	r3, r1
 800669c:	70fb      	strb	r3, [r7, #3]
	if(enable)
 800669e:	78fb      	ldrb	r3, [r7, #3]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d004      	beq.n	80066ae <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	else
		s->sBatchMode=0;
}
 80066ac:	e003      	b.n	80066b6 <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
}
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr

080066c2 <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b083      	sub	sp, #12
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 323a 	ldrb.w	r3, [r3, #570]	@ 0x23a
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 80066dc:	b590      	push	{r4, r7, lr}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	460b      	mov	r3, r1
 80066e6:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80066f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d114      	bne.n	8006724 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10d      	bne.n	8006724 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800670e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006712:	2b00      	cmp	r3, #0
 8006714:	d106      	bne.n	8006724 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800671c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d022      	beq.n	800676a <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 8006724:	887c      	ldrh	r4, [r7, #2]
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 fd97 	bl	800725a <inv_icm20948_get_gyro_divider>
 800672c:	4603      	mov	r3, r0
 800672e:	3301      	adds	r3, #1
 8006730:	f240 4265 	movw	r2, #1125	@ 0x465
 8006734:	fb92 f3f3 	sdiv	r3, r2, r3
 8006738:	fb04 f303 	mul.w	r3, r4, r3
 800673c:	4a3e      	ldr	r2, [pc, #248]	@ (8006838 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800673e:	fb82 1203 	smull	r1, r2, r2, r3
 8006742:	1192      	asrs	r2, r2, #6
 8006744:	17db      	asrs	r3, r3, #31
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 8006750:	887a      	ldrh	r2, [r7, #2]
 8006752:	429a      	cmp	r2, r3
 8006754:	d202      	bcs.n	800675c <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 8006756:	f04f 33ff 	mov.w	r3, #4294967295
 800675a:	e069      	b.n	8006830 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 800675c:	2201      	movs	r2, #1
 800675e:	68f9      	ldr	r1, [r7, #12]
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f002 fda5 	bl	80092b0 <dmp_icm20948_set_batchmode_params>
 8006766:	4603      	mov	r3, r0
 8006768:	e062      	b.n	8006830 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006770:	b21b      	sxth	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	db06      	blt.n	8006784 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800677c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006780:	2b00      	cmp	r3, #0
 8006782:	d022      	beq.n	80067ca <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 8006784:	887c      	ldrh	r4, [r7, #2]
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fdb9 	bl	80072fe <inv_icm20948_get_accel_divider>
 800678c:	4603      	mov	r3, r0
 800678e:	3301      	adds	r3, #1
 8006790:	f240 4265 	movw	r2, #1125	@ 0x465
 8006794:	fb92 f3f3 	sdiv	r3, r2, r3
 8006798:	fb04 f303 	mul.w	r3, r4, r3
 800679c:	4a26      	ldr	r2, [pc, #152]	@ (8006838 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800679e:	fb82 1203 	smull	r1, r2, r2, r3
 80067a2:	1192      	asrs	r2, r2, #6
 80067a4:	17db      	asrs	r3, r3, #31
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 80067b0:	887a      	ldrh	r2, [r7, #2]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d202      	bcs.n	80067bc <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 80067b6:	f04f 33ff 	mov.w	r3, #4294967295
 80067ba:	e039      	b.n	8006830 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 80067bc:	2202      	movs	r2, #2
 80067be:	68f9      	ldr	r1, [r7, #12]
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f002 fd75 	bl	80092b0 <dmp_icm20948_set_batchmode_params>
 80067c6:	4603      	mov	r3, r0
 80067c8:	e032      	b.n	8006830 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80067d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d106      	bne.n	80067e6 <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80067de:	f003 0320 	and.w	r3, r3, #32
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d022      	beq.n	800682c <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 80067e6:	887c      	ldrh	r4, [r7, #2]
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 fd5b 	bl	80072a4 <inv_icm20948_get_secondary_divider>
 80067ee:	4603      	mov	r3, r0
 80067f0:	461a      	mov	r2, r3
 80067f2:	f240 4365 	movw	r3, #1125	@ 0x465
 80067f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80067fa:	fb04 f303 	mul.w	r3, r4, r3
 80067fe:	4a0e      	ldr	r2, [pc, #56]	@ (8006838 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 8006800:	fb82 1203 	smull	r1, r2, r2, r3
 8006804:	1192      	asrs	r2, r2, #6
 8006806:	17db      	asrs	r3, r3, #31
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 8006812:	887a      	ldrh	r2, [r7, #2]
 8006814:	429a      	cmp	r2, r3
 8006816:	d202      	bcs.n	800681e <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 8006818:	f04f 33ff 	mov.w	r3, #4294967295
 800681c:	e008      	b.n	8006830 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800681e:	2208      	movs	r2, #8
 8006820:	68f9      	ldr	r1, [r7, #12]
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f002 fd44 	bl	80092b0 <dmp_icm20948_set_batchmode_params>
 8006828:	4603      	mov	r3, r0
 800682a:	e001      	b.n	8006830 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 800682c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006830:	4618      	mov	r0, r3
 8006832:	3714      	adds	r7, #20
 8006834:	46bd      	mov	sp, r7
 8006836:	bd90      	pop	{r4, r7, pc}
 8006838:	10624dd3 	.word	0x10624dd3

0800683c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
}
 800684a:	4618      	mov	r0, r3
 800684c:	370c      	adds	r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
	...

08006858 <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	460b      	mov	r3, r1
 8006862:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 8006864:	4b23      	ldr	r3, [pc, #140]	@ (80068f4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8006866:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 8006868:	887b      	ldrh	r3, [r7, #2]
 800686a:	3b05      	subs	r3, #5
 800686c:	2b11      	cmp	r3, #17
 800686e:	d835      	bhi.n	80068dc <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 8006870:	a201      	add	r2, pc, #4	@ (adr r2, 8006878 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 8006872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006876:	bf00      	nop
 8006878:	080068c1 	.word	0x080068c1
 800687c:	080068dd 	.word	0x080068dd
 8006880:	080068dd 	.word	0x080068dd
 8006884:	080068dd 	.word	0x080068dd
 8006888:	080068dd 	.word	0x080068dd
 800688c:	080068c7 	.word	0x080068c7
 8006890:	080068cd 	.word	0x080068cd
 8006894:	080068dd 	.word	0x080068dd
 8006898:	080068dd 	.word	0x080068dd
 800689c:	080068dd 	.word	0x080068dd
 80068a0:	080068dd 	.word	0x080068dd
 80068a4:	080068dd 	.word	0x080068dd
 80068a8:	080068dd 	.word	0x080068dd
 80068ac:	080068dd 	.word	0x080068dd
 80068b0:	080068dd 	.word	0x080068dd
 80068b4:	080068dd 	.word	0x080068dd
 80068b8:	080068dd 	.word	0x080068dd
 80068bc:	080068d5 	.word	0x080068d5
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 80068c0:	4b0c      	ldr	r3, [pc, #48]	@ (80068f4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80068c2:	60fb      	str	r3, [r7, #12]
			break;
 80068c4:	e00d      	b.n	80068e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 80068c6:	4b0c      	ldr	r3, [pc, #48]	@ (80068f8 <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 80068c8:	60fb      	str	r3, [r7, #12]
			break;
 80068ca:	e00a      	b.n	80068e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 80068cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80068d0:	60fb      	str	r3, [r7, #12]
			break;
 80068d2:	e006      	b.n	80068e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 80068d4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80068d8:	60fb      	str	r3, [r7, #12]
			break;
 80068da:	e002      	b.n	80068e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 80068dc:	4b05      	ldr	r3, [pc, #20]	@ (80068f4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80068de:	60fb      	str	r3, [r7, #12]
			break;
 80068e0:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 80068e2:	68f9      	ldr	r1, [r7, #12]
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f002 ff00 	bl	80096ea <dmp_icm20948_set_accel_feedback_gain>
 80068ea:	4603      	mov	r3, r0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	00e8ba2e 	.word	0x00e8ba2e
 80068f8:	01d1745d 	.word	0x01d1745d

080068fc <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 8006908:	f107 030c 	add.w	r3, r7, #12
 800690c:	2200      	movs	r2, #0
 800690e:	601a      	str	r2, [r3, #0]
 8006910:	605a      	str	r2, [r3, #4]
 8006912:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 8006914:	887b      	ldrh	r3, [r7, #2]
 8006916:	2b05      	cmp	r3, #5
 8006918:	d804      	bhi.n	8006924 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 800691a:	4b21      	ldr	r3, [pc, #132]	@ (80069a0 <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 800691c:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 800691e:	4b21      	ldr	r3, [pc, #132]	@ (80069a4 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 8006920:	613b      	str	r3, [r7, #16]
 8006922:	e032      	b.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 8006924:	887b      	ldrh	r3, [r7, #2]
 8006926:	2b0a      	cmp	r3, #10
 8006928:	d804      	bhi.n	8006934 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 800692a:	4b1f      	ldr	r3, [pc, #124]	@ (80069a8 <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 800692c:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 800692e:	4b1f      	ldr	r3, [pc, #124]	@ (80069ac <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 8006930:	613b      	str	r3, [r7, #16]
 8006932:	e02a      	b.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 8006934:	887b      	ldrh	r3, [r7, #2]
 8006936:	2b0b      	cmp	r3, #11
 8006938:	d807      	bhi.n	800694a <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800693a:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 800693e:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8006940:	4b1b      	ldr	r3, [pc, #108]	@ (80069b0 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8006942:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 8006944:	2301      	movs	r3, #1
 8006946:	617b      	str	r3, [r7, #20]
 8006948:	e01f      	b.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 800694a:	887b      	ldrh	r3, [r7, #2]
 800694c:	2b14      	cmp	r3, #20
 800694e:	d804      	bhi.n	800695a <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 8006950:	4b18      	ldr	r3, [pc, #96]	@ (80069b4 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 8006952:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 8006954:	4b18      	ldr	r3, [pc, #96]	@ (80069b8 <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 8006956:	613b      	str	r3, [r7, #16]
 8006958:	e017      	b.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 800695a:	887b      	ldrh	r3, [r7, #2]
 800695c:	2b16      	cmp	r3, #22
 800695e:	d805      	bhi.n	800696c <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8006960:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8006964:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8006966:	4b12      	ldr	r3, [pc, #72]	@ (80069b0 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	e00e      	b.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 800696c:	887b      	ldrh	r3, [r7, #2]
 800696e:	2b4b      	cmp	r3, #75	@ 0x4b
 8006970:	d804      	bhi.n	800697c <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 8006972:	4b12      	ldr	r3, [pc, #72]	@ (80069bc <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 8006974:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 8006976:	4b12      	ldr	r3, [pc, #72]	@ (80069c0 <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	e006      	b.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 800697c:	887b      	ldrh	r3, [r7, #2]
 800697e:	2be1      	cmp	r3, #225	@ 0xe1
 8006980:	d803      	bhi.n	800698a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 8006982:	4b10      	ldr	r3, [pc, #64]	@ (80069c4 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 8006984:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 8006986:	4b10      	ldr	r3, [pc, #64]	@ (80069c8 <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 8006988:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 800698a:	f107 030c 	add.w	r3, r7, #12
 800698e:	4619      	mov	r1, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f002 fec9 	bl	8009728 <dmp_icm20948_set_accel_cal_params>
 8006996:	4603      	mov	r3, r0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3718      	adds	r7, #24
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	3d27d27d 	.word	0x3d27d27d
 80069a4:	02d82d83 	.word	0x02d82d83
 80069a8:	3a492492 	.word	0x3a492492
 80069ac:	05b6db6e 	.word	0x05b6db6e
 80069b0:	0ccccccd 	.word	0x0ccccccd
 80069b4:	34924925 	.word	0x34924925
 80069b8:	0b6db6db 	.word	0x0b6db6db
 80069bc:	15555555 	.word	0x15555555
 80069c0:	2aaaaaab 	.word	0x2aaaaaab
 80069c4:	06666666 	.word	0x06666666
 80069c8:	3999999a 	.word	0x3999999a

080069cc <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 80069d6:	6839      	ldr	r1, [r7, #0]
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f002 fd87 	bl	80094ec <dmp_icm20948_get_bias_acc>
 80069de:	4603      	mov	r3, r0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3708      	adds	r7, #8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 80069f2:	6839      	ldr	r1, [r7, #0]
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f002 fdc6 	bl	8009586 <dmp_icm20948_get_bias_gyr>
 80069fa:	4603      	mov	r3, r0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3708      	adds	r7, #8
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 8006a0e:	6839      	ldr	r1, [r7, #0]
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f002 fe05 	bl	8009620 <dmp_icm20948_get_bias_cmp>
 8006a16:	4603      	mov	r3, r0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3708      	adds	r7, #8
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
	s->bias[1] = acc_bias[1];
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
	s->bias[2] = acc_bias[2];
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	689a      	ldr	r2, [r3, #8]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a52:	4619      	mov	r1, r3
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f002 fc6e 	bl	8009336 <dmp_icm20948_set_bias_acc>
 8006a5a:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b084      	sub	sp, #16
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
 8006a6e:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006a70:	2300      	movs	r3, #0
 8006a72:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
	s->bias[4] = gyr_bias[1];
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
	s->bias[5] = gyr_bias[2];
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	689a      	ldr	r2, [r3, #8]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006a98:	4619      	mov	r1, r3
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f002 fc94 	bl	80093c8 <dmp_icm20948_set_bias_gyr>
 8006aa0:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
	s->bias[7] = mag_bias[1];
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
	s->bias[8] = mag_bias[2];
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	689a      	ldr	r2, [r3, #8]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006ade:	4619      	mov	r1, r3
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f002 fcba 	bl	800945a <dmp_icm20948_set_bias_cmp>
 8006ae6:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
	...

08006af4 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	4603      	mov	r3, r0
 8006afc:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 8006afe:	79fb      	ldrb	r3, [r7, #7]
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d012      	beq.n	8006b2a <sensor_needs_compass+0x36>
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	db12      	blt.n	8006b2e <sensor_needs_compass+0x3a>
 8006b08:	2b27      	cmp	r3, #39	@ 0x27
 8006b0a:	dc10      	bgt.n	8006b2e <sensor_needs_compass+0x3a>
 8006b0c:	2b0b      	cmp	r3, #11
 8006b0e:	db0e      	blt.n	8006b2e <sensor_needs_compass+0x3a>
 8006b10:	3b0b      	subs	r3, #11
 8006b12:	4a0a      	ldr	r2, [pc, #40]	@ (8006b3c <sensor_needs_compass+0x48>)
 8006b14:	fa22 f303 	lsr.w	r3, r2, r3
 8006b18:	f003 0301 	and.w	r3, r3, #1
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	bf14      	ite	ne
 8006b20:	2301      	movne	r3, #1
 8006b22:	2300      	moveq	r3, #0
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d001      	beq.n	8006b2e <sensor_needs_compass+0x3a>
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e000      	b.n	8006b30 <sensor_needs_compass+0x3c>

		default :
			return 0;
 8006b2e:	2300      	movs	r3, #0
	}
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	10902209 	.word	0x10902209

08006b40 <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 8006b4a:	79fb      	ldrb	r3, [r7, #7]
 8006b4c:	3b11      	subs	r3, #17
 8006b4e:	2b1e      	cmp	r3, #30
 8006b50:	bf8c      	ite	hi
 8006b52:	2201      	movhi	r2, #1
 8006b54:	2200      	movls	r2, #0
 8006b56:	b2d2      	uxtb	r2, r2
 8006b58:	2a00      	cmp	r2, #0
 8006b5a:	d10d      	bne.n	8006b78 <sensor_needs_bac_algo+0x38>
 8006b5c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b88 <sensor_needs_bac_algo+0x48>)
 8006b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bf14      	ite	ne
 8006b6a:	2301      	movne	r3, #1
 8006b6c:	2300      	moveq	r3, #0
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d001      	beq.n	8006b78 <sensor_needs_bac_algo+0x38>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e000      	b.n	8006b7a <sensor_needs_bac_algo+0x3a>
	default:
		return 0;
 8006b78:	2300      	movs	r3, #0
	}
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	71300007 	.word	0x71300007

08006b8c <inv_icm20948_prevent_lpen_control>:
#include "Icm20948Dmp3Driver.h"

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8006bb8:	2201      	movs	r2, #1
 8006bba:	2102      	movs	r1, #2
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f000 f811 	bl	8006be4 <inv_icm20948_set_chip_power_state>
}
 8006bc2:	bf00      	nop
 8006bc4:	3708      	adds	r7, #8
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 8006bca:	b480      	push	{r7}
 8006bcc:	b083      	sub	sp, #12
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	70fb      	strb	r3, [r7, #3]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60fb      	str	r3, [r7, #12]

	switch(func) {
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d002      	beq.n	8006c04 <inv_icm20948_set_chip_power_state+0x20>
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d044      	beq.n	8006c8c <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 8006c02:	e094      	b.n	8006d2e <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 8006c04:	78bb      	ldrb	r3, [r7, #2]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d020      	beq.n	8006c4c <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	7e1b      	ldrb	r3, [r3, #24]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f040 8088 	bne.w	8006d28 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	7e9b      	ldrb	r3, [r3, #26]
 8006c1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c20:	b2da      	uxtb	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	7e9b      	ldrb	r3, [r3, #26]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	2106      	movs	r1, #6
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f007 fca6 	bl	800e580 <inv_icm20948_write_single_mems_reg_core>
 8006c34:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	7e1b      	ldrb	r3, [r3, #24]
 8006c3a:	f043 0301 	orr.w	r3, r3, #1
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006c44:	2001      	movs	r0, #1
 8006c46:	f007 f905 	bl	800de54 <inv_icm20948_sleep_100us>
		break;
 8006c4a:	e06d      	b.n	8006d28 <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	7e1b      	ldrb	r3, [r3, #24]
 8006c50:	f003 0301 	and.w	r3, r3, #1
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d067      	beq.n	8006d28 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	7e9b      	ldrb	r3, [r3, #26]
 8006c5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	7e9b      	ldrb	r3, [r3, #26]
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	2106      	movs	r1, #6
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f007 fc86 	bl	800e580 <inv_icm20948_write_single_mems_reg_core>
 8006c74:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	7e1b      	ldrb	r3, [r3, #24]
 8006c7a:	f023 0301 	bic.w	r3, r3, #1
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006c84:	2001      	movs	r0, #1
 8006c86:	f007 f8e5 	bl	800de54 <inv_icm20948_sleep_100us>
		break;
 8006c8a:	e04d      	b.n	8006d28 <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d047      	beq.n	8006d2c <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 8006c9c:	78bb      	ldrb	r3, [r7, #2]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d022      	beq.n	8006ce8 <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7ff ff91 	bl	8006bca <inv_icm20948_get_lpen_control>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d03e      	beq.n	8006d2c <inv_icm20948_set_chip_power_state+0x148>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	7e1b      	ldrb	r3, [r3, #24]
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d138      	bne.n	8006d2c <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	7e9b      	ldrb	r3, [r3, #26]
 8006cbe:	f043 0320 	orr.w	r3, r3, #32
 8006cc2:	b2da      	uxtb	r2, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	7e9b      	ldrb	r3, [r3, #26]
 8006ccc:	461a      	mov	r2, r3
 8006cce:	2106      	movs	r1, #6
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f007 fc55 	bl	800e580 <inv_icm20948_write_single_mems_reg_core>
 8006cd6:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	7e1b      	ldrb	r3, [r3, #24]
 8006cdc:	f043 0302 	orr.w	r3, r3, #2
 8006ce0:	b2da      	uxtb	r2, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	761a      	strb	r2, [r3, #24]
		break;
 8006ce6:	e021      	b.n	8006d2c <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	7e1b      	ldrb	r3, [r3, #24]
 8006cec:	f003 0302 	and.w	r3, r3, #2
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d01b      	beq.n	8006d2c <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	7e9b      	ldrb	r3, [r3, #26]
 8006cf8:	f023 0320 	bic.w	r3, r3, #32
 8006cfc:	b2da      	uxtb	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	7e9b      	ldrb	r3, [r3, #26]
 8006d06:	461a      	mov	r2, r3
 8006d08:	2106      	movs	r1, #6
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f007 fc38 	bl	800e580 <inv_icm20948_write_single_mems_reg_core>
 8006d10:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	7e1b      	ldrb	r3, [r3, #24]
 8006d16:	f023 0302 	bic.w	r3, r3, #2
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006d20:	2001      	movs	r0, #1
 8006d22:	f007 f897 	bl	800de54 <inv_icm20948_sleep_100us>
		break;
 8006d26:	e001      	b.n	8006d2c <inv_icm20948_set_chip_power_state+0x148>
		break;
 8006d28:	bf00      	nop
 8006d2a:	e000      	b.n	8006d2e <inv_icm20948_set_chip_power_state+0x14a>
		break;
 8006d2c:	bf00      	nop

	}// end switch

	return status;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	7e1b      	ldrb	r3, [r3, #24]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	2101      	movs	r1, #1
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7ff ff3f 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 8006d66:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d10d      	bne.n	8006d8e <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	7f1b      	ldrb	r3, [r3, #28]
 8006d76:	f043 0310 	orr.w	r3, r3, #16
 8006d7a:	b2da      	uxtb	r2, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	7f1b      	ldrb	r3, [r3, #28]
 8006d84:	461a      	mov	r2, r3
 8006d86:	2103      	movs	r1, #3
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f007 f96d 	bl	800e068 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 8006d8e:	2347      	movs	r3, #71	@ 0x47
 8006d90:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8006d92:	f107 030b 	add.w	r3, r7, #11
 8006d96:	2201      	movs	r2, #1
 8006d98:	2107      	movs	r1, #7
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f007 f8eb 	bl	800df76 <inv_icm20948_write_mems_reg>
 8006da0:	4602      	mov	r2, r0
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006dae:	f003 0302 	and.w	r3, r3, #2
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d011      	beq.n	8006ddc <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	7f1b      	ldrb	r3, [r3, #28]
 8006dbc:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8006dc0:	b2da      	uxtb	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	7f1b      	ldrb	r3, [r3, #28]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	2103      	movs	r1, #3
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f007 f94a 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8006ddc:	2201      	movs	r2, #1
 8006dde:	2102      	movs	r1, #2
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f7ff feff 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 8006de6:	4602      	mov	r2, r0
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]
	return result;
 8006dee:	68fb      	ldr	r3, [r7, #12]
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 8006e00:	237f      	movs	r3, #127	@ 0x7f
 8006e02:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8006e04:	f107 030b 	add.w	r3, r7, #11
 8006e08:	2201      	movs	r2, #1
 8006e0a:	2107      	movs	r1, #7
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f007 f8b2 	bl	800df76 <inv_icm20948_write_mems_reg>
 8006e12:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 8006e14:	2200      	movs	r2, #0
 8006e16:	2101      	movs	r1, #1
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7ff fee3 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	60fb      	str	r3, [r7, #12]

	return result;
 8006e26:	68fb      	ldr	r3, [r7, #12]
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b086      	sub	sp, #24
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 8006e38:	2300      	movs	r3, #0
 8006e3a:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 8006e3c:	f107 030e 	add.w	r3, r7, #14
 8006e40:	4619      	mov	r1, r3
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f002 f8c6 	bl	8008fd4 <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 8006e48:	89fb      	ldrh	r3, [r7, #14]
 8006e4a:	0a1b      	lsrs	r3, r3, #8
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 8006e52:	89fb      	ldrh	r3, [r7, #14]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 8006e58:	f107 0310 	add.w	r3, r7, #16
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f007 f887 	bl	800df76 <inv_icm20948_write_mems_reg>
 8006e68:	6178      	str	r0, [r7, #20]
	return result;
 8006e6a:	697b      	ldr	r3, [r7, #20]
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3718      	adds	r7, #24
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
	int r = 0;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 8006e80:	4b0e      	ldr	r3, [pc, #56]	@ (8006ebc <inv_icm20948_set_secondary+0x48>)
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d113      	bne.n	8006eb0 <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 8006e88:	2210      	movs	r2, #16
 8006e8a:	f240 1181 	movw	r1, #385	@ 0x181
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f007 f8ea 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8006e94:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 8006e96:	2204      	movs	r2, #4
 8006e98:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f007 f8e3 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 8006eaa:	4b04      	ldr	r3, [pc, #16]	@ (8006ebc <inv_icm20948_set_secondary+0x48>)
 8006eac:	2201      	movs	r2, #1
 8006eae:	701a      	strb	r2, [r3, #0]
	}
	return r;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	200010bc 	.word	0x200010bc

08006ec0 <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8006ec8:	2370      	movs	r3, #112	@ 0x70
 8006eca:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8006ed2:	f107 030f 	add.w	r3, r7, #15
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	2105      	movs	r1, #5
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f007 f84b 	bl	800df76 <inv_icm20948_write_mems_reg>
 8006ee0:	4603      	mov	r3, r0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3710      	adds	r7, #16
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}

08006eea <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b084      	sub	sp, #16
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 8006ef2:	2340      	movs	r3, #64	@ 0x40
 8006ef4:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8006efc:	f107 030f 	add.w	r3, r7, #15
 8006f00:	2201      	movs	r2, #1
 8006f02:	2105      	movs	r1, #5
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f007 f836 	bl	800df76 <inv_icm20948_write_mems_reg>
 8006f0a:	4603      	mov	r3, r0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b086      	sub	sp, #24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	607a      	str	r2, [r7, #4]
 8006f1e:	603b      	str	r3, [r7, #0]
 8006f20:	460b      	mov	r3, r1
 8006f22:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 8006f24:	2300      	movs	r3, #0
 8006f26:	617b      	str	r3, [r7, #20]
	static unsigned char data;
	// set static variable
	s->sAllowLpEn = 1;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	s->s_compass_available = 0;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	3318      	adds	r3, #24
 8006f44:	2212      	movs	r2, #18
 8006f46:	2100      	movs	r1, #0
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f00b fd67 	bl	8012a1c <memset>
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2201      	movs	r2, #1
 8006f52:	769a      	strb	r2, [r3, #26]
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	227f      	movs	r2, #127	@ 0x7f
 8006f58:	76da      	strb	r2, [r3, #27]
	s->base_state.serial_interface = type;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	7afa      	ldrb	r2, [r7, #11]
 8006f5e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	331c      	adds	r3, #28
 8006f66:	2201      	movs	r2, #1
 8006f68:	2103      	movs	r1, #3
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f007 f8d8 	bl	800e120 <inv_icm20948_read_mems_reg>
 8006f70:	4602      	mov	r2, r0
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_wakeup_mems(s);
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f7ff fee9 	bl	8006d50 <inv_icm20948_wakeup_mems>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 8006f86:	4b7b      	ldr	r3, [pc, #492]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8006f88:	2201      	movs	r2, #1
 8006f8a:	2100      	movs	r1, #0
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f007 f8c7 	bl	800e120 <inv_icm20948_read_mems_reg>
 8006f92:	4602      	mov	r2, r0
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	617b      	str	r3, [r7, #20]

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8006f9a:	4b76      	ldr	r3, [pc, #472]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8006f9c:	2270      	movs	r2, #112	@ 0x70
 8006f9e:	701a      	strb	r2, [r3, #0]

	// Set default mode to low power mode
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f005 f872 	bl	800c08c <inv_icm20948_set_lowpower_or_highperformance>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	617b      	str	r3, [r7, #20]
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d103      	bne.n	8006fc2 <inv_icm20948_initialize_lower_driver+0xae>
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2210      	movs	r2, #16
 8006fbe:	771a      	strb	r2, [r3, #28]
 8006fc0:	e002      	b.n	8006fc8 <inv_icm20948_initialize_lower_driver+0xb4>
	else
		s->base_state.user_ctrl = 0;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	771a      	strb	r2, [r3, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	7f1b      	ldrb	r3, [r3, #28]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	2103      	movs	r1, #3
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f007 f849 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	617b      	str	r3, [r7, #20]

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	6879      	ldr	r1, [r7, #4]
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f001 ffe4 	bl	8008fb0 <inv_icm20948_load_firmware>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	617b      	str	r3, [r7, #20]
	if(result)
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <inv_icm20948_initialize_lower_driver+0xe6>
		return result;
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	e0b8      	b.n	800716c <inv_icm20948_initialize_lower_driver+0x258>
	else
		s->base_state.firmware_loaded = 1;
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8007000:	f043 0302 	orr.w	r3, r3, #2
 8007004:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	result |= inv_icm20948_set_dmp_address(s);
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f7ff ff11 	bl	8006e30 <inv_icm20948_set_dmp_address>
 800700e:	4602      	mov	r2, r0
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	4313      	orrs	r3, r2
 8007014:	617b      	str	r3, [r7, #20]
	// Turn off all sensors on DMP by default.
	//result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
	result |= dmp_icm20948_reset_control_registers(s);
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f002 f820 	bl	800905c <dmp_icm20948_reset_control_registers>
 800701c:	4602      	mov	r2, r0
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	4313      	orrs	r3, r2
 8007022:	617b      	str	r3, [r7, #20]

	// set FIFO watermark to 80% of actual FIFO size
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 8007024:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8007028:	68f8      	ldr	r0, [r7, #12]
 800702a:	f002 f87b 	bl	8009124 <dmp_icm20948_set_FIFO_watermark>
 800702e:	4602      	mov	r2, r0
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	4313      	orrs	r3, r2
 8007034:	617b      	str	r3, [r7, #20]

	// Enable Interrupts.
	data = 0x2;
 8007036:	4b4f      	ldr	r3, [pc, #316]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8007038:	2202      	movs	r2, #2
 800703a:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 800703c:	4b4d      	ldr	r3, [pc, #308]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 800703e:	2201      	movs	r2, #1
 8007040:	2110      	movs	r1, #16
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f006 ff97 	bl	800df76 <inv_icm20948_write_mems_reg>
 8007048:	4602      	mov	r2, r0
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	4313      	orrs	r3, r2
 800704e:	617b      	str	r3, [r7, #20]
	data = 0x1;
 8007050:	4b48      	ldr	r3, [pc, #288]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8007052:	2201      	movs	r2, #1
 8007054:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 8007056:	4b47      	ldr	r3, [pc, #284]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8007058:	2201      	movs	r2, #1
 800705a:	2112      	movs	r1, #18
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f006 ff8a 	bl	800df76 <inv_icm20948_write_mems_reg>
 8007062:	4602      	mov	r2, r0
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	4313      	orrs	r3, r2
 8007068:	617b      	str	r3, [r7, #20]

	// TRACKING : To have accelerometers datas and the interrupt without gyro enables.
	data = 0XE4;
 800706a:	4b42      	ldr	r3, [pc, #264]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 800706c:	22e4      	movs	r2, #228	@ 0xe4
 800706e:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 8007070:	4b40      	ldr	r3, [pc, #256]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8007072:	2201      	movs	r2, #1
 8007074:	2126      	movs	r1, #38	@ 0x26
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f006 ff7d 	bl	800df76 <inv_icm20948_write_mems_reg>
 800707c:	4602      	mov	r2, r0
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	4313      	orrs	r3, r2
 8007082:	617b      	str	r3, [r7, #20]

	// Disable HW temp fix
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8007084:	4b3b      	ldr	r3, [pc, #236]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8007086:	2201      	movs	r2, #1
 8007088:	2175      	movs	r1, #117	@ 0x75
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f007 f848 	bl	800e120 <inv_icm20948_read_mems_reg>
	data |= 0x08;
 8007090:	4b38      	ldr	r3, [pc, #224]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 8007092:	781b      	ldrb	r3, [r3, #0]
 8007094:	f043 0308 	orr.w	r3, r3, #8
 8007098:	b2da      	uxtb	r2, r3
 800709a:	4b36      	ldr	r3, [pc, #216]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 800709c:	701a      	strb	r2, [r3, #0]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800709e:	4b35      	ldr	r3, [pc, #212]	@ (8007174 <inv_icm20948_initialize_lower_driver+0x260>)
 80070a0:	2201      	movs	r2, #1
 80070a2:	2175      	movs	r1, #117	@ 0x75
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f006 ff66 	bl	800df76 <inv_icm20948_write_mems_reg>

	// Setup MEMs properties.
	s->base_state.accel_averaging = 1; //Change this value if higher sensor sample avergaing is required.
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 80070ba:	2113      	movs	r1, #19
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 f8b7 	bl	8007230 <inv_icm20948_set_gyro_divider>
	inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 80070c2:	2113      	movs	r1, #19
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 f8f9 	bl	80072bc <inv_icm20948_set_accel_divider>

	// Init the sample rate to 56 Hz for BAC,STEPC and B2S
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 80070ca:	2138      	movs	r1, #56	@ 0x38
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f002 fd55 	bl	8009b7c <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 80070d2:	2138      	movs	r1, #56	@ 0x38
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f002 fd9c 	bl	8009c12 <dmp_icm20948_set_b2s_rate>

	// FIFO Setup.
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 80070da:	2200      	movs	r2, #0
 80070dc:	2176      	movs	r1, #118	@ 0x76
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	f006 ffc2 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 80070e4:	4602      	mov	r2, r0
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 80070ec:	221f      	movs	r2, #31
 80070ee:	2168      	movs	r1, #104	@ 0x68
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f006 ffb9 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 80070f6:	4602      	mov	r2, r0
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 80070fe:	221e      	movs	r2, #30
 8007100:	2168      	movs	r1, #104	@ 0x68
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f006 ffb0 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 8007108:	4602      	mov	r2, r0
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	4313      	orrs	r3, r2
 800710e:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 8007110:	2200      	movs	r2, #0
 8007112:	2166      	movs	r1, #102	@ 0x66
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f006 ffa7 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800711a:	4602      	mov	r2, r0
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	4313      	orrs	r3, r2
 8007120:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 8007122:	2200      	movs	r2, #0
 8007124:	2167      	movs	r1, #103	@ 0x67
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f006 ff9e 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800712c:	4602      	mov	r2, r0
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	4313      	orrs	r3, r2
 8007132:	617b      	str	r3, [r7, #20]
    
	s->base_state.lp_en_support = 1;
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	
	if(s->base_state.lp_en_support == 1)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007148:	f003 0301 	and.w	r3, r3, #1
 800714c:	b2db      	uxtb	r3, r3
 800714e:	2b00      	cmp	r3, #0
 8007150:	d004      	beq.n	800715c <inv_icm20948_initialize_lower_driver+0x248>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8007152:	2201      	movs	r2, #1
 8007154:	2102      	movs	r1, #2
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7ff fd44 	bl	8006be4 <inv_icm20948_set_chip_power_state>

	result |= inv_icm20948_sleep_mems(s);   
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f7ff fe4b 	bl	8006df8 <inv_icm20948_sleep_mems>
 8007162:	4602      	mov	r2, r0
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	4313      	orrs	r3, r2
 8007168:	617b      	str	r3, [r7, #20]
        
	return result;
 800716a:	697b      	ldr	r3, [r7, #20]
}
 800716c:	4618      	mov	r0, r3
 800716e:	3718      	adds	r7, #24
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	200010bd 	.word	0x200010bd

08007178 <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 80071a4:	bf00      	nop
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
}
 80071be:	4618      	mov	r0, r3
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr

080071ca <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b084      	sub	sp, #16
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
 80071d2:	6039      	str	r1, [r7, #0]
	int result = 0;
 80071d4:	2300      	movs	r3, #0
 80071d6:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f7ff fcd7 	bl	8006b8c <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7ff ffca 	bl	8007178 <activate_compass>
	
	inv_icm20948_init_secondary(s);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f7fd fb58 	bl	800489a <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7ff fe42 	bl	8006e74 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7fc fed9 	bl	8003fa8 <inv_icm20948_setup_compass_akm>
 80071f6:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8007204:	461a      	mov	r2, r3
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7fd f96a 	bl	80044e0 <inv_icm20948_compass_dmp_cal>
 800720c:	4602      	mov	r2, r0
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	4313      	orrs	r3, r2
 8007212:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d002      	beq.n	8007220 <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7ff ffba 	bl	8007194 <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f7ff fcc1 	bl	8006ba8 <inv_icm20948_allow_lpen_control>
	return result;
 8007226:	68fb      	ldr	r3, [r7, #12]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	460b      	mov	r3, r1
 800723a:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 800723c:	78fa      	ldrb	r2, [r7, #3]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 8007242:	1cfb      	adds	r3, r7, #3
 8007244:	2201      	movs	r2, #1
 8007246:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f006 fe93 	bl	800df76 <inv_icm20948_write_mems_reg>
 8007250:	4603      	mov	r3, r0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 800725a:	b480      	push	{r7}
 800725c:	b083      	sub	sp, #12
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	7f5b      	ldrb	r3, [r3, #29]
}
 8007266:	4618      	mov	r0, r3
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b082      	sub	sp, #8
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
 800727a:	460b      	mov	r3, r1
 800727c:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 800727e:	78fb      	ldrb	r3, [r7, #3]
 8007280:	2201      	movs	r2, #1
 8007282:	fa02 f303 	lsl.w	r3, r2, r3
 8007286:	b29a      	uxth	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	461a      	mov	r2, r3
 8007290:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f006 fee7 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800729a:	4603      	mov	r3, r0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3708      	adds	r7, #8
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	8bdb      	ldrh	r3, [r3, #30]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 80072c8:	2300      	movs	r3, #0
 80072ca:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	887a      	ldrh	r2, [r7, #2]
 80072d0:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 80072d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80072d6:	121b      	asrs	r3, r3, #8
 80072d8:	b21b      	sxth	r3, r3
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 80072de:	887b      	ldrh	r3, [r7, #2]
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 80072e4:	f107 030c 	add.w	r3, r7, #12
 80072e8:	2202      	movs	r2, #2
 80072ea:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f006 fe41 	bl	800df76 <inv_icm20948_write_mems_reg>
 80072f4:	4603      	mov	r3, r0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 80072fe:	b480      	push	{r7}
 8007300:	b083      	sub	sp, #12
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 800730c:	4618      	mov	r0, r3
 800730e:	370c      	adds	r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 8007318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800731c:	b097      	sub	sp, #92	@ 0x5c
 800731e:	af00      	add	r7, sp, #0
 8007320:	6378      	str	r0, [r7, #52]	@ 0x34
 8007322:	460b      	mov	r3, r1
 8007324:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007326:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 800732a:	2300      	movs	r3, #0
 800732c:	653b      	str	r3, [r7, #80]	@ 0x50

	if(s->base_state.timebase_correction_pll == 0)
 800732e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007330:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10a      	bne.n	800734e <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 8007338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800733a:	3328      	adds	r3, #40	@ 0x28
 800733c:	2201      	movs	r2, #1
 800733e:	21a8      	movs	r1, #168	@ 0xa8
 8007340:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007342:	f006 feed 	bl	800e120 <inv_icm20948_read_mems_reg>
 8007346:	4602      	mov	r2, r0
 8007348:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800734a:	4313      	orrs	r3, r2
 800734c:	653b      	str	r3, [r7, #80]	@ 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 800734e:	a360      	add	r3, pc, #384	@ (adr r3, 80074d0 <inv_icm20948_set_gyro_sf+0x1b8>)
 8007350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007354:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 8007358:	4a5b      	ldr	r2, [pc, #364]	@ (80074c8 <inv_icm20948_set_gyro_sf+0x1b0>)
 800735a:	f04f 0300 	mov.w	r3, #0
 800735e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 8007362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007364:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007368:	b25b      	sxtb	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	da48      	bge.n	8007400 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 800736e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007374:	f1a1 0420 	sub.w	r4, r1, #32
 8007378:	f1c1 0020 	rsb	r0, r1, #32
 800737c:	fa03 fb01 	lsl.w	fp, r3, r1
 8007380:	fa02 f404 	lsl.w	r4, r2, r4
 8007384:	ea4b 0b04 	orr.w	fp, fp, r4
 8007388:	fa22 f000 	lsr.w	r0, r2, r0
 800738c:	ea4b 0b00 	orr.w	fp, fp, r0
 8007390:	fa02 fa01 	lsl.w	sl, r2, r1
 8007394:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007398:	3301      	adds	r3, #1
 800739a:	17da      	asrs	r2, r3, #31
 800739c:	61bb      	str	r3, [r7, #24]
 800739e:	61fa      	str	r2, [r7, #28]
 80073a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80073a4:	4603      	mov	r3, r0
 80073a6:	fb03 f20b 	mul.w	r2, r3, fp
 80073aa:	460b      	mov	r3, r1
 80073ac:	fb0a f303 	mul.w	r3, sl, r3
 80073b0:	4413      	add	r3, r2
 80073b2:	4602      	mov	r2, r0
 80073b4:	fbaa 1202 	umull	r1, r2, sl, r2
 80073b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80073ba:	460a      	mov	r2, r1
 80073bc:	623a      	str	r2, [r7, #32]
 80073be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073c0:	4413      	add	r3, r2
 80073c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80073c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073ce:	f5c3 639e 	rsb	r3, r3, #1264	@ 0x4f0
 80073d2:	3306      	adds	r3, #6
 80073d4:	17da      	asrs	r2, r3, #31
 80073d6:	613b      	str	r3, [r7, #16]
 80073d8:	617a      	str	r2, [r7, #20]
 80073da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80073de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80073e2:	f7f9 fc01 	bl	8000be8 <__aeabi_uldivmod>
 80073e6:	4602      	mov	r2, r0
 80073e8:	460b      	mov	r3, r1
 80073ea:	4610      	mov	r0, r2
 80073ec:	4619      	mov	r1, r3
 80073ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80073f2:	f7f9 fbf9 	bl	8000be8 <__aeabi_uldivmod>
 80073f6:	4602      	mov	r2, r0
 80073f8:	460b      	mov	r3, r1
 80073fa:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 80073fe:	e040      	b.n	8007482 <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 8007400:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007404:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007406:	f1a1 0420 	sub.w	r4, r1, #32
 800740a:	f1c1 0020 	rsb	r0, r1, #32
 800740e:	fa03 f901 	lsl.w	r9, r3, r1
 8007412:	fa02 f404 	lsl.w	r4, r2, r4
 8007416:	ea49 0904 	orr.w	r9, r9, r4
 800741a:	fa22 f000 	lsr.w	r0, r2, r0
 800741e:	ea49 0900 	orr.w	r9, r9, r0
 8007422:	fa02 f801 	lsl.w	r8, r2, r1
 8007426:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800742a:	3301      	adds	r3, #1
 800742c:	17da      	asrs	r2, r3, #31
 800742e:	60bb      	str	r3, [r7, #8]
 8007430:	60fa      	str	r2, [r7, #12]
 8007432:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007436:	4603      	mov	r3, r0
 8007438:	fb03 f209 	mul.w	r2, r3, r9
 800743c:	460b      	mov	r3, r1
 800743e:	fb08 f303 	mul.w	r3, r8, r3
 8007442:	4413      	add	r3, r2
 8007444:	4602      	mov	r2, r0
 8007446:	fba8 5602 	umull	r5, r6, r8, r2
 800744a:	4433      	add	r3, r6
 800744c:	461e      	mov	r6, r3
 800744e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007450:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007454:	f203 43f6 	addw	r3, r3, #1270	@ 0x4f6
 8007458:	17da      	asrs	r2, r3, #31
 800745a:	603b      	str	r3, [r7, #0]
 800745c:	607a      	str	r2, [r7, #4]
 800745e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007462:	4628      	mov	r0, r5
 8007464:	4631      	mov	r1, r6
 8007466:	f7f9 fbbf 	bl	8000be8 <__aeabi_uldivmod>
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4610      	mov	r0, r2
 8007470:	4619      	mov	r1, r3
 8007472:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007476:	f7f9 fbb7 	bl	8000be8 <__aeabi_uldivmod>
 800747a:	4602      	mov	r2, r0
 800747c:	460b      	mov	r3, r1
 800747e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 8007482:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007486:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800748a:	f173 0300 	sbcs.w	r3, r3, #0
 800748e:	d303      	bcc.n	8007498 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 8007490:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8007494:	657b      	str	r3, [r7, #84]	@ 0x54
 8007496:	e001      	b.n	800749c <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 8007498:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800749a:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 800749c:	4b0b      	ldr	r3, [pc, #44]	@ (80074cc <inv_icm20948_set_gyro_sf+0x1b4>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d00a      	beq.n	80074bc <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 80074a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074a8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80074aa:	f002 f906 	bl	80096ba <dmp_icm20948_set_gyro_sf>
 80074ae:	4602      	mov	r2, r0
 80074b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074b2:	4313      	orrs	r3, r2
 80074b4:	653b      	str	r3, [r7, #80]	@ 0x50
		lLastGyroSf = gyro_sf;
 80074b6:	4a05      	ldr	r2, [pc, #20]	@ (80074cc <inv_icm20948_set_gyro_sf+0x1b4>)
 80074b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074ba:	6013      	str	r3, [r2, #0]
	}

	return result;
 80074bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80074be:	4618      	mov	r0, r3
 80074c0:	375c      	adds	r7, #92	@ 0x5c
 80074c2:	46bd      	mov	sp, r7
 80074c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	000186a0 	.word	0x000186a0
 80074cc:	200010c0 	.word	0x200010c0
 80074d0:	566675af 	.word	0x566675af
 80074d4:	0000f083 	.word	0x0000f083

080074d8 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	b2da      	uxtb	r2, r3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 80074ec:	6839      	ldr	r1, [r7, #0]
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f81e 	bl	8007530 <inv_icm20948_set_icm20948_gyro_fullscale>
 80074f4:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	7f5b      	ldrb	r3, [r3, #29]
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	4619      	mov	r1, r3
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f7ff ff0a 	bl	8007318 <inv_icm20948_set_gyro_sf>
 8007504:	4602      	mov	r2, r0
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	4313      	orrs	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]

	return result;
 800750c:	68fb      	ldr	r3, [r7, #12]
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 8007516:	b480      	push	{r7}
 8007518:	b083      	sub	sp, #12
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
}
 8007524:	4618      	mov	r0, r3
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
	int result = 0;
 800753a:	2300      	movs	r3, #0
 800753c:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	2b03      	cmp	r3, #3
 8007542:	dd02      	ble.n	800754a <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 8007544:	f04f 33ff 	mov.w	r3, #4294967295
 8007548:	e0b7      	b.n	80076ba <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800754a:	f107 030f 	add.w	r3, r7, #15
 800754e:	2201      	movs	r2, #1
 8007550:	f240 1101 	movw	r1, #257	@ 0x101
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f006 fde3 	bl	800e120 <inv_icm20948_read_mems_reg>
 800755a:	4602      	mov	r2, r0
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	4313      	orrs	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 8007562:	7bfb      	ldrb	r3, [r7, #15]
 8007564:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007568:	b2db      	uxtb	r3, r3
 800756a:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	005b      	lsls	r3, r3, #1
 8007570:	b2da      	uxtb	r2, r3
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	4313      	orrs	r3, r2
 8007576:	b2db      	uxtb	r3, r3
 8007578:	f043 0301 	orr.w	r3, r3, #1
 800757c:	b2db      	uxtb	r3, r3
 800757e:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8007580:	f107 030f 	add.w	r3, r7, #15
 8007584:	2201      	movs	r2, #1
 8007586:	f240 1101 	movw	r1, #257	@ 0x101
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f006 fcf3 	bl	800df76 <inv_icm20948_write_mems_reg>
 8007590:	4602      	mov	r2, r0
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	4313      	orrs	r3, r2
 8007596:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 8007598:	f107 030e 	add.w	r3, r7, #14
 800759c:	2201      	movs	r2, #1
 800759e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f006 fdbc 	bl	800e120 <inv_icm20948_read_mems_reg>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 80075b0:	7bbb      	ldrb	r3, [r7, #14]
 80075b2:	f023 0307 	bic.w	r3, r3, #7
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80075c0:	2b80      	cmp	r3, #128	@ 0x80
 80075c2:	d063      	beq.n	800768c <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 80075c4:	2b80      	cmp	r3, #128	@ 0x80
 80075c6:	dc64      	bgt.n	8007692 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80075c8:	2b20      	cmp	r3, #32
 80075ca:	dc47      	bgt.n	800765c <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dd60      	ble.n	8007692 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80075d0:	3b01      	subs	r3, #1
 80075d2:	2b1f      	cmp	r3, #31
 80075d4:	d85d      	bhi.n	8007692 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80075d6:	a201      	add	r2, pc, #4	@ (adr r2, 80075dc <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 80075d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075dc:	08007663 	.word	0x08007663
 80075e0:	08007669 	.word	0x08007669
 80075e4:	08007693 	.word	0x08007693
 80075e8:	0800766f 	.word	0x0800766f
 80075ec:	08007693 	.word	0x08007693
 80075f0:	08007693 	.word	0x08007693
 80075f4:	08007693 	.word	0x08007693
 80075f8:	08007675 	.word	0x08007675
 80075fc:	08007693 	.word	0x08007693
 8007600:	08007693 	.word	0x08007693
 8007604:	08007693 	.word	0x08007693
 8007608:	08007693 	.word	0x08007693
 800760c:	08007693 	.word	0x08007693
 8007610:	08007693 	.word	0x08007693
 8007614:	08007693 	.word	0x08007693
 8007618:	0800767b 	.word	0x0800767b
 800761c:	08007693 	.word	0x08007693
 8007620:	08007693 	.word	0x08007693
 8007624:	08007693 	.word	0x08007693
 8007628:	08007693 	.word	0x08007693
 800762c:	08007693 	.word	0x08007693
 8007630:	08007693 	.word	0x08007693
 8007634:	08007693 	.word	0x08007693
 8007638:	08007693 	.word	0x08007693
 800763c:	08007693 	.word	0x08007693
 8007640:	08007693 	.word	0x08007693
 8007644:	08007693 	.word	0x08007693
 8007648:	08007693 	.word	0x08007693
 800764c:	08007693 	.word	0x08007693
 8007650:	08007693 	.word	0x08007693
 8007654:	08007693 	.word	0x08007693
 8007658:	08007681 	.word	0x08007681
 800765c:	2b40      	cmp	r3, #64	@ 0x40
 800765e:	d012      	beq.n	8007686 <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 8007660:	e017      	b.n	8007692 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 8007662:	2300      	movs	r3, #0
 8007664:	75fb      	strb	r3, [r7, #23]
			break;
 8007666:	e017      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 8007668:	2301      	movs	r3, #1
 800766a:	75fb      	strb	r3, [r7, #23]
			break;
 800766c:	e014      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 800766e:	2302      	movs	r3, #2
 8007670:	75fb      	strb	r3, [r7, #23]
			break;
 8007672:	e011      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 8007674:	2303      	movs	r3, #3
 8007676:	75fb      	strb	r3, [r7, #23]
			break;
 8007678:	e00e      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 800767a:	2304      	movs	r3, #4
 800767c:	75fb      	strb	r3, [r7, #23]
			break;
 800767e:	e00b      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 8007680:	2305      	movs	r3, #5
 8007682:	75fb      	strb	r3, [r7, #23]
			break;
 8007684:	e008      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 8007686:	2306      	movs	r3, #6
 8007688:	75fb      	strb	r3, [r7, #23]
			break;
 800768a:	e005      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 800768c:	2307      	movs	r3, #7
 800768e:	75fb      	strb	r3, [r7, #23]
			break;
 8007690:	e002      	b.n	8007698 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 8007692:	2300      	movs	r3, #0
 8007694:	75fb      	strb	r3, [r7, #23]
			break;
 8007696:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 8007698:	7bba      	ldrb	r2, [r7, #14]
 800769a:	7dfb      	ldrb	r3, [r7, #23]
 800769c:	4313      	orrs	r3, r2
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 80076a2:	7bbb      	ldrb	r3, [r7, #14]
 80076a4:	461a      	mov	r2, r3
 80076a6:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f006 fcdc 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	613b      	str	r3, [r7, #16]
	return result;
 80076b8:	693b      	ldr	r3, [r7, #16]
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3718      	adds	r7, #24
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop

080076c4 <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	b2da      	uxtb	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 80076d8:	6839      	ldr	r1, [r7, #0]
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f82e 	bl	800773c <inv_icm20948_set_icm20948_accel_fullscale>
 80076e0:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 80076e2:	2202      	movs	r2, #2
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ea:	b21b      	sxth	r3, r3
 80076ec:	4619      	mov	r1, r3
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f002 f94c 	bl	800998c <dmp_icm20948_set_accel_fsr>
 80076f4:	4602      	mov	r2, r0
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 80076fc:	2202      	movs	r2, #2
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	fa02 f303 	lsl.w	r3, r2, r3
 8007704:	b21b      	sxth	r3, r3
 8007706:	4619      	mov	r1, r3
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f002 f9bb 	bl	8009a84 <dmp_icm20948_set_accel_scale2>
 800770e:	4602      	mov	r2, r0
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4313      	orrs	r3, r2
 8007714:	60fb      	str	r3, [r7, #12]
	return result;
 8007716:	68fb      	ldr	r3, [r7, #12]
}
 8007718:	4618      	mov	r0, r3
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
}
 800772e:	4618      	mov	r0, r3
 8007730:	370c      	adds	r7, #12
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
	...

0800773c <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
	int result = 0;
 8007746:	2300      	movs	r3, #0
 8007748:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b03      	cmp	r3, #3
 800774e:	dd02      	ble.n	8007756 <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 8007750:	f04f 33ff 	mov.w	r3, #4294967295
 8007754:	e0b2      	b.n	80078bc <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 8007756:	f107 030f 	add.w	r3, r7, #15
 800775a:	2201      	movs	r2, #1
 800775c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f006 fcdd 	bl	800e120 <inv_icm20948_read_mems_reg>
 8007766:	4602      	mov	r2, r0
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	4313      	orrs	r3, r2
 800776c:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 800776e:	7bfb      	ldrb	r3, [r7, #15]
 8007770:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007774:	b2db      	uxtb	r3, r3
 8007776:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800777e:	2b01      	cmp	r3, #1
 8007780:	d90a      	bls.n	8007798 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	b2da      	uxtb	r2, r3
 8007788:	7bfb      	ldrb	r3, [r7, #15]
 800778a:	4313      	orrs	r3, r2
 800778c:	b2db      	uxtb	r3, r3
 800778e:	f043 0339 	orr.w	r3, r3, #57	@ 0x39
 8007792:	b2db      	uxtb	r3, r3
 8007794:	73fb      	strb	r3, [r7, #15]
 8007796:	e008      	b.n	80077aa <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	005b      	lsls	r3, r3, #1
 800779c:	b25a      	sxtb	r2, r3
 800779e:	7bfb      	ldrb	r3, [r7, #15]
 80077a0:	b25b      	sxtb	r3, r3
 80077a2:	4313      	orrs	r3, r2
 80077a4:	b25b      	sxtb	r3, r3
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 80077aa:	7bfb      	ldrb	r3, [r7, #15]
 80077ac:	461a      	mov	r2, r3
 80077ae:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f006 fc58 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 80077b8:	4602      	mov	r2, r0
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	4313      	orrs	r3, r2
 80077be:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80077c6:	3b01      	subs	r3, #1
 80077c8:	2b1f      	cmp	r3, #31
 80077ca:	d852      	bhi.n	8007872 <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 80077cc:	a201      	add	r2, pc, #4	@ (adr r2, 80077d4 <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 80077ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d2:	bf00      	nop
 80077d4:	08007855 	.word	0x08007855
 80077d8:	08007873 	.word	0x08007873
 80077dc:	08007873 	.word	0x08007873
 80077e0:	0800785b 	.word	0x0800785b
 80077e4:	08007873 	.word	0x08007873
 80077e8:	08007873 	.word	0x08007873
 80077ec:	08007873 	.word	0x08007873
 80077f0:	08007861 	.word	0x08007861
 80077f4:	08007873 	.word	0x08007873
 80077f8:	08007873 	.word	0x08007873
 80077fc:	08007873 	.word	0x08007873
 8007800:	08007873 	.word	0x08007873
 8007804:	08007873 	.word	0x08007873
 8007808:	08007873 	.word	0x08007873
 800780c:	08007873 	.word	0x08007873
 8007810:	08007867 	.word	0x08007867
 8007814:	08007873 	.word	0x08007873
 8007818:	08007873 	.word	0x08007873
 800781c:	08007873 	.word	0x08007873
 8007820:	08007873 	.word	0x08007873
 8007824:	08007873 	.word	0x08007873
 8007828:	08007873 	.word	0x08007873
 800782c:	08007873 	.word	0x08007873
 8007830:	08007873 	.word	0x08007873
 8007834:	08007873 	.word	0x08007873
 8007838:	08007873 	.word	0x08007873
 800783c:	08007873 	.word	0x08007873
 8007840:	08007873 	.word	0x08007873
 8007844:	08007873 	.word	0x08007873
 8007848:	08007873 	.word	0x08007873
 800784c:	08007873 	.word	0x08007873
 8007850:	0800786d 	.word	0x0800786d
		case 1:
			dec3_cfg = 0;
 8007854:	2300      	movs	r3, #0
 8007856:	75fb      	strb	r3, [r7, #23]
			break;
 8007858:	e00e      	b.n	8007878 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 800785a:	2300      	movs	r3, #0
 800785c:	75fb      	strb	r3, [r7, #23]
			break;
 800785e:	e00b      	b.n	8007878 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 8007860:	2301      	movs	r3, #1
 8007862:	75fb      	strb	r3, [r7, #23]
			break;
 8007864:	e008      	b.n	8007878 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 8007866:	2302      	movs	r3, #2
 8007868:	75fb      	strb	r3, [r7, #23]
			break;
 800786a:	e005      	b.n	8007878 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 800786c:	2303      	movs	r3, #3
 800786e:	75fb      	strb	r3, [r7, #23]
			break;
 8007870:	e002      	b.n	8007878 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 8007872:	2300      	movs	r3, #0
 8007874:	75fb      	strb	r3, [r7, #23]
			break;
 8007876:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 8007878:	f107 030e 	add.w	r3, r7, #14
 800787c:	2201      	movs	r2, #1
 800787e:	f240 1115 	movw	r1, #277	@ 0x115
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f006 fc4c 	bl	800e120 <inv_icm20948_read_mems_reg>
 8007888:	4602      	mov	r2, r0
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	4313      	orrs	r3, r2
 800788e:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 8007890:	7bbb      	ldrb	r3, [r7, #14]
 8007892:	f023 0303 	bic.w	r3, r3, #3
 8007896:	b2db      	uxtb	r3, r3
 8007898:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 800789a:	7bba      	ldrb	r2, [r7, #14]
 800789c:	7dfb      	ldrb	r3, [r7, #23]
 800789e:	4313      	orrs	r3, r2
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 80078a4:	7bbb      	ldrb	r3, [r7, #14]
 80078a6:	461a      	mov	r2, r3
 80078a8:	f240 1115 	movw	r1, #277	@ 0x115
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f006 fbdb 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 80078b2:	4602      	mov	r2, r0
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	613b      	str	r3, [r7, #16]

	return result;
 80078ba:	693b      	ldr	r3, [r7, #16]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3718      	adds	r7, #24
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80078ce:	2300      	movs	r3, #0
 80078d0:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	7edb      	ldrb	r3, [r3, #27]
 80078d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80078d8:	bf0c      	ite	eq
 80078da:	2301      	moveq	r3, #1
 80078dc:	2300      	movne	r3, #0
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	461a      	mov	r2, r3
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078e8:	4313      	orrs	r3, r2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d02d      	beq.n	800794a <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d102      	bne.n	8007904 <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2238      	movs	r2, #56	@ 0x38
 8007902:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	f003 0301 	and.w	r3, r3, #1
 800790a:	2b00      	cmp	r3, #0
 800790c:	d106      	bne.n	800791c <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	7edb      	ldrb	r3, [r3, #27]
 8007912:	f043 0307 	orr.w	r3, r3, #7
 8007916:	b2da      	uxtb	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b00      	cmp	r3, #0
 8007924:	d106      	bne.n	8007934 <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	7edb      	ldrb	r3, [r3, #27]
 800792a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800792e:	b2da      	uxtb	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	331b      	adds	r3, #27
 8007938:	2201      	movs	r2, #1
 800793a:	2107      	movs	r1, #7
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f006 fb1a 	bl	800df76 <inv_icm20948_write_mems_reg>
 8007942:	4602      	mov	r2, r0
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	4313      	orrs	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	f003 0308 	and.w	r3, r3, #8
 8007950:	2b00      	cmp	r3, #0
 8007952:	d007      	beq.n	8007964 <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f7fc fd5d 	bl	8004414 <inv_icm20948_resume_akm>
 800795a:	4602      	mov	r2, r0
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	4313      	orrs	r3, r2
 8007960:	60fb      	str	r3, [r7, #12]
 8007962:	e006      	b.n	8007972 <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7fc fd28 	bl	80043ba <inv_icm20948_suspend_akm>
 800796a:	4602      	mov	r2, r0
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	4313      	orrs	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 8007972:	68fb      	ldr	r3, [r7, #12]
}
 8007974:	4618      	mov	r0, r3
 8007976:	3710      	adds	r7, #16
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 800797c:	b590      	push	{r4, r7, lr}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4619      	mov	r1, r3
 8007992:	4610      	mov	r0, r2
 8007994:	f000 fb84 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007998:	4604      	mov	r4, r0
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	3304      	adds	r3, #4
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	3304      	adds	r3, #4
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4619      	mov	r1, r3
 80079a8:	4610      	mov	r0, r2
 80079aa:	f000 fb79 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 80079ae:	4603      	mov	r3, r0
 80079b0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	3308      	adds	r3, #8
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	3308      	adds	r3, #8
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4619      	mov	r1, r3
 80079c0:	4610      	mov	r0, r2
 80079c2:	f000 fb6d 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 80079c6:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80079c8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	330c      	adds	r3, #12
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	330c      	adds	r3, #12
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4619      	mov	r1, r3
 80079d8:	4610      	mov	r0, r2
 80079da:	f000 fb61 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 80079de:	4603      	mov	r3, r0
 80079e0:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	3304      	adds	r3, #4
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4619      	mov	r1, r3
 80079f2:	4610      	mov	r0, r2
 80079f4:	f000 fb54 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 80079f8:	4604      	mov	r4, r0
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	3304      	adds	r3, #4
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4619      	mov	r1, r3
 8007a06:	4610      	mov	r0, r2
 8007a08:	f000 fb4a 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	3308      	adds	r3, #8
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	330c      	adds	r3, #12
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	4610      	mov	r0, r2
 8007a20:	f000 fb3e 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a24:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007a26:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	330c      	adds	r3, #12
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	3308      	adds	r3, #8
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4619      	mov	r1, r3
 8007a36:	4610      	mov	r0, r2
 8007a38:	f000 fb32 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a3c:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007a42:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007a44:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4619      	mov	r1, r3
 8007a52:	4610      	mov	r0, r2
 8007a54:	f000 fb24 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a58:	4604      	mov	r4, r0
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	330c      	adds	r3, #12
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4619      	mov	r1, r3
 8007a68:	4610      	mov	r0, r2
 8007a6a:	f000 fb19 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	3308      	adds	r3, #8
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	f000 fb0e 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a84:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007a86:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	3304      	adds	r3, #4
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4619      	mov	r1, r3
 8007a96:	4610      	mov	r0, r2
 8007a98:	f000 fb02 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007a9c:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8007aa2:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8007aa4:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	330c      	adds	r3, #12
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	4610      	mov	r0, r2
 8007ab4:	f000 faf4 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007ab8:	4604      	mov	r4, r0
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	3304      	adds	r3, #4
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	4610      	mov	r0, r2
 8007aca:	f000 fae9 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	3308      	adds	r3, #8
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	3304      	adds	r3, #4
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4619      	mov	r1, r3
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	f000 fadd 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007ae6:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007ae8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	330c      	adds	r3, #12
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4619      	mov	r1, r3
 8007af6:	4610      	mov	r0, r2
 8007af8:	f000 fad2 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007afc:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007b02:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007b04:	601a      	str	r2, [r3, #0]
}
 8007b06:	bf00      	nop
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd90      	pop	{r4, r7, pc}

08007b0e <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 8007b0e:	b480      	push	{r7}
 8007b10:	b083      	sub	sp, #12
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	3304      	adds	r3, #4
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	3304      	adds	r3, #4
 8007b2a:	4252      	negs	r2, r2
 8007b2c:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	3308      	adds	r3, #8
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	3308      	adds	r3, #8
 8007b38:	4252      	negs	r2, r2
 8007b3a:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	330c      	adds	r3, #12
 8007b40:	681a      	ldr	r2, [r3, #0]
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	330c      	adds	r3, #12
 8007b46:	4252      	negs	r2, r2
 8007b48:	601a      	str	r2, [r3, #0]
}
 8007b4a:	bf00      	nop
 8007b4c:	370c      	adds	r7, #12
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr

08007b56 <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 8007b56:	b590      	push	{r4, r7, lr}
 8007b58:	b085      	sub	sp, #20
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	60f8      	str	r0, [r7, #12]
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	f000 fa97 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007b72:	4604      	mov	r4, r0
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	3304      	adds	r3, #4
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	3304      	adds	r3, #4
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4619      	mov	r1, r3
 8007b82:	4610      	mov	r0, r2
 8007b84:	f000 fa8c 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	3308      	adds	r3, #8
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4619      	mov	r1, r3
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	f000 fa80 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007ba0:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8007ba2:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	330c      	adds	r3, #12
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	330c      	adds	r3, #12
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	f000 fa74 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	3304      	adds	r3, #4
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4619      	mov	r1, r3
 8007bcc:	4610      	mov	r0, r2
 8007bce:	f000 fa67 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	3304      	adds	r3, #4
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4619      	mov	r1, r3
 8007be0:	4610      	mov	r0, r2
 8007be2:	f000 fa5d 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007be6:	4603      	mov	r3, r0
 8007be8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3308      	adds	r3, #8
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	330c      	adds	r3, #12
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	4610      	mov	r0, r2
 8007bfa:	f000 fa51 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007bfe:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007c00:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	330c      	adds	r3, #12
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	3308      	adds	r3, #8
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4619      	mov	r1, r3
 8007c10:	4610      	mov	r0, r2
 8007c12:	f000 fa45 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007c16:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007c1c:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007c1e:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	3304      	adds	r3, #4
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	330c      	adds	r3, #12
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4610      	mov	r0, r2
 8007c30:	f000 fa36 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007c34:	4604      	mov	r4, r0
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	3308      	adds	r3, #8
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4619      	mov	r1, r3
 8007c42:	4610      	mov	r0, r2
 8007c44:	f000 fa2c 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3308      	adds	r3, #8
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4619      	mov	r1, r3
 8007c58:	4610      	mov	r0, r2
 8007c5a:	f000 fa21 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007c5e:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007c60:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	330c      	adds	r3, #12
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	3304      	adds	r3, #4
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4610      	mov	r0, r2
 8007c72:	f000 fa15 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007c76:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007c7c:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007c7e:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	330c      	adds	r3, #12
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f000 fa07 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007c92:	4603      	mov	r3, r0
 8007c94:	425c      	negs	r4, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3304      	adds	r3, #4
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	3308      	adds	r3, #8
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	f000 f9fb 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007caa:	4603      	mov	r3, r0
 8007cac:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3308      	adds	r3, #8
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	3304      	adds	r3, #4
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4619      	mov	r1, r3
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	f000 f9ef 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007cc2:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007cc4:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	330c      	adds	r3, #12
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	4610      	mov	r0, r2
 8007cd4:	f000 f9e4 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8007cd8:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007cde:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007ce0:	601a      	str	r2, [r3, #0]
}
 8007ce2:	bf00      	nop
 8007ce4:	3714      	adds	r7, #20
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd90      	pop	{r4, r7, pc}

08007cea <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b094      	sub	sp, #80	@ 0x50
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	60f8      	str	r0, [r7, #12]
 8007cf2:	60b9      	str	r1, [r7, #8]
 8007cf4:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 8007cfa:	f107 0320 	add.w	r3, r7, #32
 8007cfe:	3304      	adds	r3, #4
 8007d00:	220c      	movs	r2, #12
 8007d02:	68b9      	ldr	r1, [r7, #8]
 8007d04:	4618      	mov	r0, r3
 8007d06:	f00a ff23 	bl	8012b50 <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 8007d0a:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8007d0e:	f107 0320 	add.w	r3, r7, #32
 8007d12:	4619      	mov	r1, r3
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f7ff fe31 	bl	800797c <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 8007d1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007d1e:	4619      	mov	r1, r3
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f7ff fef4 	bl	8007b0e <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 8007d26:	f107 0210 	add.w	r2, r7, #16
 8007d2a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007d2e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7ff fe22 	bl	800797c <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 8007d38:	f107 0310 	add.w	r3, r7, #16
 8007d3c:	3304      	adds	r3, #4
 8007d3e:	220c      	movs	r2, #12
 8007d40:	4619      	mov	r1, r3
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f00a ff04 	bl	8012b50 <memcpy>
}
 8007d48:	bf00      	nop
 8007d4a:	3750      	adds	r7, #80	@ 0x50
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	33a8      	adds	r3, #168	@ 0xa8
 8007d5e:	2210      	movs	r2, #16
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f00a fef4 	bl	8012b50 <memcpy>
}
 8007d68:	bf00      	nop
 8007d6a:	3708      	adds	r7, #8
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b08c      	sub	sp, #48	@ 0x30
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 8007d7c:	f107 0320 	add.w	r3, r7, #32
 8007d80:	4619      	mov	r1, r3
 8007d82:	68b8      	ldr	r0, [r7, #8]
 8007d84:	f000 f9ba 	bl	80080fc <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8007d8e:	f107 0210 	add.w	r2, r7, #16
 8007d92:	f107 0320 	add.w	r3, r7, #32
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7ff fedd 	bl	8007b56 <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	db33      	blt.n	8007e0a <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	ee07 3a90 	vmov	s15, r3
 8007da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007dac:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007db0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	ee07 3a90 	vmov	s15, r3
 8007dc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	3304      	adds	r3, #4
 8007dc8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007dcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007dd0:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	ee07 3a90 	vmov	s15, r3
 8007dda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	3308      	adds	r3, #8
 8007de2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007de6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007dea:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	ee07 3a90 	vmov	s15, r3
 8007df4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	330c      	adds	r3, #12
 8007dfc:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007e00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e04:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 8007e08:	e036      	b.n	8007e78 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	425b      	negs	r3, r3
 8007e0e:	ee07 3a90 	vmov	s15, r3
 8007e12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e16:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8007e24:	69bb      	ldr	r3, [r7, #24]
 8007e26:	425b      	negs	r3, r3
 8007e28:	ee07 3a90 	vmov	s15, r3
 8007e2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	3304      	adds	r3, #4
 8007e34:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e3c:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	425b      	negs	r3, r3
 8007e44:	ee07 3a90 	vmov	s15, r3
 8007e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	3308      	adds	r3, #8
 8007e50:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007e54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e58:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	425b      	negs	r3, r3
 8007e60:	ee07 3a90 	vmov	s15, r3
 8007e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	330c      	adds	r3, #12
 8007e6c:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8007e80 <inv_icm20948_convert_rotation_vector+0x110>
 8007e70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e74:	edc3 7a00 	vstr	s15, [r3]
}
 8007e78:	bf00      	nop
 8007e7a:	3730      	adds	r7, #48	@ 0x30
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	30800000 	.word	0x30800000

08007e84 <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b088      	sub	sp, #32
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 8007e8e:	f107 030c 	add.w	r3, r7, #12
 8007e92:	4619      	mov	r1, r3
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fadc 	bl	8008452 <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	61fb      	str	r3, [r7, #28]
 8007e9e:	e02d      	b.n	8007efc <inv_rotation_to_quaternion+0x78>
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	3320      	adds	r3, #32
 8007ea6:	443b      	add	r3, r7
 8007ea8:	3b14      	subs	r3, #20
 8007eaa:	edd3 7a00 	vldr	s15, [r3]
 8007eae:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8007f0c <inv_rotation_to_quaternion+0x88>
 8007eb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	3320      	adds	r3, #32
 8007ebc:	443b      	add	r3, r7
 8007ebe:	3b14      	subs	r3, #20
 8007ec0:	edd3 7a00 	vldr	s15, [r3]
 8007ec4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ecc:	db02      	blt.n	8007ed4 <inv_rotation_to_quaternion+0x50>
 8007ece:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007ed2:	e001      	b.n	8007ed8 <inv_rotation_to_quaternion+0x54>
 8007ed4:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007f10 <inv_rotation_to_quaternion+0x8c>
 8007ed8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8007edc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	4413      	add	r3, r2
 8007eec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ef0:	ee17 2a90 	vmov	r2, s15
 8007ef4:	601a      	str	r2, [r3, #0]
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	61fb      	str	r3, [r7, #28]
 8007efc:	69fb      	ldr	r3, [r7, #28]
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	ddce      	ble.n	8007ea0 <inv_rotation_to_quaternion+0x1c>
}
 8007f02:	bf00      	nop
 8007f04:	bf00      	nop
 8007f06:	3720      	adds	r7, #32
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	4e800000 	.word	0x4e800000
 8007f10:	00000000 	.word	0x00000000

08007f14 <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b09a      	sub	sp, #104	@ 0x68
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 8007f22:	2300      	movs	r3, #0
 8007f24:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f26:	e012      	b.n	8007f4e <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 8007f28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f2a:	68ba      	ldr	r2, [r7, #8]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f993 3000 	ldrsb.w	r3, [r3]
 8007f32:	ee07 3a90 	vmov	s15, r3
 8007f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	3368      	adds	r3, #104	@ 0x68
 8007f40:	443b      	add	r3, r7
 8007f42:	3b28      	subs	r3, #40	@ 0x28
 8007f44:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 8007f48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f50:	2b08      	cmp	r3, #8
 8007f52:	dde9      	ble.n	8007f28 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 8007f54:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007f58:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007f5c:	4611      	mov	r1, r2
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7ff ff90 	bl	8007e84 <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 8007f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f66:	425b      	negs	r3, r3
 8007f68:	637b      	str	r3, [r7, #52]	@ 0x34
    qcb[2] = -qcb[2];
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6c:	425b      	negs	r3, r3
 8007f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
    qcb[3] = -qcb[3];
 8007f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f72:	425b      	negs	r3, r3
 8007f74:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 8007f76:	edd7 7a01 	vldr	s15, [r7, #4]
 8007f7a:	eef1 7a67 	vneg.f32	s15, s15
 8007f7e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8008020 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8007f82:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007f86:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8008024 <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8007f8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007f8e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007f92:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007f96:	eeb0 0a47 	vmov.f32	s0, s14
 8007f9a:	f00e f917 	bl	80161cc <cosf>
 8007f9e:	eef0 7a40 	vmov.f32	s15, s0
 8007fa2:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8008028 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8007fa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007faa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007fae:	ee17 3a90 	vmov	r3, s15
 8007fb2:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 8007fb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8007fbc:	eef1 7a67 	vneg.f32	s15, s15
 8007fc0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8008020 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8007fc4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007fc8:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8008024 <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8007fcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007fd0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007fd4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007fd8:	eeb0 0a47 	vmov.f32	s0, s14
 8007fdc:	f00e f93a 	bl	8016254 <sinf>
 8007fe0:	eef0 7a40 	vmov.f32	s15, s0
 8007fe4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8008028 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8007fe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007fec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ff0:	ee17 3a90 	vmov	r3, s15
 8007ff4:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 8007ffa:	f107 0220 	add.w	r2, r7, #32
 8007ffe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8008002:	f107 0310 	add.w	r3, r7, #16
 8008006:	4618      	mov	r0, r3
 8008008:	f7ff fcb8 	bl	800797c <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 800800c:	f107 0320 	add.w	r3, r7, #32
 8008010:	4619      	mov	r1, r3
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	f7ff fe9c 	bl	8007d50 <inv_icm20948_set_chip_to_body>
}
 8008018:	bf00      	nop
 800801a:	3768      	adds	r7, #104	@ 0x68
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}
 8008020:	40490fdb 	.word	0x40490fdb
 8008024:	43340000 	.word	0x43340000
 8008028:	4e800000 	.word	0x4e800000

0800802c <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b088      	sub	sp, #32
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	ed87 0a01 	vstr	s0, [r7, #4]
 800803a:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	33a8      	adds	r3, #168	@ 0xa8
 8008040:	f107 0214 	add.w	r2, r7, #20
 8008044:	68b9      	ldr	r1, [r7, #8]
 8008046:	4618      	mov	r0, r3
 8008048:	f7ff fe4f 	bl	8007cea <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	ee07 3a90 	vmov	s15, r3
 8008052:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008056:	edd7 7a01 	vldr	s15, [r7, #4]
 800805a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	ee07 3a90 	vmov	s15, r3
 800806a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	3304      	adds	r3, #4
 8008072:	edd7 7a01 	vldr	s15, [r7, #4]
 8008076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800807a:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	ee07 3a90 	vmov	s15, r3
 8008084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	3308      	adds	r3, #8
 800808c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008094:	edc3 7a00 	vstr	s15, [r3]
}
 8008098:	bf00      	nop
 800809a:	3720      	adds	r7, #32
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 80080a0:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80080a4:	b087      	sub	sp, #28
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
 80080aa:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 80080ac:	6879      	ldr	r1, [r7, #4]
 80080ae:	17c8      	asrs	r0, r1, #31
 80080b0:	4688      	mov	r8, r1
 80080b2:	4681      	mov	r9, r0
 80080b4:	6839      	ldr	r1, [r7, #0]
 80080b6:	17c8      	asrs	r0, r1, #31
 80080b8:	460c      	mov	r4, r1
 80080ba:	4605      	mov	r5, r0
 80080bc:	fb04 f009 	mul.w	r0, r4, r9
 80080c0:	fb08 f105 	mul.w	r1, r8, r5
 80080c4:	4401      	add	r1, r0
 80080c6:	fba8 2304 	umull	r2, r3, r8, r4
 80080ca:	4419      	add	r1, r3
 80080cc:	460b      	mov	r3, r1
 80080ce:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80080d2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 80080d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80080da:	f04f 0200 	mov.w	r2, #0
 80080de:	f04f 0300 	mov.w	r3, #0
 80080e2:	0f82      	lsrs	r2, r0, #30
 80080e4:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 80080e8:	178b      	asrs	r3, r1, #30
 80080ea:	4613      	mov	r3, r2
 80080ec:	60fb      	str	r3, [r7, #12]
	return result;
 80080ee:	68fb      	ldr	r3, [r7, #12]
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	371c      	adds	r7, #28
 80080f4:	46bd      	mov	sp, r7
 80080f6:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80080fa:	4770      	bx	lr

080080fc <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 80080fc:	b590      	push	{r4, r7, lr}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 8008106:	2300      	movs	r3, #0
 8008108:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4619      	mov	r1, r3
 8008114:	4610      	mov	r0, r2
 8008116:	f7ff ffc3 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 800811a:	4603      	mov	r3, r0
 800811c:	f1c3 4480 	rsb	r4, r3, #1073741824	@ 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3304      	adds	r3, #4
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	3304      	adds	r3, #4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4619      	mov	r1, r3
 800812e:	4610      	mov	r0, r2
 8008130:	f7ff ffb6 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8008134:	4603      	mov	r3, r0
 8008136:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	3308      	adds	r3, #8
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	3308      	adds	r3, #8
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4619      	mov	r1, r3
 8008146:	4610      	mov	r0, r2
 8008148:	f7ff ffaa 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 800814c:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800814e:	1ae3      	subs	r3, r4, r3
 8008150:	4618      	mov	r0, r3
 8008152:	f000 f81b 	bl	800818c <inv_icm20948_convert_fast_sqrt_fxp>
 8008156:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	68fa      	ldr	r2, [r7, #12]
 800815c:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	3304      	adds	r3, #4
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	6812      	ldr	r2, [r2, #0]
 8008166:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	1d1a      	adds	r2, r3, #4
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	3308      	adds	r3, #8
 8008170:	6812      	ldr	r2, [r2, #0]
 8008172:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f103 0208 	add.w	r2, r3, #8
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	330c      	adds	r3, #12
 800817e:	6812      	ldr	r2, [r2, #0]
 8008180:	601a      	str	r2, [r3, #0]

    return 0;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3714      	adds	r7, #20
 8008188:	46bd      	mov	sp, r7
 800818a:	bd90      	pop	{r4, r7, pc}

0800818c <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 800818c:	b590      	push	{r4, r7, lr}
 800818e:	b08b      	sub	sp, #44	@ 0x2c
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	dc01      	bgt.n	800819e <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 800819a:	2300      	movs	r3, #0
 800819c:	e080      	b.n	80082a0 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 800819e:	4b42      	ldr	r3, [pc, #264]	@ (80082a8 <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 80081a0:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 80081a2:	4b42      	ldr	r3, [pc, #264]	@ (80082ac <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 80081a4:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 80081a6:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80081aa:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 80081ac:	f107 0208 	add.w	r2, r7, #8
 80081b0:	1d3b      	adds	r3, r7, #4
 80081b2:	4611      	mov	r1, r2
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 f87b 	bl	80082b0 <inv_icm20948_convert_test_limits_and_scale_fxp>
 80081ba:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 80081bc:	2300      	movs	r3, #0
 80081be:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	dd06      	ble.n	80081d4 <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f003 0301 	and.w	r3, r3, #1
 80081ce:	bfb8      	it	lt
 80081d0:	425b      	neglt	r3, r3
 80081d2:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	6a3b      	ldr	r3, [r7, #32]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80081e2:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 80081e4:	687c      	ldr	r4, [r7, #4]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	68f9      	ldr	r1, [r7, #12]
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7ff ff58 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 80081f0:	4603      	mov	r3, r0
 80081f2:	105b      	asrs	r3, r3, #1
 80081f4:	1ae3      	subs	r3, r4, r3
 80081f6:	627b      	str	r3, [r7, #36]	@ 0x24
 	if ( nr_iters>=2 ) {
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	dd34      	ble.n	8008268 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	105a      	asrs	r2, r3, #1
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	4619      	mov	r1, r3
 8008208:	68f8      	ldr	r0, [r7, #12]
 800820a:	f7ff ff49 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 800820e:	4603      	mov	r3, r0
 8008210:	4619      	mov	r1, r3
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f7ff ff44 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8008218:	4603      	mov	r3, r0
 800821a:	105b      	asrs	r3, r3, #1
 800821c:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800821e:	68f9      	ldr	r1, [r7, #12]
 8008220:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008222:	f7ff ff3d 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8008226:	4603      	mov	r3, r0
 8008228:	105b      	asrs	r3, r3, #1
 800822a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800822c:	1ad3      	subs	r3, r2, r3
 800822e:	627b      	str	r3, [r7, #36]	@ 0x24
		if ( nr_iters==3 ) {
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	2b03      	cmp	r3, #3
 8008234:	d118      	bne.n	8008268 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	105a      	asrs	r2, r3, #1
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	4619      	mov	r1, r3
 8008240:	68f8      	ldr	r0, [r7, #12]
 8008242:	f7ff ff2d 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8008246:	4603      	mov	r3, r0
 8008248:	4619      	mov	r1, r3
 800824a:	68f8      	ldr	r0, [r7, #12]
 800824c:	f7ff ff28 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8008250:	4603      	mov	r3, r0
 8008252:	105b      	asrs	r3, r3, #1
 8008254:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 8008256:	68f9      	ldr	r1, [r7, #12]
 8008258:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800825a:	f7ff ff21 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 800825e:	4603      	mov	r3, r0
 8008260:	105b      	asrs	r3, r3, #1
 8008262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	if (sq2scale)
 8008268:	6a3b      	ldr	r3, [r7, #32]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d004      	beq.n	8008278 <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 800826e:	69b9      	ldr	r1, [r7, #24]
 8008270:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008272:	f7ff ff15 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 8008276:	6278      	str	r0, [r7, #36]	@ 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	dd06      	ble.n	800828c <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	105b      	asrs	r3, r3, #1
 8008282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008284:	fa42 f303 	asr.w	r3, r2, r3
 8008288:	627b      	str	r3, [r7, #36]	@ 0x24
 800828a:	e008      	b.n	800829e <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008292:	d104      	bne.n	800829e <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 8008294:	69f9      	ldr	r1, [r7, #28]
 8008296:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008298:	f7ff ff02 	bl	80080a0 <inv_icm20948_convert_mult_q30_fxp>
 800829c:	6278      	str	r0, [r7, #36]	@ 0x24
	return xx;
 800829e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	372c      	adds	r7, #44	@ 0x2c
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd90      	pop	{r4, r7, pc}
 80082a8:	5a82799a 	.word	0x5a82799a
 80082ac:	2d413ccd 	.word	0x2d413ccd

080082b0 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b088      	sub	sp, #32
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 80082ba:	4b33      	ldr	r3, [pc, #204]	@ (8008388 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 80082bc:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 80082be:	4b33      	ldr	r3, [pc, #204]	@ (800838c <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 80082c0:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 80082c2:	4b33      	ldr	r3, [pc, #204]	@ (8008390 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 80082c4:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 80082c6:	4b33      	ldr	r3, [pc, #204]	@ (8008394 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 80082c8:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 80082ca:	4b33      	ldr	r3, [pc, #204]	@ (8008398 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 80082cc:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 80082ce:	4b33      	ldr	r3, [pc, #204]	@ (800839c <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 80082d0:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	69ba      	ldr	r2, [r7, #24]
 80082d8:	429a      	cmp	r2, r3
 80082da:	da09      	bge.n	80082f0 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	105a      	asrs	r2, r3, #1
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	601a      	str	r2, [r3, #0]
		*pow=-1;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	f04f 32ff 	mov.w	r2, #4294967295
 80082ec:	601a      	str	r2, [r3, #0]
 80082ee:	e02e      	b.n	800834e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	69fa      	ldr	r2, [r7, #28]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	dd26      	ble.n	8008348 <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f850 	bl	80083a0 <inv_icm20948_convert_get_highest_bit_position>
 8008300:	4603      	mov	r3, r0
 8008302:	461a      	mov	r2, r3
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	69ba      	ldr	r2, [r7, #24]
 800830e:	429a      	cmp	r2, r3
 8008310:	dc0a      	bgt.n	8008328 <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	105a      	asrs	r2, r3, #1
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	1e5a      	subs	r2, r3, #1
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	601a      	str	r2, [r3, #0]
 8008326:	e012      	b.n	800834e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	69fa      	ldr	r2, [r7, #28]
 800832e:	429a      	cmp	r2, r3
 8008330:	dd0d      	ble.n	800834e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	005a      	lsls	r2, r3, #1
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	1c5a      	adds	r2, r3, #1
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	601a      	str	r2, [r3, #0]
 8008346:	e002      	b.n	800834e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	2200      	movs	r2, #0
 800834c:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	429a      	cmp	r2, r3
 8008356:	dc04      	bgt.n	8008362 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	429a      	cmp	r2, r3
 8008360:	da01      	bge.n	8008366 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 8008362:	2303      	movs	r3, #3
 8008364:	e00c      	b.n	8008380 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	429a      	cmp	r2, r3
 800836e:	dc04      	bgt.n	800837a <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	429a      	cmp	r2, r3
 8008378:	da01      	bge.n	800837e <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 800837a:	2302      	movs	r3, #2
 800837c:	e000      	b.n	8008380 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 800837e:	2301      	movs	r3, #1
}
 8008380:	4618      	mov	r0, r3
 8008382:	3720      	adds	r7, #32
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	2c5c85fe 	.word	0x2c5c85fe
 800838c:	58b90bfc 	.word	0x58b90bfc
 8008390:	3999999a 	.word	0x3999999a
 8008394:	46666666 	.word	0x46666666
 8008398:	3f5c28f6 	.word	0x3f5c28f6
 800839c:	40a3d70a 	.word	0x40a3d70a

080083a0 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 80083a8:	2300      	movs	r3, #0
 80083aa:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d101      	bne.n	80083b8 <inv_icm20948_convert_get_highest_bit_position+0x18>
 80083b4:	2300      	movs	r3, #0
 80083b6:	e046      	b.n	8008446 <inv_icm20948_convert_get_highest_bit_position+0xa6>

    if ((*value & 0xFFFF0000) == 0) {
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083c0:	d208      	bcs.n	80083d4 <inv_icm20948_convert_get_highest_bit_position+0x34>
        position += 16;
 80083c2:	89fb      	ldrh	r3, [r7, #14]
 80083c4:	3310      	adds	r3, #16
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	041a      	lsls	r2, r3, #16
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083dc:	d208      	bcs.n	80083f0 <inv_icm20948_convert_get_highest_bit_position+0x50>
        position += 8;
 80083de:	89fb      	ldrh	r3, [r7, #14]
 80083e0:	3308      	adds	r3, #8
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	021a      	lsls	r2, r3, #8
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083f8:	d208      	bcs.n	800840c <inv_icm20948_convert_get_highest_bit_position+0x6c>
        position += 4;
 80083fa:	89fb      	ldrh	r3, [r7, #14]
 80083fc:	3304      	adds	r3, #4
 80083fe:	b29b      	uxth	r3, r3
 8008400:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	011a      	lsls	r2, r3, #4
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008414:	d208      	bcs.n	8008428 <inv_icm20948_convert_get_highest_bit_position+0x88>
        position += 2;
 8008416:	89fb      	ldrh	r3, [r7, #14]
 8008418:	3302      	adds	r3, #2
 800841a:	b29b      	uxth	r3, r3
 800841c:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	009a      	lsls	r2, r3, #2
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2b00      	cmp	r3, #0
 800842e:	da08      	bge.n	8008442 <inv_icm20948_convert_get_highest_bit_position+0xa2>
        position -= 1;
 8008430:	89fb      	ldrh	r3, [r7, #14]
 8008432:	3b01      	subs	r3, #1
 8008434:	b29b      	uxth	r3, r3
 8008436:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	085a      	lsrs	r2, r3, #1
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	601a      	str	r2, [r3, #0]
    }
    return position;
 8008442:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8008446:	4618      	mov	r0, r3
 8008448:	3714      	adds	r7, #20
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr

08008452 <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 8008452:	b590      	push	{r4, r7, lr}
 8008454:	b08d      	sub	sp, #52	@ 0x34
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
 800845a:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	62fb      	str	r3, [r7, #44]	@ 0x2c
	r12 = R[1];
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	62bb      	str	r3, [r7, #40]	@ 0x28
	r13 = R[2];
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	627b      	str	r3, [r7, #36]	@ 0x24

	r21 = R[3];
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	69db      	ldr	r3, [r3, #28]
 800848a:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6a1b      	ldr	r3, [r3, #32]
 8008490:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 8008492:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008496:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800849a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800849e:	edd7 7a07 	vldr	s15, [r7, #28]
 80084a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80084a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80084aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80084ae:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80084b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 80084bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80084c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80084c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80084c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80084cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80084d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80084d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	3304      	adds	r3, #4
 80084dc:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80084e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80084e4:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 80084e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80084ec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80084f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80084f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80084f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80084fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8008500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	3308      	adds	r3, #8
 8008508:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800850c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008510:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 8008514:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008518:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800851c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008520:	edd7 7a07 	vldr	s15, [r7, #28]
 8008524:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008528:	edd7 7a03 	vldr	s15, [r7, #12]
 800852c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	330c      	adds	r3, #12
 8008534:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8008538:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800853c:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	edd3 7a00 	vldr	s15, [r3]
 8008546:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800854a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800854e:	d503      	bpl.n	8008558 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	f04f 0200 	mov.w	r2, #0
 8008556:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	3304      	adds	r3, #4
 800855c:	edd3 7a00 	vldr	s15, [r3]
 8008560:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008568:	d504      	bpl.n	8008574 <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	3304      	adds	r3, #4
 800856e:	f04f 0200 	mov.w	r2, #0
 8008572:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	3308      	adds	r3, #8
 8008578:	edd3 7a00 	vldr	s15, [r3]
 800857c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008584:	d504      	bpl.n	8008590 <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	3308      	adds	r3, #8
 800858a:	f04f 0200 	mov.w	r2, #0
 800858e:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	330c      	adds	r3, #12
 8008594:	edd3 7a00 	vldr	s15, [r3]
 8008598:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800859c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a0:	d504      	bpl.n	80085ac <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	330c      	adds	r3, #12
 80085a6:	f04f 0200 	mov.w	r2, #0
 80085aa:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	edd3 7a00 	vldr	s15, [r3]
 80085b2:	eeb0 0a67 	vmov.f32	s0, s15
 80085b6:	f00d fdeb 	bl	8016190 <sqrtf>
 80085ba:	eef0 7a40 	vmov.f32	s15, s0
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	3304      	adds	r3, #4
 80085c8:	edd3 7a00 	vldr	s15, [r3]
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	1d1c      	adds	r4, r3, #4
 80085d0:	eeb0 0a67 	vmov.f32	s0, s15
 80085d4:	f00d fddc 	bl	8016190 <sqrtf>
 80085d8:	eef0 7a40 	vmov.f32	s15, s0
 80085dc:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	3308      	adds	r3, #8
 80085e4:	edd3 7a00 	vldr	s15, [r3]
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	f103 0408 	add.w	r4, r3, #8
 80085ee:	eeb0 0a67 	vmov.f32	s0, s15
 80085f2:	f00d fdcd 	bl	8016190 <sqrtf>
 80085f6:	eef0 7a40 	vmov.f32	s15, s0
 80085fa:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	330c      	adds	r3, #12
 8008602:	edd3 7a00 	vldr	s15, [r3]
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	f103 040c 	add.w	r4, r3, #12
 800860c:	eeb0 0a67 	vmov.f32	s0, s15
 8008610:	f00d fdbe 	bl	8016190 <sqrtf>
 8008614:	eef0 7a40 	vmov.f32	s15, s0
 8008618:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	ed93 7a00 	vldr	s14, [r3]
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	3304      	adds	r3, #4
 8008626:	edd3 7a00 	vldr	s15, [r3]
 800862a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800862e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008632:	db51      	blt.n	80086d8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	ed93 7a00 	vldr	s14, [r3]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	3308      	adds	r3, #8
 800863e:	edd3 7a00 	vldr	s15, [r3]
 8008642:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800864a:	db45      	blt.n	80086d8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	ed93 7a00 	vldr	s14, [r3]
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	330c      	adds	r3, #12
 8008656:	edd3 7a00 	vldr	s15, [r3]
 800865a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800865e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008662:	db39      	blt.n	80086d8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 8008664:	ed97 7a06 	vldr	s14, [r7, #24]
 8008668:	edd7 7a04 	vldr	s15, [r7, #16]
 800866c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	edd3 7a00 	vldr	s15, [r3]
 8008676:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800867a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	3304      	adds	r3, #4
 8008682:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008686:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800868a:	ed97 7a05 	vldr	s14, [r7, #20]
 800868e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008692:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	edd3 7a00 	vldr	s15, [r3]
 800869c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80086a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	3308      	adds	r3, #8
 80086a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086ac:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 80086b0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80086b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80086b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	edd3 7a00 	vldr	s15, [r3]
 80086c2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80086c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	330c      	adds	r3, #12
 80086ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086d2:	edc3 7a00 	vstr	s15, [r3]
 80086d6:	e128      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	3304      	adds	r3, #4
 80086dc:	ed93 7a00 	vldr	s14, [r3]
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	edd3 7a00 	vldr	s15, [r3]
 80086e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80086ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086ee:	db55      	blt.n	800879c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	3304      	adds	r3, #4
 80086f4:	ed93 7a00 	vldr	s14, [r3]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	3308      	adds	r3, #8
 80086fc:	edd3 7a00 	vldr	s15, [r3]
 8008700:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008708:	db48      	blt.n	800879c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	3304      	adds	r3, #4
 800870e:	ed93 7a00 	vldr	s14, [r3]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	330c      	adds	r3, #12
 8008716:	edd3 7a00 	vldr	s15, [r3]
 800871a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800871e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008722:	db3b      	blt.n	800879c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 8008724:	ed97 7a06 	vldr	s14, [r7, #24]
 8008728:	edd7 7a04 	vldr	s15, [r7, #16]
 800872c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	3304      	adds	r3, #4
 8008734:	edd3 7a00 	vldr	s15, [r3]
 8008738:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800873c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008740:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800874a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800874e:	edd7 7a08 	vldr	s15, [r7, #32]
 8008752:	ee77 6a27 	vadd.f32	s13, s14, s15
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	3304      	adds	r3, #4
 800875a:	edd3 7a00 	vldr	s15, [r3]
 800875e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008762:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	3308      	adds	r3, #8
 800876a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800876e:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 8008772:	ed97 7a05 	vldr	s14, [r7, #20]
 8008776:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800877a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	3304      	adds	r3, #4
 8008782:	edd3 7a00 	vldr	s15, [r3]
 8008786:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800878a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	330c      	adds	r3, #12
 8008792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008796:	edc3 7a00 	vstr	s15, [r3]
 800879a:	e0c6      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	3308      	adds	r3, #8
 80087a0:	ed93 7a00 	vldr	s14, [r3]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	edd3 7a00 	vldr	s15, [r3]
 80087aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087b2:	db55      	blt.n	8008860 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	3308      	adds	r3, #8
 80087b8:	ed93 7a00 	vldr	s14, [r3]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	3304      	adds	r3, #4
 80087c0:	edd3 7a00 	vldr	s15, [r3]
 80087c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087cc:	db48      	blt.n	8008860 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	3308      	adds	r3, #8
 80087d2:	ed93 7a00 	vldr	s14, [r3]
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	330c      	adds	r3, #12
 80087da:	edd3 7a00 	vldr	s15, [r3]
 80087de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087e6:	db3b      	blt.n	8008860 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 80087e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80087ec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80087f0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	3308      	adds	r3, #8
 80087f8:	edd3 7a00 	vldr	s15, [r3]
 80087fc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008800:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008804:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 800880e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8008812:	edd7 7a08 	vldr	s15, [r7, #32]
 8008816:	ee77 6a27 	vadd.f32	s13, s14, s15
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	3308      	adds	r3, #8
 800881e:	edd3 7a00 	vldr	s15, [r3]
 8008822:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008826:	ee27 7a87 	vmul.f32	s14, s15, s14
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	3304      	adds	r3, #4
 800882e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008832:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 8008836:	ed97 7a06 	vldr	s14, [r7, #24]
 800883a:	edd7 7a04 	vldr	s15, [r7, #16]
 800883e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	3308      	adds	r3, #8
 8008846:	edd3 7a00 	vldr	s15, [r3]
 800884a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800884e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	330c      	adds	r3, #12
 8008856:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800885a:	edc3 7a00 	vstr	s15, [r3]
 800885e:	e064      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	330c      	adds	r3, #12
 8008864:	ed93 7a00 	vldr	s14, [r3]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	edd3 7a00 	vldr	s15, [r3]
 800886e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008876:	da00      	bge.n	800887a <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 8008878:	e057      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	330c      	adds	r3, #12
 800887e:	ed93 7a00 	vldr	s14, [r3]
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	3304      	adds	r3, #4
 8008886:	edd3 7a00 	vldr	s15, [r3]
 800888a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800888e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008892:	da00      	bge.n	8008896 <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 8008894:	e049      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	330c      	adds	r3, #12
 800889a:	ed93 7a00 	vldr	s14, [r3]
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	3308      	adds	r3, #8
 80088a2:	edd3 7a00 	vldr	s15, [r3]
 80088a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80088aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ae:	da00      	bge.n	80088b2 <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 80088b0:	e03b      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 80088b2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80088b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80088ba:	ee77 6a67 	vsub.f32	s13, s14, s15
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	330c      	adds	r3, #12
 80088c2:	edd3 7a00 	vldr	s15, [r3]
 80088c6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80088ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80088ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 80088d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80088dc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80088e0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	330c      	adds	r3, #12
 80088e8:	edd3 7a00 	vldr	s15, [r3]
 80088ec:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80088f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	3304      	adds	r3, #4
 80088f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088fc:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 8008900:	ed97 7a06 	vldr	s14, [r7, #24]
 8008904:	edd7 7a04 	vldr	s15, [r7, #16]
 8008908:	ee77 6a27 	vadd.f32	s13, s14, s15
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	330c      	adds	r3, #12
 8008910:	edd3 7a00 	vldr	s15, [r3]
 8008914:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008918:	ee27 7a87 	vmul.f32	s14, s15, s14
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	3308      	adds	r3, #8
 8008920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008924:	edc3 7a00 	vstr	s15, [r3]
}
 8008928:	e7ff      	b.n	800892a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 800892a:	bf00      	nop
 800892c:	3734      	adds	r7, #52	@ 0x34
 800892e:	46bd      	mov	sp, r7
 8008930:	bd90      	pop	{r4, r7, pc}

08008932 <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 8008932:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008936:	b08a      	sub	sp, #40	@ 0x28
 8008938:	af00      	add	r7, sp, #0
 800893a:	6178      	str	r0, [r7, #20]
 800893c:	6139      	str	r1, [r7, #16]
 800893e:	4613      	mov	r3, r2
 8008940:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	17da      	asrs	r2, r3, #31
 8008946:	603b      	str	r3, [r7, #0]
 8008948:	607a      	str	r2, [r7, #4]
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	17da      	asrs	r2, r3, #31
 800894e:	469a      	mov	sl, r3
 8008950:	4693      	mov	fp, r2
 8008952:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008956:	460b      	mov	r3, r1
 8008958:	fb0a f203 	mul.w	r2, sl, r3
 800895c:	4603      	mov	r3, r0
 800895e:	fb03 f30b 	mul.w	r3, r3, fp
 8008962:	4413      	add	r3, r2
 8008964:	4602      	mov	r2, r0
 8008966:	fba2 890a 	umull	r8, r9, r2, sl
 800896a:	444b      	add	r3, r9
 800896c:	4699      	mov	r9, r3
 800896e:	e9c7 8908 	strd	r8, r9, [r7, #32]
 8008972:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 8008976:	7bf9      	ldrb	r1, [r7, #15]
 8008978:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800897c:	f1c1 0620 	rsb	r6, r1, #32
 8008980:	f1b1 0020 	subs.w	r0, r1, #32
 8008984:	fa22 f401 	lsr.w	r4, r2, r1
 8008988:	fa03 f606 	lsl.w	r6, r3, r6
 800898c:	ea44 0406 	orr.w	r4, r4, r6
 8008990:	d402      	bmi.n	8008998 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 8008992:	fa43 f000 	asr.w	r0, r3, r0
 8008996:	4304      	orrs	r4, r0
 8008998:	fa43 f501 	asr.w	r5, r3, r1
 800899c:	4623      	mov	r3, r4
 800899e:	61fb      	str	r3, [r7, #28]
    return result;
 80089a0:	69fb      	ldr	r3, [r7, #28]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3728      	adds	r7, #40	@ 0x28
 80089a6:	46bd      	mov	sp, r7
 80089a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80089ac:	4770      	bx	lr

080089ae <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 80089ae:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80089b2:	b087      	sub	sp, #28
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 80089ba:	6879      	ldr	r1, [r7, #4]
 80089bc:	17c8      	asrs	r0, r1, #31
 80089be:	4688      	mov	r8, r1
 80089c0:	4681      	mov	r9, r0
 80089c2:	6839      	ldr	r1, [r7, #0]
 80089c4:	17c8      	asrs	r0, r1, #31
 80089c6:	460c      	mov	r4, r1
 80089c8:	4605      	mov	r5, r0
 80089ca:	fb04 f009 	mul.w	r0, r4, r9
 80089ce:	fb08 f105 	mul.w	r1, r8, r5
 80089d2:	4401      	add	r1, r0
 80089d4:	fba8 2304 	umull	r2, r3, r8, r4
 80089d8:	4419      	add	r1, r3
 80089da:	460b      	mov	r3, r1
 80089dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80089e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 80089e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80089e8:	f04f 0200 	mov.w	r2, #0
 80089ec:	f04f 0300 	mov.w	r3, #0
 80089f0:	0f42      	lsrs	r2, r0, #29
 80089f2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80089f6:	174b      	asrs	r3, r1, #29
 80089f8:	4613      	mov	r3, r2
 80089fa:	60fb      	str	r3, [r7, #12]
	return result;
 80089fc:	68fb      	ldr	r3, [r7, #12]

}
 80089fe:	4618      	mov	r0, r3
 8008a00:	371c      	adds	r7, #28
 8008a02:	46bd      	mov	sp, r7
 8008a04:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008a08:	4770      	bx	lr

08008a0a <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 8008a0a:	b590      	push	{r4, r7, lr}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
 8008a12:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	3304      	adds	r3, #4
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	3304      	adds	r3, #4
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4619      	mov	r1, r3
 8008a22:	4610      	mov	r0, r2
 8008a24:	f7ff ffc3 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008a28:	4604      	mov	r4, r0
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4619      	mov	r1, r3
 8008a34:	4610      	mov	r0, r2
 8008a36:	f7ff ffba 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	4423      	add	r3, r4
 8008a3e:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
    rot_q30[0] =
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	3304      	adds	r3, #4
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	3308      	adds	r3, #8
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4619      	mov	r1, r3
 8008a54:	4610      	mov	r0, r2
 8008a56:	f7ff ffaa 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008a5a:	4604      	mov	r4, r0
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	330c      	adds	r3, #12
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4619      	mov	r1, r3
 8008a68:	4610      	mov	r0, r2
 8008a6a:	f7ff ffa0 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008a6e:	4602      	mov	r2, r0
    rot_q30[1] =
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008a74:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 8008a76:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	3304      	adds	r3, #4
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	330c      	adds	r3, #12
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4619      	mov	r1, r3
 8008a86:	4610      	mov	r0, r2
 8008a88:	f7ff ff91 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	3308      	adds	r3, #8
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4619      	mov	r1, r3
 8008a9a:	4610      	mov	r0, r2
 8008a9c:	f7ff ff87 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008aa0:	4602      	mov	r2, r0
    rot_q30[2] =
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008aa6:	4422      	add	r2, r4
    rot_q30[2] =
 8008aa8:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	3304      	adds	r3, #4
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	3308      	adds	r3, #8
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	4610      	mov	r0, r2
 8008aba:	f7ff ff78 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008abe:	4604      	mov	r4, r0
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	330c      	adds	r3, #12
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4619      	mov	r1, r3
 8008acc:	4610      	mov	r0, r2
 8008ace:	f7ff ff6e 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008ad2:	4602      	mov	r2, r0
    rot_q30[3] =
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008ad8:	4422      	add	r2, r4
    rot_q30[3] =
 8008ada:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	3308      	adds	r3, #8
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	3308      	adds	r3, #8
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4610      	mov	r0, r2
 8008aec:	f7ff ff5f 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008af0:	4604      	mov	r4, r0
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4619      	mov	r1, r3
 8008afc:	4610      	mov	r0, r2
 8008afe:	f7ff ff56 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b02:	4603      	mov	r3, r0
 8008b04:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008b0a:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[4] =
 8008b0e:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	3308      	adds	r3, #8
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	330c      	adds	r3, #12
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	4610      	mov	r0, r2
 8008b20:	f7ff ff45 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b24:	4604      	mov	r4, r0
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	3304      	adds	r3, #4
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4619      	mov	r1, r3
 8008b32:	4610      	mov	r0, r2
 8008b34:	f7ff ff3b 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b38:	4602      	mov	r2, r0
    rot_q30[5] =
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008b3e:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 8008b40:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	3304      	adds	r3, #4
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	330c      	adds	r3, #12
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4619      	mov	r1, r3
 8008b50:	4610      	mov	r0, r2
 8008b52:	f7ff ff2c 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b56:	4604      	mov	r4, r0
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3308      	adds	r3, #8
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4619      	mov	r1, r3
 8008b64:	4610      	mov	r0, r2
 8008b66:	f7ff ff22 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b6a:	4602      	mov	r2, r0
    rot_q30[6] =
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008b70:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 8008b72:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	3308      	adds	r3, #8
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	330c      	adds	r3, #12
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f7ff ff13 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b88:	4604      	mov	r4, r0
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	3304      	adds	r3, #4
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4619      	mov	r1, r3
 8008b96:	4610      	mov	r0, r2
 8008b98:	f7ff ff09 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008b9c:	4602      	mov	r2, r0
    rot_q30[7] =
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008ba2:	4422      	add	r2, r4
    rot_q30[7] =
 8008ba4:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	330c      	adds	r3, #12
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	330c      	adds	r3, #12
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	4610      	mov	r0, r2
 8008bb6:	f7ff fefa 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008bba:	4604      	mov	r4, r0
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	4610      	mov	r0, r2
 8008bc8:	f7ff fef1 	bl	80089ae <invn_convert_mult_q29_fxp>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008bd4:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[8] =
 8008bd8:	601a      	str	r2, [r3, #0]
}
 8008bda:	bf00      	nop
 8008bdc:	370c      	adds	r7, #12
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd90      	pop	{r4, r7, pc}

08008be2 <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 8008be2:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 8008bee:	6879      	ldr	r1, [r7, #4]
 8008bf0:	17c8      	asrs	r0, r1, #31
 8008bf2:	4688      	mov	r8, r1
 8008bf4:	4681      	mov	r9, r0
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	17c8      	asrs	r0, r1, #31
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	4605      	mov	r5, r0
 8008bfe:	fb04 f009 	mul.w	r0, r4, r9
 8008c02:	fb08 f105 	mul.w	r1, r8, r5
 8008c06:	4401      	add	r1, r0
 8008c08:	fba8 2304 	umull	r2, r3, r8, r4
 8008c0c:	4419      	add	r1, r3
 8008c0e:	460b      	mov	r3, r1
 8008c10:	f04f 0000 	mov.w	r0, #0
 8008c14:	f04f 0100 	mov.w	r1, #0
 8008c18:	0bd0      	lsrs	r0, r2, #15
 8008c1a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8008c1e:	13d9      	asrs	r1, r3, #15
 8008c20:	4603      	mov	r3, r0
 8008c22:	60fb      	str	r3, [r7, #12]
	return out;
 8008c24:	68fb      	ldr	r3, [r7, #12]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008c30:	4770      	bx	lr

08008c32 <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b08a      	sub	sp, #40	@ 0x28
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 8008c3a:	f645 2382 	movw	r3, #23170	@ 0x5a82
 8008c3e:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 8008c40:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8008c44:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 8008c46:	f24b 1372 	movw	r3, #45426	@ 0xb172
 8008c4a:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 8008c4c:	f645 03b9 	movw	r3, #22713	@ 0x58b9
 8008c50:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	dc01      	bgt.n	8008c5c <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	e07c      	b.n	8008d56 <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	627b      	str	r3, [r7, #36]	@ 0x24
    if (xx > upperlimit) {
 8008c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	dd0d      	ble.n	8008c88 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 8008c6c:	bf00      	nop
        if (xx > upperlimit) {
 8008c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	dd18      	ble.n	8008ca8 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 8008c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c78:	0fda      	lsrs	r2, r3, #31
 8008c7a:	4413      	add	r3, r2
 8008c7c:	105b      	asrs	r3, r3, #1
 8008c7e:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 - 1;
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	61fb      	str	r3, [r7, #28]
            goto downscale;
 8008c86:	e7f2      	b.n	8008c6e <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 8008c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	da0d      	bge.n	8008cac <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 8008c90:	bf00      	nop
        if (xx < lowerlimit) {
 8008c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	da0a      	bge.n	8008cb0 <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 8008c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9c:	005b      	lsls	r3, r3, #1
 8008c9e:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 + 1;
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	61fb      	str	r3, [r7, #28]
            goto upscale;
 8008ca6:	e7f4      	b.n	8008c92 <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 8008ca8:	bf00      	nop
 8008caa:	e002      	b.n	8008cb2 <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 8008cac:	bf00      	nop
 8008cae:	e000      	b.n	8008cb2 <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 8008cb0:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb4:	105b      	asrs	r3, r3, #1
 8008cb6:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	1ad3      	subs	r3, r2, r3
 8008cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8008cc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008cc2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008cc4:	f7ff ff8d 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	4619      	mov	r1, r3
 8008ccc:	68b8      	ldr	r0, [r7, #8]
 8008cce:	f7ff ff88 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	1a9b      	subs	r3, r3, r2
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008cdc:	f7ff ff81 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008ce0:	6278      	str	r0, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8008ce2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ce4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008ce6:	f7ff ff7c 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008cea:	4603      	mov	r3, r0
 8008cec:	4619      	mov	r1, r3
 8008cee:	68b8      	ldr	r0, [r7, #8]
 8008cf0:	f7ff ff77 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	1a9b      	subs	r3, r3, r2
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008cfe:	f7ff ff70 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008d02:	6278      	str	r0, [r7, #36]	@ 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	f003 0301 	and.w	r3, r3, #1
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d009      	beq.n	8008d22 <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	105b      	asrs	r3, r3, #1
 8008d12:	3301      	adds	r3, #1
 8008d14:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 8008d16:	69b9      	ldr	r1, [r7, #24]
 8008d18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008d1a:	f7ff ff62 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008d1e:	6238      	str	r0, [r7, #32]
 8008d20:	e004      	b.n	8008d2c <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	105b      	asrs	r3, r3, #1
 8008d26:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 8008d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2a:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	da08      	bge.n	8008d44 <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 8008d32:	69fb      	ldr	r3, [r7, #28]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	bfb8      	it	lt
 8008d38:	425b      	neglt	r3, r3
 8008d3a:	6a3a      	ldr	r2, [r7, #32]
 8008d3c:	fa42 f303 	asr.w	r3, r2, r3
 8008d40:	623b      	str	r3, [r7, #32]
 8008d42:	e007      	b.n	8008d54 <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	dd04      	ble.n	8008d54 <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 8008d4a:	6a3a      	ldr	r2, [r7, #32]
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d52:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 8008d54:	6a3b      	ldr	r3, [r7, #32]
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3728      	adds	r7, #40	@ 0x28
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}

08008d5e <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 8008d5e:	b580      	push	{r7, lr}
 8008d60:	b084      	sub	sp, #16
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d103      	bne.n	8008d74 <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	60fb      	str	r3, [r7, #12]
		return y;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	e028      	b.n	8008dc6 <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 8008d74:	2300      	movs	r3, #0
 8008d76:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	da04      	bge.n	8008d88 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	425b      	negs	r3, r3
 8008d82:	607b      	str	r3, [r7, #4]
        negx = 1;
 8008d84:	2301      	movs	r3, #1
 8008d86:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d8e:	db0a      	blt.n	8008da6 <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 8008d96:	f04f 33ff 	mov.w	r3, #4294967295
 8008d9a:	60fb      	str	r3, [r7, #12]
 8008d9c:	e001      	b.n	8008da2 <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	60fb      	str	r3, [r7, #12]
		return y;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	e00f      	b.n	8008dc6 <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7ff ff43 	bl	8008c32 <invn_convert_inv_sqrt_q15_fxp>
 8008dac:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 8008dae:	68f9      	ldr	r1, [r7, #12]
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f7ff ff16 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008db6:	60f8      	str	r0, [r7, #12]

    if (negx)
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d002      	beq.n	8008dc4 <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	425b      	negs	r3, r3
 8008dc2:	60fb      	str	r3, [r7, #12]
    return y;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3710      	adds	r7, #16
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
	...

08008dd0 <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b08a      	sub	sp, #40	@ 0x28
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	bfb8      	it	lt
 8008de0:	425b      	neglt	r3, r3
 8008de2:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	bfb8      	it	lt
 8008dea:	425b      	neglt	r3, r3
 8008dec:	627b      	str	r3, [r7, #36]	@ 0x24

    maxABS=MAX(absx, absy);
 8008dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008df0:	6a3b      	ldr	r3, [r7, #32]
 8008df2:	4293      	cmp	r3, r2
 8008df4:	bfb8      	it	lt
 8008df6:	4613      	movlt	r3, r2
 8008df8:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 8008dfa:	e00e      	b.n	8008e1a <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 8008dfc:	69fb      	ldr	r3, [r7, #28]
 8008dfe:	0fda      	lsrs	r2, r3, #31
 8008e00:	4413      	add	r3, r2
 8008e02:	105b      	asrs	r3, r3, #1
 8008e04:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 8008e06:	6a3b      	ldr	r3, [r7, #32]
 8008e08:	0fda      	lsrs	r2, r3, #31
 8008e0a:	4413      	add	r3, r2
 8008e0c:	105b      	asrs	r3, r3, #1
 8008e0e:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 8008e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e12:	0fda      	lsrs	r2, r3, #31
 8008e14:	4413      	add	r3, r2
 8008e16:	105b      	asrs	r3, r3, #1
 8008e18:	627b      	str	r3, [r7, #36]	@ 0x24
    while ( maxABS > 8192L) {
 8008e1a:	69fb      	ldr	r3, [r7, #28]
 8008e1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e20:	dcec      	bgt.n	8008dfc <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 8008e22:	6a3a      	ldr	r2, [r7, #32]
 8008e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e26:	429a      	cmp	r2, r3
 8008e28:	db09      	blt.n	8008e3e <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 8008e2a:	6a38      	ldr	r0, [r7, #32]
 8008e2c:	f7ff ff97 	bl	8008d5e <invn_convert_inverse_q15_fxp>
 8008e30:	4603      	mov	r3, r0
 8008e32:	4619      	mov	r1, r3
 8008e34:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e36:	f7ff fed4 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e3a:	61b8      	str	r0, [r7, #24]
 8008e3c:	e008      	b.n	8008e50 <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 8008e3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e40:	f7ff ff8d 	bl	8008d5e <invn_convert_inverse_q15_fxp>
 8008e44:	4603      	mov	r3, r0
 8008e46:	4619      	mov	r1, r3
 8008e48:	6a38      	ldr	r0, [r7, #32]
 8008e4a:	f7ff feca 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e4e:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 8008e50:	69b9      	ldr	r1, [r7, #24]
 8008e52:	69b8      	ldr	r0, [r7, #24]
 8008e54:	f7ff fec5 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e58:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 8008e5a:	4b27      	ldr	r3, [pc, #156]	@ (8008ef8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008e5c:	68db      	ldr	r3, [r3, #12]
 8008e5e:	6939      	ldr	r1, [r7, #16]
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7ff febe 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e66:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 8008e68:	4b23      	ldr	r3, [pc, #140]	@ (8008ef8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008e6a:	689a      	ldr	r2, [r3, #8]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	4413      	add	r3, r2
 8008e70:	6939      	ldr	r1, [r7, #16]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7ff feb5 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e78:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 8008e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ef8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008e7c:	685a      	ldr	r2, [r3, #4]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	4413      	add	r3, r2
 8008e82:	6939      	ldr	r1, [r7, #16]
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7ff feac 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e8a:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 8008e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ef8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	4413      	add	r3, r2
 8008e94:	69b9      	ldr	r1, [r7, #24]
 8008e96:	4618      	mov	r0, r3
 8008e98:	f7ff fea3 	bl	8008be2 <invn_convert_mult_q15_fxp>
 8008e9c:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 8008e9e:	6a3a      	ldr	r2, [r7, #32]
 8008ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	da08      	bge.n	8008eb8 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 8008ea6:	4b15      	ldr	r3, [pc, #84]	@ (8008efc <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	0fda      	lsrs	r2, r3, #31
 8008eac:	4413      	add	r3, r2
 8008eae:	105b      	asrs	r3, r3, #1
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	1ad3      	subs	r3, r2, r3
 8008eb6:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	da0e      	bge.n	8008edc <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	da05      	bge.n	8008ed0 <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 8008ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8008efc <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	697a      	ldr	r2, [r7, #20]
 8008eca:	1ad3      	subs	r3, r2, r3
 8008ecc:	617b      	str	r3, [r7, #20]
 8008ece:	e00b      	b.n	8008ee8 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 8008ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8008efc <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	1ad3      	subs	r3, r2, r3
 8008ed8:	617b      	str	r3, [r7, #20]
 8008eda:	e005      	b.n	8008ee8 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	da02      	bge.n	8008ee8 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	425b      	negs	r3, r3
 8008ee6:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 8008eec:	68bb      	ldr	r3, [r7, #8]
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3728      	adds	r7, #40	@ 0x28
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	2000020c 	.word	0x2000020c
 8008efc:	2000021c 	.word	0x2000021c

08008f00 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	4603      	mov	r3, r0
 8008f08:	6039      	str	r1, [r7, #0]
 8008f0a:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 8008f0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f10:	121b      	asrs	r3, r3, #8
 8008f12:	b21b      	sxth	r3, r3
 8008f14:	b2da      	uxtb	r2, r3
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	88fa      	ldrh	r2, [r7, #6]
 8008f20:	b2d2      	uxtb	r2, r2
 8008f22:	701a      	strb	r2, [r3, #0]
    return big8;
 8008f24:	683b      	ldr	r3, [r7, #0]
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	370c      	adds	r7, #12
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr

08008f32 <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 8008f32:	b480      	push	{r7}
 8008f34:	b083      	sub	sp, #12
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	161b      	asrs	r3, r3, #24
 8008f40:	b2da      	uxtb	r2, r3
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	141a      	asrs	r2, r3, #16
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	b2d2      	uxtb	r2, r2
 8008f50:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	121a      	asrs	r2, r3, #8
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	3302      	adds	r3, #2
 8008f5a:	b2d2      	uxtb	r2, r2
 8008f5c:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	3303      	adds	r3, #3
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	b2d2      	uxtb	r2, r2
 8008f66:	701a      	strb	r2, [r3, #0]
    return big8;
 8008f68:	683b      	ldr	r3, [r7, #0]
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	370c      	adds	r7, #12
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f74:	4770      	bx	lr

08008f76 <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 8008f76:	b480      	push	{r7}
 8008f78:	b085      	sub	sp, #20
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	781b      	ldrb	r3, [r3, #0]
 8008f82:	061a      	lsls	r2, r3, #24
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	3301      	adds	r3, #1
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	041b      	lsls	r3, r3, #16
 8008f8c:	431a      	orrs	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	3302      	adds	r3, #2
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	021b      	lsls	r3, r3, #8
 8008f96:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 8008f98:	687a      	ldr	r2, [r7, #4]
 8008f9a:	3203      	adds	r2, #3
 8008f9c:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	60fb      	str	r3, [r7, #12]
    return x;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3714      	adds	r7, #20
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
* @param[in] dmp_image_sram Load DMP3 image from SRAM.
*/
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	607a      	str	r2, [r7, #4]
	return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	2390      	movs	r3, #144	@ 0x90
 8008fc2:	68b9      	ldr	r1, [r7, #8]
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f000 ff4a 	bl	8009e5e <inv_icm20948_firmware_load>
 8008fca:	4603      	mov	r3, r0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
* @param[out] dmp_cnfg The config item
*/
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
 8008fdc:	6039      	str	r1, [r7, #0]

	(void)s;

	*dmp_cnfg = DMP_START_ADDRESS;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008fe4:	801a      	strh	r2, [r3, #0]
}
 8008fe6:	bf00      	nop
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr

08008ff2 <dmp_icm20948_set_data_output_control1>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 8008ff2:	b580      	push	{r7, lr}
 8008ff4:	b084      	sub	sp, #16
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
 8008ffa:	6039      	str	r1, [r7, #0]
  
    int result;
    unsigned char data_output_control_reg1[2];
    
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	121b      	asrs	r3, r3, #8
 8009000:	b2db      	uxtb	r3, r3
 8009002:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	b2db      	uxtb	r3, r3
 8009008:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 800900a:	f107 0308 	add.w	r3, r7, #8
 800900e:	2202      	movs	r2, #2
 8009010:	2140      	movs	r1, #64	@ 0x40
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f005 fa1b 	bl	800e44e <inv_icm20948_write_mems>
 8009018:	60f8      	str	r0, [r7, #12]

    return result;
 800901a:	68fb      	ldr	r3, [r7, #12]
}
 800901c:	4618      	mov	r0, r3
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <dmp_icm20948_set_data_output_control2>:
*	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	BATCH_MODE_EN		0x0100 - enable batching
*/
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	6039      	str	r1, [r7, #0]
    int result;
	static unsigned char data_output_control_reg2[2]={0};
    
    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	121b      	asrs	r3, r3, #8
 8009032:	b2da      	uxtb	r2, r3
 8009034:	4b08      	ldr	r3, [pc, #32]	@ (8009058 <dmp_icm20948_set_data_output_control2+0x34>)
 8009036:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	b2da      	uxtb	r2, r3
 800903c:	4b06      	ldr	r3, [pc, #24]	@ (8009058 <dmp_icm20948_set_data_output_control2+0x34>)
 800903e:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 8009040:	4b05      	ldr	r3, [pc, #20]	@ (8009058 <dmp_icm20948_set_data_output_control2+0x34>)
 8009042:	2202      	movs	r2, #2
 8009044:	2142      	movs	r1, #66	@ 0x42
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f005 fa01 	bl	800e44e <inv_icm20948_write_mems>
 800904c:	60f8      	str	r0, [r7, #12]

    return result;
 800904e:	68fb      	ldr	r3, [r7, #12]
}
 8009050:	4618      	mov	r0, r3
 8009052:	3710      	adds	r7, #16
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	200010c4 	.word	0x200010c4

0800905c <dmp_icm20948_reset_control_registers>:
/**
* Clears all output control registers:
*	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
*/
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b084      	sub	sp, #16
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 8009064:	2300      	movs	r3, #0
 8009066:	60bb      	str	r3, [r7, #8]
    
    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 8009068:	f107 0308 	add.w	r3, r7, #8
 800906c:	2202      	movs	r2, #2
 800906e:	2140      	movs	r1, #64	@ 0x40
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f005 f9ec 	bl	800e44e <inv_icm20948_write_mems>
 8009076:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 8009078:	f107 0308 	add.w	r3, r7, #8
 800907c:	2202      	movs	r2, #2
 800907e:	2142      	movs	r1, #66	@ 0x42
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f005 f9e4 	bl	800e44e <inv_icm20948_write_mems>
 8009086:	4602      	mov	r2, r0
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	4413      	add	r3, r2
 800908c:	60fb      	str	r3, [r7, #12]

	//reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800908e:	f107 0308 	add.w	r3, r7, #8
 8009092:	2202      	movs	r2, #2
 8009094:	214c      	movs	r1, #76	@ 0x4c
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f005 f9d9 	bl	800e44e <inv_icm20948_write_mems>
 800909c:	4602      	mov	r2, r0
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4413      	add	r3, r2
 80090a2:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 80090a4:	f107 0308 	add.w	r3, r7, #8
 80090a8:	2202      	movs	r2, #2
 80090aa:	214e      	movs	r1, #78	@ 0x4e
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f005 f9ce 	bl	800e44e <inv_icm20948_write_mems>
 80090b2:	4602      	mov	r2, r0
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	4413      	add	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 80090ba:	f107 0308 	add.w	r3, r7, #8
 80090be:	2202      	movs	r2, #2
 80090c0:	218a      	movs	r1, #138	@ 0x8a
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f005 f9c3 	bl	800e44e <inv_icm20948_write_mems>
 80090c8:	4602      	mov	r2, r0
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	4413      	add	r3, r2
 80090ce:	60fb      	str	r3, [r7, #12]
	//result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d001      	beq.n	80090da <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	e000      	b.n	80090dc <dmp_icm20948_reset_control_registers+0x80>

	return 0;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <dmp_icm20948_set_data_interrupt_control>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - data output defined in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[2]={0};
 80090ee:	2300      	movs	r3, #0
 80090f0:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	b21b      	sxth	r3, r3
 80090f6:	f107 0208 	add.w	r2, r7, #8
 80090fa:	4611      	mov	r1, r2
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7ff feff 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 8009102:	4603      	mov	r3, r0
 8009104:	2202      	movs	r2, #2
 8009106:	214c      	movs	r1, #76	@ 0x4c
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f005 f9a0 	bl	800e44e <inv_icm20948_write_mems>
 800910e:	60f8      	str	r0, [r7, #12]

    if (result) 
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d001      	beq.n	800911a <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	e000      	b.n	800911c <dmp_icm20948_set_data_interrupt_control+0x38>

	return 0;
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <dmp_icm20948_set_FIFO_watermark>:
/**
* Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
* @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
*/
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b084      	sub	sp, #16
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	460b      	mov	r3, r1
 800912e:	807b      	strh	r3, [r7, #2]
    int result;
	unsigned char big8[2]={0};
 8009130:	2300      	movs	r3, #0
 8009132:	813b      	strh	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 8009134:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009138:	f107 0208 	add.w	r2, r7, #8
 800913c:	4611      	mov	r1, r2
 800913e:	4618      	mov	r0, r3
 8009140:	f7ff fede 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 8009144:	4603      	mov	r3, r0
 8009146:	2202      	movs	r2, #2
 8009148:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f005 f97e 	bl	800e44e <inv_icm20948_write_mems>
 8009152:	60f8      	str	r0, [r7, #12]

	if (result)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d001      	beq.n	800915e <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	e000      	b.n	8009160 <dmp_icm20948_set_FIFO_watermark+0x3c>

	return 0;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <dmp_icm20948_set_data_rdy_status>:
*	gyro samples available		0x1
*	accel samples available		0x2
*	secondary samples available	0x8
*/
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	460b      	mov	r3, r1
 8009172:	807b      	strh	r3, [r7, #2]
	int result;
    unsigned char big8[2]={0};
 8009174:	2300      	movs	r3, #0
 8009176:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 8009178:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800917c:	f107 0208 	add.w	r2, r7, #8
 8009180:	4611      	mov	r1, r2
 8009182:	4618      	mov	r0, r3
 8009184:	f7ff febc 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 8009188:	4603      	mov	r3, r0
 800918a:	2202      	movs	r2, #2
 800918c:	218a      	movs	r1, #138	@ 0x8a
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f005 f95d 	bl	800e44e <inv_icm20948_write_mems>
 8009194:	60f8      	str	r0, [r7, #12]

    if (result) 
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d001      	beq.n	80091a0 <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	e000      	b.n	80091a2 <dmp_icm20948_set_data_rdy_status+0x3a>

	return 0;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <dmp_icm20948_set_motion_event_control>:
*	GEOMAG_EN			0x0008 - Geomag algorithm execution
*	BTS_LTS_EN          0x0004 - bring & look to see
*	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
*/
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b084      	sub	sp, #16
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
 80091b2:	460b      	mov	r3, r1
 80091b4:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];
    
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 80091b6:	887b      	ldrh	r3, [r7, #2]
 80091b8:	0a1b      	lsrs	r3, r3, #8
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	b2db      	uxtb	r3, r3
 80091be:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 80091c0:	887b      	ldrh	r3, [r7, #2]
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 80091c6:	f107 0308 	add.w	r3, r7, #8
 80091ca:	2202      	movs	r2, #2
 80091cc:	214e      	movs	r1, #78	@ 0x4e
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f005 f93d 	bl	800e44e <inv_icm20948_write_mems>
 80091d4:	60f8      	str	r0, [r7, #12]

    return result;
 80091d6:	68fb      	ldr	r3, [r7, #12]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3710      	adds	r7, #16
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <dmp_icm20948_set_sensor_rate>:
*		INV_SENSOR_INVALID,
*	};					
* @param[in] divider	desired ODR = base engine rate/(divider + 1)
*/
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 80091e0:	b590      	push	{r4, r7, lr}
 80091e2:	b089      	sub	sp, #36	@ 0x24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	60f8      	str	r0, [r7, #12]
 80091e8:	60b9      	str	r1, [r7, #8]
 80091ea:	4613      	mov	r3, r2
 80091ec:	80fb      	strh	r3, [r7, #6]
	int result;
    unsigned char big8[2]={0};
 80091ee:	2300      	movs	r3, #0
 80091f0:	82bb      	strh	r3, [r7, #20]
	int odr_addr = 0;
 80091f2:	2300      	movs	r3, #0
 80091f4:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	2b0c      	cmp	r3, #12
 80091fa:	d83e      	bhi.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
 80091fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009204 <dmp_icm20948_set_sensor_rate+0x24>)
 80091fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009202:	bf00      	nop
 8009204:	08009239 	.word	0x08009239
 8009208:	0800923f 	.word	0x0800923f
 800920c:	0800927b 	.word	0x0800927b
 8009210:	08009245 	.word	0x08009245
 8009214:	0800924b 	.word	0x0800924b
 8009218:	08009251 	.word	0x08009251
 800921c:	08009257 	.word	0x08009257
 8009220:	0800925d 	.word	0x0800925d
 8009224:	08009263 	.word	0x08009263
 8009228:	08009269 	.word	0x08009269
 800922c:	0800926f 	.word	0x0800926f
 8009230:	08009275 	.word	0x08009275
 8009234:	0800927b 	.word	0x0800927b
		case INV_SENSOR_ACCEL:
			odr_addr = ODR_ACCEL;
 8009238:	23be      	movs	r3, #190	@ 0xbe
 800923a:	61fb      	str	r3, [r7, #28]
			break;
 800923c:	e01d      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GYRO:
			odr_addr = ODR_GYRO;
 800923e:	23ba      	movs	r3, #186	@ 0xba
 8009240:	61fb      	str	r3, [r7, #28]
			break;
 8009242:	e01a      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_COMPASS:
			odr_addr = ODR_CPASS;
 8009244:	23b6      	movs	r3, #182	@ 0xb6
 8009246:	61fb      	str	r3, [r7, #28]
			break;
 8009248:	e017      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_ALS:
			odr_addr = ODR_ALS;
 800924a:	23b2      	movs	r3, #178	@ 0xb2
 800924c:	61fb      	str	r3, [r7, #28]
			break;
 800924e:	e014      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_SIXQ:
			odr_addr = ODR_QUAT6;
 8009250:	23ac      	movs	r3, #172	@ 0xac
 8009252:	61fb      	str	r3, [r7, #28]
			break;
 8009254:	e011      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_NINEQ:
			odr_addr = ODR_QUAT9;
 8009256:	23a8      	movs	r3, #168	@ 0xa8
 8009258:	61fb      	str	r3, [r7, #28]
			break;
 800925a:	e00e      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GEOMAG:
			odr_addr = ODR_GEOMAG;
 800925c:	23a0      	movs	r3, #160	@ 0xa0
 800925e:	61fb      	str	r3, [r7, #28]
			break;
 8009260:	e00b      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PEDQ:
			odr_addr = ODR_PQUAT6;
 8009262:	23a4      	movs	r3, #164	@ 0xa4
 8009264:	61fb      	str	r3, [r7, #28]
			break;
 8009266:	e008      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PRESSURE:
			odr_addr = ODR_PRESSURE;
 8009268:	23bc      	movs	r3, #188	@ 0xbc
 800926a:	61fb      	str	r3, [r7, #28]
			break;
 800926c:	e005      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_GYRO:
			odr_addr = ODR_GYRO_CALIBR;
 800926e:	23b8      	movs	r3, #184	@ 0xb8
 8009270:	61fb      	str	r3, [r7, #28]
			break;
 8009272:	e002      	b.n	800927a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_COMPASS:
			odr_addr = ODR_CPASS_CALIBR;
 8009274:	23b4      	movs	r3, #180	@ 0xb4
 8009276:	61fb      	str	r3, [r7, #28]
			break;
 8009278:	bf00      	nop
		case INV_SENSOR_STEP_COUNTER:
			//odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
			break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	b29c      	uxth	r4, r3
 800927e:	f107 0214 	add.w	r2, r7, #20
 8009282:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009286:	4611      	mov	r1, r2
 8009288:	4618      	mov	r0, r3
 800928a:	f7ff fe39 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 800928e:	4603      	mov	r3, r0
 8009290:	2202      	movs	r2, #2
 8009292:	4621      	mov	r1, r4
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f005 f8da 	bl	800e44e <inv_icm20948_write_mems>
 800929a:	61b8      	str	r0, [r7, #24]

	if (result)
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d001      	beq.n	80092a6 <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 80092a2:	69bb      	ldr	r3, [r7, #24]
 80092a4:	e000      	b.n	80092a8 <dmp_icm20948_set_sensor_rate+0xc8>

	return 0;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3724      	adds	r7, #36	@ 0x24
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd90      	pop	{r4, r7, pc}

080092b0 <dmp_icm20948_set_batchmode_params>:
*	BIT 1 set: 2 - tie to accel
*	BIT 2 set: 4 - tie to pressure in Diamond
*	BIT 3 set: 8 - tie to secondary
*/
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b088      	sub	sp, #32
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	4613      	mov	r3, r2
 80092bc:	80fb      	strh	r3, [r7, #6]
    int result;
	unsigned char big8[4]={0};
 80092be:	2300      	movs	r3, #0
 80092c0:	61bb      	str	r3, [r7, #24]
	unsigned char data[2]={0};
 80092c2:	2300      	movs	r3, #0
 80092c4:	82bb      	strh	r3, [r7, #20]

	result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 80092c6:	f107 0318 	add.w	r3, r7, #24
 80092ca:	2204      	movs	r2, #4
 80092cc:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 80092d0:	68f8      	ldr	r0, [r7, #12]
 80092d2:	f005 f8bc 	bl	800e44e <inv_icm20948_write_mems>
 80092d6:	61f8      	str	r0, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f107 0218 	add.w	r2, r7, #24
 80092de:	4611      	mov	r1, r2
 80092e0:	4618      	mov	r0, r3
 80092e2:	f7ff fe26 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80092e6:	4603      	mov	r3, r0
 80092e8:	2204      	movs	r2, #4
 80092ea:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f005 f8ad 	bl	800e44e <inv_icm20948_write_mems>
 80092f4:	4602      	mov	r2, r0
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	4413      	add	r3, r2
 80092fa:	61fb      	str	r3, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 80092fc:	f107 0214 	add.w	r2, r7, #20
 8009300:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009304:	4611      	mov	r1, r2
 8009306:	4618      	mov	r0, r3
 8009308:	f7ff fdfa 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 800930c:	4603      	mov	r3, r0
 800930e:	2202      	movs	r2, #2
 8009310:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f005 f89a 	bl	800e44e <inv_icm20948_write_mems>
 800931a:	4602      	mov	r2, r0
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	4413      	add	r3, r2
 8009320:	61fb      	str	r3, [r7, #28]

	if (result)
 8009322:	69fb      	ldr	r3, [r7, #28]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d001      	beq.n	800932c <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	e000      	b.n	800932e <dmp_icm20948_set_batchmode_params+0x7e>

	return 0;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3720      	adds	r7, #32
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <dmp_icm20948_set_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b084      	sub	sp, #16
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
 800933e:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009340:	2300      	movs	r3, #0
 8009342:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f107 0208 	add.w	r2, r7, #8
 800934c:	4611      	mov	r1, r2
 800934e:	4618      	mov	r0, r3
 8009350:	f7ff fdef 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009354:	4603      	mov	r3, r0
 8009356:	2204      	movs	r2, #4
 8009358:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f005 f876 	bl	800e44e <inv_icm20948_write_mems>
 8009362:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	3304      	adds	r3, #4
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f107 0208 	add.w	r2, r7, #8
 800936e:	4611      	mov	r1, r2
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff fdde 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009376:	4603      	mov	r3, r0
 8009378:	2204      	movs	r2, #4
 800937a:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f005 f865 	bl	800e44e <inv_icm20948_write_mems>
 8009384:	4602      	mov	r2, r0
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	4413      	add	r3, r2
 800938a:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	3308      	adds	r3, #8
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f107 0208 	add.w	r2, r7, #8
 8009396:	4611      	mov	r1, r2
 8009398:	4618      	mov	r0, r3
 800939a:	f7ff fdca 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 800939e:	4603      	mov	r3, r0
 80093a0:	2204      	movs	r2, #4
 80093a2:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f005 f851 	bl	800e44e <inv_icm20948_write_mems>
 80093ac:	4602      	mov	r2, r0
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	4413      	add	r3, r2
 80093b2:	60fb      	str	r3, [r7, #12]
	
	if (result)
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d001      	beq.n	80093be <dmp_icm20948_set_bias_acc+0x88>
		return result;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	e000      	b.n	80093c0 <dmp_icm20948_set_bias_acc+0x8a>

	return 0; 
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3710      	adds	r7, #16
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <dmp_icm20948_set_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b084      	sub	sp, #16
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80093d2:	2300      	movs	r3, #0
 80093d4:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f107 0208 	add.w	r2, r7, #8
 80093de:	4611      	mov	r1, r2
 80093e0:	4618      	mov	r0, r3
 80093e2:	f7ff fda6 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2204      	movs	r2, #4
 80093ea:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f005 f82d 	bl	800e44e <inv_icm20948_write_mems>
 80093f4:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	3304      	adds	r3, #4
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f107 0208 	add.w	r2, r7, #8
 8009400:	4611      	mov	r1, r2
 8009402:	4618      	mov	r0, r3
 8009404:	f7ff fd95 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009408:	4603      	mov	r3, r0
 800940a:	2204      	movs	r2, #4
 800940c:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f005 f81c 	bl	800e44e <inv_icm20948_write_mems>
 8009416:	4602      	mov	r2, r0
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	4413      	add	r3, r2
 800941c:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	3308      	adds	r3, #8
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f107 0208 	add.w	r2, r7, #8
 8009428:	4611      	mov	r1, r2
 800942a:	4618      	mov	r0, r3
 800942c:	f7ff fd81 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009430:	4603      	mov	r3, r0
 8009432:	2204      	movs	r2, #4
 8009434:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f005 f808 	bl	800e44e <inv_icm20948_write_mems>
 800943e:	4602      	mov	r2, r0
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	4413      	add	r3, r2
 8009444:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d001      	beq.n	8009450 <dmp_icm20948_set_bias_gyr+0x88>
		return result;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	e000      	b.n	8009452 <dmp_icm20948_set_bias_gyr+0x8a>

	return 0; 
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <dmp_icm20948_set_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b084      	sub	sp, #16
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009464:	2300      	movs	r3, #0
 8009466:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f107 0208 	add.w	r2, r7, #8
 8009470:	4611      	mov	r1, r2
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff fd5d 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009478:	4603      	mov	r3, r0
 800947a:	2204      	movs	r2, #4
 800947c:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f004 ffe4 	bl	800e44e <inv_icm20948_write_mems>
 8009486:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	3304      	adds	r3, #4
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f107 0208 	add.w	r2, r7, #8
 8009492:	4611      	mov	r1, r2
 8009494:	4618      	mov	r0, r3
 8009496:	f7ff fd4c 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 800949a:	4603      	mov	r3, r0
 800949c:	2204      	movs	r2, #4
 800949e:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f004 ffd3 	bl	800e44e <inv_icm20948_write_mems>
 80094a8:	4602      	mov	r2, r0
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	4413      	add	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	3308      	adds	r3, #8
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f107 0208 	add.w	r2, r7, #8
 80094ba:	4611      	mov	r1, r2
 80094bc:	4618      	mov	r0, r3
 80094be:	f7ff fd38 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2204      	movs	r2, #4
 80094c6:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f004 ffbf 	bl	800e44e <inv_icm20948_write_mems>
 80094d0:	4602      	mov	r2, r0
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	4413      	add	r3, r2
 80094d6:	60fb      	str	r3, [r7, #12]
	
	if (result)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d001      	beq.n	80094e2 <dmp_icm20948_set_bias_cmp+0x88>
		return result;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	e000      	b.n	80094e4 <dmp_icm20948_set_bias_cmp+0x8a>

	return 0; 
 80094e2:	2300      	movs	r3, #0
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3710      	adds	r7, #16
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <dmp_icm20948_get_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 80094ec:	b590      	push	{r4, r7, lr}
 80094ee:	b085      	sub	sp, #20
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80094f6:	2300      	movs	r3, #0
 80094f8:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 80094fa:	f107 0308 	add.w	r3, r7, #8
 80094fe:	2204      	movs	r2, #4
 8009500:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f004 febe 	bl	800e286 <inv_icm20948_read_mems>
 800950a:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800950c:	f107 0308 	add.w	r3, r7, #8
 8009510:	4618      	mov	r0, r3
 8009512:	f7ff fd30 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 8009516:	4602      	mov	r2, r0
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800951c:	f107 0308 	add.w	r3, r7, #8
 8009520:	2204      	movs	r2, #4
 8009522:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f004 fead 	bl	800e286 <inv_icm20948_read_mems>
 800952c:	4602      	mov	r2, r0
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	4413      	add	r3, r2
 8009532:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	1d1c      	adds	r4, r3, #4
 8009538:	f107 0308 	add.w	r3, r7, #8
 800953c:	4618      	mov	r0, r3
 800953e:	f7ff fd1a 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 8009542:	4603      	mov	r3, r0
 8009544:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 8009546:	f107 0308 	add.w	r3, r7, #8
 800954a:	2204      	movs	r2, #4
 800954c:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f004 fe98 	bl	800e286 <inv_icm20948_read_mems>
 8009556:	4602      	mov	r2, r0
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	4413      	add	r3, r2
 800955c:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	f103 0408 	add.w	r4, r3, #8
 8009564:	f107 0308 	add.w	r3, r7, #8
 8009568:	4618      	mov	r0, r3
 800956a:	f7ff fd04 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 800956e:	4603      	mov	r3, r0
 8009570:	6023      	str	r3, [r4, #0]

	if (result)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d001      	beq.n	800957c <dmp_icm20948_get_bias_acc+0x90>
		return result;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	e000      	b.n	800957e <dmp_icm20948_get_bias_acc+0x92>

	return 0; 
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3714      	adds	r7, #20
 8009582:	46bd      	mov	sp, r7
 8009584:	bd90      	pop	{r4, r7, pc}

08009586 <dmp_icm20948_get_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 8009586:	b590      	push	{r4, r7, lr}
 8009588:	b085      	sub	sp, #20
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
 800958e:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009590:	2300      	movs	r3, #0
 8009592:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 8009594:	f107 0308 	add.w	r3, r7, #8
 8009598:	2204      	movs	r2, #4
 800959a:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f004 fe71 	bl	800e286 <inv_icm20948_read_mems>
 80095a4:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 80095a6:	f107 0308 	add.w	r3, r7, #8
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7ff fce3 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 80095b0:	4602      	mov	r2, r0
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 80095b6:	f107 0308 	add.w	r3, r7, #8
 80095ba:	2204      	movs	r2, #4
 80095bc:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f004 fe60 	bl	800e286 <inv_icm20948_read_mems>
 80095c6:	4602      	mov	r2, r0
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	4413      	add	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	1d1c      	adds	r4, r3, #4
 80095d2:	f107 0308 	add.w	r3, r7, #8
 80095d6:	4618      	mov	r0, r3
 80095d8:	f7ff fccd 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 80095dc:	4603      	mov	r3, r0
 80095de:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 80095e0:	f107 0308 	add.w	r3, r7, #8
 80095e4:	2204      	movs	r2, #4
 80095e6:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f004 fe4b 	bl	800e286 <inv_icm20948_read_mems>
 80095f0:	4602      	mov	r2, r0
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	4413      	add	r3, r2
 80095f6:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	f103 0408 	add.w	r4, r3, #8
 80095fe:	f107 0308 	add.w	r3, r7, #8
 8009602:	4618      	mov	r0, r3
 8009604:	f7ff fcb7 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 8009608:	4603      	mov	r3, r0
 800960a:	6023      	str	r3, [r4, #0]
	
	if (result)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d001      	beq.n	8009616 <dmp_icm20948_get_bias_gyr+0x90>
		return result;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	e000      	b.n	8009618 <dmp_icm20948_get_bias_gyr+0x92>

	return 0; 
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3714      	adds	r7, #20
 800961c:	46bd      	mov	sp, r7
 800961e:	bd90      	pop	{r4, r7, pc}

08009620 <dmp_icm20948_get_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 8009620:	b590      	push	{r4, r7, lr}
 8009622:	b085      	sub	sp, #20
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
 8009628:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800962a:	2300      	movs	r3, #0
 800962c:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800962e:	f107 0308 	add.w	r3, r7, #8
 8009632:	2204      	movs	r2, #4
 8009634:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f004 fe24 	bl	800e286 <inv_icm20948_read_mems>
 800963e:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8009640:	f107 0308 	add.w	r3, r7, #8
 8009644:	4618      	mov	r0, r3
 8009646:	f7ff fc96 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 800964a:	4602      	mov	r2, r0
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 8009650:	f107 0308 	add.w	r3, r7, #8
 8009654:	2204      	movs	r2, #4
 8009656:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f004 fe13 	bl	800e286 <inv_icm20948_read_mems>
 8009660:	4602      	mov	r2, r0
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	4413      	add	r3, r2
 8009666:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	1d1c      	adds	r4, r3, #4
 800966c:	f107 0308 	add.w	r3, r7, #8
 8009670:	4618      	mov	r0, r3
 8009672:	f7ff fc80 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 8009676:	4603      	mov	r3, r0
 8009678:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800967a:	f107 0308 	add.w	r3, r7, #8
 800967e:	2204      	movs	r2, #4
 8009680:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f004 fdfe 	bl	800e286 <inv_icm20948_read_mems>
 800968a:	4602      	mov	r2, r0
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	4413      	add	r3, r2
 8009690:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	f103 0408 	add.w	r4, r3, #8
 8009698:	f107 0308 	add.w	r3, r7, #8
 800969c:	4618      	mov	r0, r3
 800969e:	f7ff fc6a 	bl	8008f76 <inv_icm20948_convert_big8_to_int32>
 80096a2:	4603      	mov	r3, r0
 80096a4:	6023      	str	r3, [r4, #0]

	if (result)
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <dmp_icm20948_get_bias_cmp+0x90>
		return result;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	e000      	b.n	80096b2 <dmp_icm20948_get_bias_cmp+0x92>

	return 0; 
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3714      	adds	r7, #20
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd90      	pop	{r4, r7, pc}

080096ba <dmp_icm20948_set_gyro_sf>:
/**
* Sets the gyro_sf used by quaternions on the DMP.
* @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
*/
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b084      	sub	sp, #16
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
 80096c2:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 80096c4:	f107 0308 	add.w	r3, r7, #8
 80096c8:	4619      	mov	r1, r3
 80096ca:	6838      	ldr	r0, [r7, #0]
 80096cc:	f7ff fc31 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80096d0:	4603      	mov	r3, r0
 80096d2:	2204      	movs	r2, #4
 80096d4:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f004 feb8 	bl	800e44e <inv_icm20948_write_mems>
 80096de:	60f8      	str	r0, [r7, #12]

    return result;
 80096e0:	68fb      	ldr	r3, [r7, #12]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3710      	adds	r7, #16
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <dmp_icm20948_set_accel_feedback_gain>:
/**
* Sets the accel gain used by accel quaternion on the DMP.
* @param[in] accel_gain		value changes with accel engine rate
*/
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b084      	sub	sp, #16
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
 80096f2:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 80096f4:	2300      	movs	r3, #0
 80096f6:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 80096f8:	f107 0308 	add.w	r3, r7, #8
 80096fc:	4619      	mov	r1, r3
 80096fe:	6838      	ldr	r0, [r7, #0]
 8009700:	f7ff fc17 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009704:	4603      	mov	r3, r0
 8009706:	2204      	movs	r2, #4
 8009708:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f004 fe9e 	bl	800e44e <inv_icm20948_write_mems>
 8009712:	60f8      	str	r0, [r7, #12]

	if (result)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d001      	beq.n	800971e <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	e000      	b.n	8009720 <dmp_icm20948_set_accel_feedback_gain+0x36>

	return 0;
 800971e:	2300      	movs	r3, #0
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <dmp_icm20948_set_accel_cal_params>:
*	[0] = ACCEL_CAL_ALPHA_VAR
*	[1] = ACCEL_CAL_A_VAR
*   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
*/
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 8009732:	2300      	movs	r3, #0
 8009734:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f107 0208 	add.w	r2, r7, #8
 800973e:	4611      	mov	r1, r2
 8009740:	4618      	mov	r0, r3
 8009742:	f7ff fbf6 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009746:	4603      	mov	r3, r0
 8009748:	2204      	movs	r2, #4
 800974a:	f44f 61b6 	mov.w	r1, #1456	@ 0x5b0
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f004 fe7d 	bl	800e44e <inv_icm20948_write_mems>
 8009754:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	3304      	adds	r3, #4
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f107 0208 	add.w	r2, r7, #8
 8009760:	4611      	mov	r1, r2
 8009762:	4618      	mov	r0, r3
 8009764:	f7ff fbe5 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009768:	4603      	mov	r3, r0
 800976a:	2204      	movs	r2, #4
 800976c:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f004 fe6c 	bl	800e44e <inv_icm20948_write_mems>
 8009776:	4602      	mov	r2, r0
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	4313      	orrs	r3, r2
 800977c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	3308      	adds	r3, #8
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	b21b      	sxth	r3, r3
 8009786:	f107 0208 	add.w	r2, r7, #8
 800978a:	4611      	mov	r1, r2
 800978c:	4618      	mov	r0, r3
 800978e:	f7ff fbb7 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 8009792:	4603      	mov	r3, r0
 8009794:	2202      	movs	r2, #2
 8009796:	f240 51e4 	movw	r1, #1508	@ 0x5e4
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f004 fe57 	bl	800e44e <inv_icm20948_write_mems>
 80097a0:	4602      	mov	r2, r0
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	4313      	orrs	r3, r2
 80097a6:	60fb      	str	r3, [r7, #12]

	if (result)
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d001      	beq.n	80097b2 <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	e000      	b.n	80097b4 <dmp_icm20948_set_accel_cal_params+0x8c>

	return 0;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3710      	adds	r7, #16
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <dmp_icm20948_set_compass_matrix>:
/**
* Sets compass orientation matrix to DMP.
* @param[in] compass_mtx
*/
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 80097c6:	2300      	movs	r3, #0
 80097c8:	60bb      	str	r3, [r7, #8]
	    
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f107 0208 	add.w	r2, r7, #8
 80097d2:	4611      	mov	r1, r2
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7ff fbac 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80097da:	4603      	mov	r3, r0
 80097dc:	2204      	movs	r2, #4
 80097de:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f004 fe33 	bl	800e44e <inv_icm20948_write_mems>
 80097e8:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	3304      	adds	r3, #4
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f107 0208 	add.w	r2, r7, #8
 80097f4:	4611      	mov	r1, r2
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7ff fb9b 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2204      	movs	r2, #4
 8009800:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f004 fe22 	bl	800e44e <inv_icm20948_write_mems>
 800980a:	4602      	mov	r2, r0
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	4413      	add	r3, r2
 8009810:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	3308      	adds	r3, #8
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f107 0208 	add.w	r2, r7, #8
 800981c:	4611      	mov	r1, r2
 800981e:	4618      	mov	r0, r3
 8009820:	f7ff fb87 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009824:	4603      	mov	r3, r0
 8009826:	2204      	movs	r2, #4
 8009828:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f004 fe0e 	bl	800e44e <inv_icm20948_write_mems>
 8009832:	4602      	mov	r2, r0
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	4413      	add	r3, r2
 8009838:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	330c      	adds	r3, #12
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f107 0208 	add.w	r2, r7, #8
 8009844:	4611      	mov	r1, r2
 8009846:	4618      	mov	r0, r3
 8009848:	f7ff fb73 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 800984c:	4603      	mov	r3, r0
 800984e:	2204      	movs	r2, #4
 8009850:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f004 fdfa 	bl	800e44e <inv_icm20948_write_mems>
 800985a:	4602      	mov	r2, r0
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	4413      	add	r3, r2
 8009860:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	3310      	adds	r3, #16
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f107 0208 	add.w	r2, r7, #8
 800986c:	4611      	mov	r1, r2
 800986e:	4618      	mov	r0, r3
 8009870:	f7ff fb5f 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009874:	4603      	mov	r3, r0
 8009876:	2204      	movs	r2, #4
 8009878:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f004 fde6 	bl	800e44e <inv_icm20948_write_mems>
 8009882:	4602      	mov	r2, r0
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4413      	add	r3, r2
 8009888:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	3314      	adds	r3, #20
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f107 0208 	add.w	r2, r7, #8
 8009894:	4611      	mov	r1, r2
 8009896:	4618      	mov	r0, r3
 8009898:	f7ff fb4b 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 800989c:	4603      	mov	r3, r0
 800989e:	2204      	movs	r2, #4
 80098a0:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f004 fdd2 	bl	800e44e <inv_icm20948_write_mems>
 80098aa:	4602      	mov	r2, r0
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	4413      	add	r3, r2
 80098b0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	3318      	adds	r3, #24
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f107 0208 	add.w	r2, r7, #8
 80098bc:	4611      	mov	r1, r2
 80098be:	4618      	mov	r0, r3
 80098c0:	f7ff fb37 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2204      	movs	r2, #4
 80098c8:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f004 fdbe 	bl	800e44e <inv_icm20948_write_mems>
 80098d2:	4602      	mov	r2, r0
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	4413      	add	r3, r2
 80098d8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	331c      	adds	r3, #28
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f107 0208 	add.w	r2, r7, #8
 80098e4:	4611      	mov	r1, r2
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7ff fb23 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2204      	movs	r2, #4
 80098f0:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f004 fdaa 	bl	800e44e <inv_icm20948_write_mems>
 80098fa:	4602      	mov	r2, r0
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	4413      	add	r3, r2
 8009900:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	3320      	adds	r3, #32
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f107 0208 	add.w	r2, r7, #8
 800990c:	4611      	mov	r1, r2
 800990e:	4618      	mov	r0, r3
 8009910:	f7ff fb0f 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009914:	4603      	mov	r3, r0
 8009916:	2204      	movs	r2, #4
 8009918:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f004 fd96 	bl	800e44e <inv_icm20948_write_mems>
 8009922:	4602      	mov	r2, r0
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	4413      	add	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]

	if (result)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d001      	beq.n	8009934 <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	e000      	b.n	8009936 <dmp_icm20948_set_compass_matrix+0x17a>

	return 0;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	3710      	adds	r7, #16
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <dmp_icm20948_get_pedometer_num_of_steps>:
* Gets pedometer step count.
* @param[in] steps
* @param[out] steps
*/
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 800993e:	b580      	push	{r7, lr}
 8009940:	b084      	sub	sp, #16
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
 8009946:	6039      	str	r1, [r7, #0]
    int result;
	unsigned char big8[4]={0};
 8009948:	2300      	movs	r3, #0
 800994a:	60bb      	str	r3, [r7, #8]
    (void)s;
	result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 800994c:	f107 0308 	add.w	r3, r7, #8
 8009950:	2204      	movs	r2, #4
 8009952:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f004 fc95 	bl	800e286 <inv_icm20948_read_mems>
 800995c:	60f8      	str	r0, [r7, #12]
    if (result) 
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d001      	beq.n	8009968 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	e00d      	b.n	8009984 <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 8009968:	7a3b      	ldrb	r3, [r7, #8]
 800996a:	021b      	lsls	r3, r3, #8
 800996c:	7a7a      	ldrb	r2, [r7, #9]
 800996e:	4413      	add	r3, r2
 8009970:	021b      	lsls	r3, r3, #8
 8009972:	7aba      	ldrb	r2, [r7, #10]
 8009974:	4413      	add	r3, r2
 8009976:	021b      	lsls	r3, r3, #8
 8009978:	7afa      	ldrb	r2, [r7, #11]
 800997a:	4413      	add	r3, r2
 800997c:	461a      	mov	r2, r3
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	601a      	str	r2, [r3, #0]
    
    return 0;
 8009982:	2300      	movs	r3, #0
}
 8009984:	4618      	mov	r0, r3
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
*/
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b086      	sub	sp, #24
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	460b      	mov	r3, r1
 8009996:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 8009998:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800999c:	3b02      	subs	r3, #2
 800999e:	2b1e      	cmp	r3, #30
 80099a0:	d854      	bhi.n	8009a4c <dmp_icm20948_set_accel_fsr+0xc0>
 80099a2:	a201      	add	r2, pc, #4	@ (adr r2, 80099a8 <dmp_icm20948_set_accel_fsr+0x1c>)
 80099a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099a8:	08009a25 	.word	0x08009a25
 80099ac:	08009a4d 	.word	0x08009a4d
 80099b0:	08009a2d 	.word	0x08009a2d
 80099b4:	08009a4d 	.word	0x08009a4d
 80099b8:	08009a4d 	.word	0x08009a4d
 80099bc:	08009a4d 	.word	0x08009a4d
 80099c0:	08009a35 	.word	0x08009a35
 80099c4:	08009a4d 	.word	0x08009a4d
 80099c8:	08009a4d 	.word	0x08009a4d
 80099cc:	08009a4d 	.word	0x08009a4d
 80099d0:	08009a4d 	.word	0x08009a4d
 80099d4:	08009a4d 	.word	0x08009a4d
 80099d8:	08009a4d 	.word	0x08009a4d
 80099dc:	08009a4d 	.word	0x08009a4d
 80099e0:	08009a3d 	.word	0x08009a3d
 80099e4:	08009a4d 	.word	0x08009a4d
 80099e8:	08009a4d 	.word	0x08009a4d
 80099ec:	08009a4d 	.word	0x08009a4d
 80099f0:	08009a4d 	.word	0x08009a4d
 80099f4:	08009a4d 	.word	0x08009a4d
 80099f8:	08009a4d 	.word	0x08009a4d
 80099fc:	08009a4d 	.word	0x08009a4d
 8009a00:	08009a4d 	.word	0x08009a4d
 8009a04:	08009a4d 	.word	0x08009a4d
 8009a08:	08009a4d 	.word	0x08009a4d
 8009a0c:	08009a4d 	.word	0x08009a4d
 8009a10:	08009a4d 	.word	0x08009a4d
 8009a14:	08009a4d 	.word	0x08009a4d
 8009a18:	08009a4d 	.word	0x08009a4d
 8009a1c:	08009a4d 	.word	0x08009a4d
 8009a20:	08009a45 	.word	0x08009a45
    case 2:
        scale =  33554432L;  // 2^25
 8009a24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a28:	617b      	str	r3, [r7, #20]
        break;
 8009a2a:	e012      	b.n	8009a52 <dmp_icm20948_set_accel_fsr+0xc6>
    case 4:
        scale =  67108864L;  // 2^26
 8009a2c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009a30:	617b      	str	r3, [r7, #20]
        break;
 8009a32:	e00e      	b.n	8009a52 <dmp_icm20948_set_accel_fsr+0xc6>
    case 8:
        scale = 134217728L;  // 2^27
 8009a34:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009a38:	617b      	str	r3, [r7, #20]
        break;
 8009a3a:	e00a      	b.n	8009a52 <dmp_icm20948_set_accel_fsr+0xc6>
    case 16:
        scale = 268435456L;  // 2^28
 8009a3c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009a40:	617b      	str	r3, [r7, #20]
        break;
 8009a42:	e006      	b.n	8009a52 <dmp_icm20948_set_accel_fsr+0xc6>
    case 32:
        scale = 536870912L;  // 2^29
 8009a44:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009a48:	617b      	str	r3, [r7, #20]
        break;
 8009a4a:	e002      	b.n	8009a52 <dmp_icm20948_set_accel_fsr+0xc6>
    default:
        return -1;
 8009a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a50:	e013      	b.n	8009a7a <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8009a52:	f107 030c 	add.w	r3, r7, #12
 8009a56:	4619      	mov	r1, r3
 8009a58:	6978      	ldr	r0, [r7, #20]
 8009a5a:	f7ff fa6a 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	2204      	movs	r2, #4
 8009a62:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f004 fcf1 	bl	800e44e <inv_icm20948_write_mems>
 8009a6c:	6138      	str	r0, [r7, #16]

    if (result) {
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d001      	beq.n	8009a78 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	e000      	b.n	8009a7a <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 8009a78:	2300      	movs	r3, #0
    }
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3718      	adds	r7, #24
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop

08009a84 <dmp_icm20948_set_accel_scale2>:
* It is a reverse scaling of the scale factor written to ACC_SCALE.
* @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
*/
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 8009a90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009a94:	3b02      	subs	r3, #2
 8009a96:	2b1e      	cmp	r3, #30
 8009a98:	d854      	bhi.n	8009b44 <dmp_icm20948_set_accel_scale2+0xc0>
 8009a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8009aa0 <dmp_icm20948_set_accel_scale2+0x1c>)
 8009a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aa0:	08009b1d 	.word	0x08009b1d
 8009aa4:	08009b45 	.word	0x08009b45
 8009aa8:	08009b25 	.word	0x08009b25
 8009aac:	08009b45 	.word	0x08009b45
 8009ab0:	08009b45 	.word	0x08009b45
 8009ab4:	08009b45 	.word	0x08009b45
 8009ab8:	08009b2d 	.word	0x08009b2d
 8009abc:	08009b45 	.word	0x08009b45
 8009ac0:	08009b45 	.word	0x08009b45
 8009ac4:	08009b45 	.word	0x08009b45
 8009ac8:	08009b45 	.word	0x08009b45
 8009acc:	08009b45 	.word	0x08009b45
 8009ad0:	08009b45 	.word	0x08009b45
 8009ad4:	08009b45 	.word	0x08009b45
 8009ad8:	08009b35 	.word	0x08009b35
 8009adc:	08009b45 	.word	0x08009b45
 8009ae0:	08009b45 	.word	0x08009b45
 8009ae4:	08009b45 	.word	0x08009b45
 8009ae8:	08009b45 	.word	0x08009b45
 8009aec:	08009b45 	.word	0x08009b45
 8009af0:	08009b45 	.word	0x08009b45
 8009af4:	08009b45 	.word	0x08009b45
 8009af8:	08009b45 	.word	0x08009b45
 8009afc:	08009b45 	.word	0x08009b45
 8009b00:	08009b45 	.word	0x08009b45
 8009b04:	08009b45 	.word	0x08009b45
 8009b08:	08009b45 	.word	0x08009b45
 8009b0c:	08009b45 	.word	0x08009b45
 8009b10:	08009b45 	.word	0x08009b45
 8009b14:	08009b45 	.word	0x08009b45
 8009b18:	08009b3d 	.word	0x08009b3d
    case 2:
        scale = 524288L;  // 2^19
 8009b1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009b20:	617b      	str	r3, [r7, #20]
        break;
 8009b22:	e012      	b.n	8009b4a <dmp_icm20948_set_accel_scale2+0xc6>
    case 4:
        scale = 262144L;  // 2^18
 8009b24:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009b28:	617b      	str	r3, [r7, #20]
        break;
 8009b2a:	e00e      	b.n	8009b4a <dmp_icm20948_set_accel_scale2+0xc6>
    case 8:
        scale = 131072L;  // 2^17
 8009b2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009b30:	617b      	str	r3, [r7, #20]
        break;
 8009b32:	e00a      	b.n	8009b4a <dmp_icm20948_set_accel_scale2+0xc6>
    case 16:
        scale = 65536L;  // 2^16
 8009b34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009b38:	617b      	str	r3, [r7, #20]
        break;
 8009b3a:	e006      	b.n	8009b4a <dmp_icm20948_set_accel_scale2+0xc6>
    case 32:
        scale = 32768L;  // 2^15
 8009b3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b40:	617b      	str	r3, [r7, #20]
        break;
 8009b42:	e002      	b.n	8009b4a <dmp_icm20948_set_accel_scale2+0xc6>
    default:
        return -1;
 8009b44:	f04f 33ff 	mov.w	r3, #4294967295
 8009b48:	e013      	b.n	8009b72 <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8009b4a:	f107 030c 	add.w	r3, r7, #12
 8009b4e:	4619      	mov	r1, r3
 8009b50:	6978      	ldr	r0, [r7, #20]
 8009b52:	f7ff f9ee 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2204      	movs	r2, #4
 8009b5a:	f240 41f4 	movw	r1, #1268	@ 0x4f4
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f004 fc75 	bl	800e44e <inv_icm20948_write_mems>
 8009b64:	6138      	str	r0, [r7, #16]

    if (result) {
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d001      	beq.n	8009b70 <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	e000      	b.n	8009b72 <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 8009b70:	2300      	movs	r3, #0
    }
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3718      	adds	r7, #24
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
 8009b7a:	bf00      	nop

08009b7c <dmp_icm20948_set_bac_rate>:
/**
* BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b086      	sub	sp, #24
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	460b      	mov	r3, r1
 8009b86:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8009b88:	2300      	movs	r3, #0
 8009b8a:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 8009b8c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009b90:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009b94:	d01d      	beq.n	8009bd2 <dmp_icm20948_set_bac_rate+0x56>
 8009b96:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009b9a:	dc1d      	bgt.n	8009bd8 <dmp_icm20948_set_bac_rate+0x5c>
 8009b9c:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009ba0:	d014      	beq.n	8009bcc <dmp_icm20948_set_bac_rate+0x50>
 8009ba2:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009ba6:	dc17      	bgt.n	8009bd8 <dmp_icm20948_set_bac_rate+0x5c>
 8009ba8:	2be1      	cmp	r3, #225	@ 0xe1
 8009baa:	d00c      	beq.n	8009bc6 <dmp_icm20948_set_bac_rate+0x4a>
 8009bac:	2be1      	cmp	r3, #225	@ 0xe1
 8009bae:	dc13      	bgt.n	8009bd8 <dmp_icm20948_set_bac_rate+0x5c>
 8009bb0:	2b38      	cmp	r3, #56	@ 0x38
 8009bb2:	d002      	beq.n	8009bba <dmp_icm20948_set_bac_rate+0x3e>
 8009bb4:	2b70      	cmp	r3, #112	@ 0x70
 8009bb6:	d003      	beq.n	8009bc0 <dmp_icm20948_set_bac_rate+0x44>
 8009bb8:	e00e      	b.n	8009bd8 <dmp_icm20948_set_bac_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	82fb      	strh	r3, [r7, #22]
        break;
 8009bbe:	e00e      	b.n	8009bde <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	82fb      	strh	r3, [r7, #22]
        break;
 8009bc4:	e00b      	b.n	8009bde <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8009bc6:	2303      	movs	r3, #3
 8009bc8:	82fb      	strh	r3, [r7, #22]
        break;
 8009bca:	e008      	b.n	8009bde <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8009bcc:	2307      	movs	r3, #7
 8009bce:	82fb      	strh	r3, [r7, #22]
        break;
 8009bd0:	e005      	b.n	8009bde <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8009bd2:	230f      	movs	r3, #15
 8009bd4:	82fb      	strh	r3, [r7, #22]
        break;
 8009bd6:	e002      	b.n	8009bde <dmp_icm20948_set_bac_rate+0x62>
    default:
        return -1;
 8009bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009bdc:	e015      	b.n	8009c0a <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8009bde:	f107 020c 	add.w	r2, r7, #12
 8009be2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009be6:	4611      	mov	r1, r2
 8009be8:	4618      	mov	r0, r3
 8009bea:	f7ff f989 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	f240 310a 	movw	r1, #778	@ 0x30a
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f004 fc29 	bl	800e44e <inv_icm20948_write_mems>
 8009bfc:	6138      	str	r0, [r7, #16]
    if (result) {
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d001      	beq.n	8009c08 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	e000      	b.n	8009c0a <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 8009c08:	2300      	movs	r3, #0
    }
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3718      	adds	r7, #24
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <dmp_icm20948_set_b2s_rate>:
/**
* B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b086      	sub	sp, #24
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8009c1e:	2300      	movs	r3, #0
 8009c20:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 8009c22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009c26:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009c2a:	d01d      	beq.n	8009c68 <dmp_icm20948_set_b2s_rate+0x56>
 8009c2c:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009c30:	dc1d      	bgt.n	8009c6e <dmp_icm20948_set_b2s_rate+0x5c>
 8009c32:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009c36:	d014      	beq.n	8009c62 <dmp_icm20948_set_b2s_rate+0x50>
 8009c38:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009c3c:	dc17      	bgt.n	8009c6e <dmp_icm20948_set_b2s_rate+0x5c>
 8009c3e:	2be1      	cmp	r3, #225	@ 0xe1
 8009c40:	d00c      	beq.n	8009c5c <dmp_icm20948_set_b2s_rate+0x4a>
 8009c42:	2be1      	cmp	r3, #225	@ 0xe1
 8009c44:	dc13      	bgt.n	8009c6e <dmp_icm20948_set_b2s_rate+0x5c>
 8009c46:	2b38      	cmp	r3, #56	@ 0x38
 8009c48:	d002      	beq.n	8009c50 <dmp_icm20948_set_b2s_rate+0x3e>
 8009c4a:	2b70      	cmp	r3, #112	@ 0x70
 8009c4c:	d003      	beq.n	8009c56 <dmp_icm20948_set_b2s_rate+0x44>
 8009c4e:	e00e      	b.n	8009c6e <dmp_icm20948_set_b2s_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8009c50:	2300      	movs	r3, #0
 8009c52:	82fb      	strh	r3, [r7, #22]
        break;
 8009c54:	e00e      	b.n	8009c74 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8009c56:	2301      	movs	r3, #1
 8009c58:	82fb      	strh	r3, [r7, #22]
        break;
 8009c5a:	e00b      	b.n	8009c74 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8009c5c:	2303      	movs	r3, #3
 8009c5e:	82fb      	strh	r3, [r7, #22]
        break;
 8009c60:	e008      	b.n	8009c74 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8009c62:	2307      	movs	r3, #7
 8009c64:	82fb      	strh	r3, [r7, #22]
        break;
 8009c66:	e005      	b.n	8009c74 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8009c68:	230f      	movs	r3, #15
 8009c6a:	82fb      	strh	r3, [r7, #22]
        break;
 8009c6c:	e002      	b.n	8009c74 <dmp_icm20948_set_b2s_rate+0x62>
    default:
        return -1;
 8009c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c72:	e015      	b.n	8009ca0 <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8009c74:	f107 020c 	add.w	r2, r7, #12
 8009c78:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009c7c:	4611      	mov	r1, r2
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7ff f93e 	bl	8008f00 <inv_icm20948_convert_int16_to_big8>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2202      	movs	r2, #2
 8009c88:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f004 fbde 	bl	800e44e <inv_icm20948_write_mems>
 8009c92:	6138      	str	r0, [r7, #16]
    if (result) {
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d001      	beq.n	8009c9e <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	e000      	b.n	8009ca0 <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 8009c9e:	2300      	movs	r3, #0
    }
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3718      	adds	r7, #24
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <dmp_icm20948_set_B2S_matrix>:
/**
* Sets B2S accel orientation matrix to DMP.
* @param[in] b2s_mtx. Unit: 1 = 2^30.
*/
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	60bb      	str	r3, [r7, #8]
	
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f107 0208 	add.w	r2, r7, #8
 8009cbe:	4611      	mov	r1, r2
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7ff f936 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2204      	movs	r2, #4
 8009cca:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f004 fbbd 	bl	800e44e <inv_icm20948_write_mems>
 8009cd4:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	3304      	adds	r3, #4
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f107 0208 	add.w	r2, r7, #8
 8009ce0:	4611      	mov	r1, r2
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7ff f925 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2204      	movs	r2, #4
 8009cec:	f640 5104 	movw	r1, #3332	@ 0xd04
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f004 fbac 	bl	800e44e <inv_icm20948_write_mems>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	3308      	adds	r3, #8
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f107 0208 	add.w	r2, r7, #8
 8009d08:	4611      	mov	r1, r2
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f7ff f911 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2204      	movs	r2, #4
 8009d14:	f640 5108 	movw	r1, #3336	@ 0xd08
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f004 fb98 	bl	800e44e <inv_icm20948_write_mems>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	4413      	add	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	330c      	adds	r3, #12
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f107 0208 	add.w	r2, r7, #8
 8009d30:	4611      	mov	r1, r2
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7ff f8fd 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2204      	movs	r2, #4
 8009d3c:	f640 510c 	movw	r1, #3340	@ 0xd0c
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f004 fb84 	bl	800e44e <inv_icm20948_write_mems>
 8009d46:	4602      	mov	r2, r0
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	3310      	adds	r3, #16
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f107 0208 	add.w	r2, r7, #8
 8009d58:	4611      	mov	r1, r2
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7ff f8e9 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2204      	movs	r2, #4
 8009d64:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f004 fb70 	bl	800e44e <inv_icm20948_write_mems>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	4413      	add	r3, r2
 8009d74:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	3314      	adds	r3, #20
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f107 0208 	add.w	r2, r7, #8
 8009d80:	4611      	mov	r1, r2
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7ff f8d5 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2204      	movs	r2, #4
 8009d8c:	f640 5114 	movw	r1, #3348	@ 0xd14
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f004 fb5c 	bl	800e44e <inv_icm20948_write_mems>
 8009d96:	4602      	mov	r2, r0
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	4413      	add	r3, r2
 8009d9c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	3318      	adds	r3, #24
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f107 0208 	add.w	r2, r7, #8
 8009da8:	4611      	mov	r1, r2
 8009daa:	4618      	mov	r0, r3
 8009dac:	f7ff f8c1 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009db0:	4603      	mov	r3, r0
 8009db2:	2204      	movs	r2, #4
 8009db4:	f640 5118 	movw	r1, #3352	@ 0xd18
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f004 fb48 	bl	800e44e <inv_icm20948_write_mems>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	331c      	adds	r3, #28
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f107 0208 	add.w	r2, r7, #8
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7ff f8ad 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2204      	movs	r2, #4
 8009ddc:	f640 511c 	movw	r1, #3356	@ 0xd1c
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f004 fb34 	bl	800e44e <inv_icm20948_write_mems>
 8009de6:	4602      	mov	r2, r0
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	4413      	add	r3, r2
 8009dec:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	3320      	adds	r3, #32
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f107 0208 	add.w	r2, r7, #8
 8009df8:	4611      	mov	r1, r2
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7ff f899 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2204      	movs	r2, #4
 8009e04:	f44f 6152 	mov.w	r1, #3360	@ 0xd20
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f004 fb20 	bl	800e44e <inv_icm20948_write_mems>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	4413      	add	r3, r2
 8009e14:	60fb      	str	r3, [r7, #12]

	if (result)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d001      	beq.n	8009e20 <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	e000      	b.n	8009e22 <dmp_icm20948_set_B2S_matrix+0x17a>

	return 0;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3710      	adds	r7, #16
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <dmp_icm20948_set_ped_y_ratio>:
/**
* Set BAC ped y ration
* @param[in] ped_y_ratio: value will influence pedometer result
*/
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b084      	sub	sp, #16
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 8009e34:	2300      	movs	r3, #0
 8009e36:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 8009e38:	f107 0308 	add.w	r3, r7, #8
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	6838      	ldr	r0, [r7, #0]
 8009e40:	f7ff f877 	bl	8008f32 <inv_icm20948_convert_int32_to_big8>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2204      	movs	r2, #4
 8009e48:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f004 fafe 	bl	800e44e <inv_icm20948_write_mems>
 8009e52:	60f8      	str	r0, [r7, #12]

    return result;
 8009e54:	68fb      	ldr	r3, [r7, #12]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b08e      	sub	sp, #56	@ 0x38
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	60f8      	str	r0, [r7, #12]
 8009e66:	60b9      	str	r1, [r7, #8]
 8009e68:	4611      	mov	r1, r2
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	80fb      	strh	r3, [r7, #6]
 8009e70:	4613      	mov	r3, r2
 8009e72:	80bb      	strh	r3, [r7, #4]
    int result;
    unsigned short memaddr;
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;
 8009e74:	2300      	movs	r3, #0
 8009e76:	627b      	str	r3, [r7, #36]	@ 0x24

	if(s->base_state.firmware_loaded)
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009e7e:	f003 0302 	and.w	r3, r3, #2
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d001      	beq.n	8009e8c <inv_icm20948_firmware_load+0x2e>
		return 0;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	e07f      	b.n	8009f8c <inv_icm20948_firmware_load+0x12e>
		
    // Write DMP memory
    data = data_start;
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 8009e90:	88fb      	ldrh	r3, [r7, #6]
 8009e92:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 8009e94:	88bb      	ldrh	r3, [r7, #4]
 8009e96:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009e98:	e02d      	b.n	8009ef6 <inv_icm20948_firmware_load+0x98>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 8009e9a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009e9c:	2b10      	cmp	r3, #16
 8009e9e:	bf28      	it	cs
 8009ea0:	2310      	movcs	r3, #16
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 8009ea6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009ea8:	b2da      	uxtb	r2, r3
 8009eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eac:	4413      	add	r3, r2
 8009eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009eb2:	dd06      	ble.n	8009ec2 <inv_icm20948_firmware_load+0x64>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 8009eb4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009eb6:	b2da      	uxtb	r2, r3
 8009eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eba:	4413      	add	r3, r2
 8009ebc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8009ec0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 8009ec2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ec4:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8009ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f004 fac0 	bl	800e44e <inv_icm20948_write_mems>
 8009ece:	6238      	str	r0, [r7, #32]
        if (result)  
 8009ed0:	6a3b      	ldr	r3, [r7, #32]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d001      	beq.n	8009eda <inv_icm20948_firmware_load+0x7c>
            return result;
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	e058      	b.n	8009f8c <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 8009eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009edc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ede:	4413      	add	r3, r2
 8009ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 8009ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8009ee8:	1ad3      	subs	r3, r2, r3
 8009eea:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 8009eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eee:	b29a      	uxth	r2, r3
 8009ef0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009ef2:	4413      	add	r3, r2
 8009ef4:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009ef6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1ce      	bne.n	8009e9a <inv_icm20948_firmware_load+0x3c>
    }

    // Verify DMP memory

    data = data_start;
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 8009f00:	88fb      	ldrh	r3, [r7, #6]
 8009f02:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 8009f04:	88bb      	ldrh	r3, [r7, #4]
 8009f06:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009f08:	e03c      	b.n	8009f84 <inv_icm20948_firmware_load+0x126>
        write_size = min(size, INV_MAX_SERIAL_READ);
 8009f0a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009f0c:	2b10      	cmp	r3, #16
 8009f0e:	bf28      	it	cs
 8009f10:	2310      	movcs	r3, #16
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 8009f16:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009f18:	b2da      	uxtb	r2, r3
 8009f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f1c:	4413      	add	r3, r2
 8009f1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f22:	dd06      	ble.n	8009f32 <inv_icm20948_firmware_load+0xd4>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 8009f24:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009f26:	b2da      	uxtb	r2, r3
 8009f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f2a:	4413      	add	r3, r2
 8009f2c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8009f30:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 8009f32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f34:	f107 0310 	add.w	r3, r7, #16
 8009f38:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	f004 f9a3 	bl	800e286 <inv_icm20948_read_mems>
 8009f40:	6238      	str	r0, [r7, #32]
        if (result)
 8009f42:	6a3b      	ldr	r3, [r7, #32]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d002      	beq.n	8009f4e <inv_icm20948_firmware_load+0xf0>
            flag++; // Error, DMP not written correctly
 8009f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	627b      	str	r3, [r7, #36]	@ 0x24
        if (memcmp(data_cmp, data, write_size))
 8009f4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f50:	f107 0310 	add.w	r3, r7, #16
 8009f54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f56:	4618      	mov	r0, r3
 8009f58:	f008 fd36 	bl	80129c8 <memcmp>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d002      	beq.n	8009f68 <inv_icm20948_firmware_load+0x10a>
            return -1;
 8009f62:	f04f 33ff 	mov.w	r3, #4294967295
 8009f66:	e011      	b.n	8009f8c <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 8009f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f6c:	4413      	add	r3, r2
 8009f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 8009f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f72:	b29b      	uxth	r3, r3
 8009f74:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 8009f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f7c:	b29a      	uxth	r2, r3
 8009f7e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009f80:	4413      	add	r3, r2
 8009f82:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009f84:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1bf      	bne.n	8009f0a <inv_icm20948_firmware_load+0xac>
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3738      	adds	r7, #56	@ 0x38
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 8009fa4:	f107 030b 	add.w	r3, r7, #11
 8009fa8:	2201      	movs	r2, #1
 8009faa:	2168      	movs	r1, #104	@ 0x68
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f004 f8b7 	bl	800e120 <inv_icm20948_read_mems_reg>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 8009fba:	7afb      	ldrb	r3, [r7, #11]
 8009fbc:	f023 031f 	bic.w	r3, r3, #31
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 8009fc4:	7afa      	ldrb	r2, [r7, #11]
 8009fc6:	78fb      	ldrb	r3, [r7, #3]
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 8009fce:	f107 030b 	add.w	r3, r7, #11
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	2168      	movs	r1, #104	@ 0x68
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f003 ffcd 	bl	800df76 <inv_icm20948_write_mems_reg>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	60fb      	str	r3, [r7, #12]
    
	return result;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3710      	adds	r7, #16
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 8009fee:	b580      	push	{r7, lr}
 8009ff0:	b084      	sub	sp, #16
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
 8009ff6:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d002      	beq.n	800a008 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	2200      	movs	r2, #0
 800a006:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800a008:	f107 030b 	add.w	r3, r7, #11
 800a00c:	2201      	movs	r2, #1
 800a00e:	2119      	movs	r1, #25
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f004 f885 	bl	800e120 <inv_icm20948_read_mems_reg>
 800a016:	60f8      	str	r0, [r7, #12]
    if(int_read)
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d003      	beq.n	800a026 <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 800a01e:	7afb      	ldrb	r3, [r7, #11]
 800a020:	b21a      	sxth	r2, r3
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800a026:	f107 030b 	add.w	r3, r7, #11
 800a02a:	2201      	movs	r2, #1
 800a02c:	2118      	movs	r1, #24
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f004 f876 	bl	800e120 <inv_icm20948_read_mems_reg>
 800a034:	60f8      	str	r0, [r7, #12]
	if(int_read)
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d009      	beq.n	800a050 <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a042:	7afb      	ldrb	r3, [r7, #11]
 800a044:	021b      	lsls	r3, r3, #8
 800a046:	b21b      	sxth	r3, r3
 800a048:	4313      	orrs	r3, r2
 800a04a:	b21a      	sxth	r2, r3
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 800a050:	68fb      	ldr	r3, [r7, #12]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3710      	adds	r7, #16
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}

0800a05a <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b084      	sub	sp, #16
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
 800a062:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 800a064:	2300      	movs	r3, #0
 800a066:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d102      	bne.n	800a074 <dmp_get_fifo_length+0x1a>
		return -1;
 800a06e:	f04f 33ff 	mov.w	r3, #4294967295
 800a072:	e01f      	b.n	800a0b4 <dmp_get_fifo_length+0x5a>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800a074:	f107 0308 	add.w	r3, r7, #8
 800a078:	2202      	movs	r2, #2
 800a07a:	2170      	movs	r1, #112	@ 0x70
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f004 f84f 	bl	800e120 <inv_icm20948_read_mems_reg>
 800a082:	60f8      	str	r0, [r7, #12]
	if (result) 
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d009      	beq.n	800a09e <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f04f 32ff 	mov.w	r2, #4294967295
 800a090:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		*len = 0;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	2200      	movs	r2, #0
 800a098:	601a      	str	r2, [r3, #0]
		return result;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	e00a      	b.n	800a0b4 <dmp_get_fifo_length+0x5a>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800a09e:	7a3b      	ldrb	r3, [r7, #8]
 800a0a0:	021a      	lsls	r2, r3, #8
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	7a7a      	ldrb	r2, [r7, #9]
 800a0ac:	441a      	add	r2, r3
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	601a      	str	r2, [r3, #0]

	return result;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b086      	sub	sp, #24
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 800a0c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0c8:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 800a0d2:	e03e      	b.n	800a152 <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	7f1b      	ldrb	r3, [r3, #28]
 800a0d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0dc:	b2da      	uxtb	r2, r3
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	7f1b      	ldrb	r3, [r3, #28]
 800a0e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0ea:	b2da      	uxtb	r2, r3
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	7f1b      	ldrb	r3, [r3, #28]
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	2103      	movs	r1, #3
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f003 ffb5 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800a0fe:	4602      	mov	r2, r0
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	4313      	orrs	r3, r2
 800a104:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 800a106:	211f      	movs	r1, #31
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f7ff ff43 	bl	8009f94 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800a10e:	4602      	mov	r2, r0
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	4313      	orrs	r3, r2
 800a114:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800a116:	211e      	movs	r1, #30
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff ff3b 	bl	8009f94 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800a11e:	4602      	mov	r2, r0
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	4313      	orrs	r3, r2
 800a124:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2200      	movs	r2, #0
 800a12a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 800a12e:	f107 030c 	add.w	r3, r7, #12
 800a132:	4619      	mov	r1, r3
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f7ff ff90 	bl	800a05a <dmp_get_fifo_length>
 800a13a:	4602      	mov	r2, r0
 800a13c:	693b      	ldr	r3, [r7, #16]
 800a13e:	4313      	orrs	r3, r2
 800a140:	613b      	str	r3, [r7, #16]
		if (result) 
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <dmp_reset_fifo+0x90>
			return result;
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	e022      	b.n	800a192 <dmp_reset_fifo+0xd6>
        
		tries++;
 800a14c:	7dfb      	ldrb	r3, [r7, #23]
 800a14e:	3301      	adds	r3, #1
 800a150:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d002      	beq.n	800a15e <dmp_reset_fifo+0xa2>
 800a158:	7dfb      	ldrb	r3, [r7, #23]
 800a15a:	2b05      	cmp	r3, #5
 800a15c:	d9ba      	bls.n	800a0d4 <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	7f1b      	ldrb	r3, [r3, #28]
 800a162:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a166:	b2da      	uxtb	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	7f1b      	ldrb	r3, [r3, #28]
 800a170:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a174:	b2da      	uxtb	r2, r3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	7f1b      	ldrb	r3, [r3, #28]
 800a17e:	461a      	mov	r2, r3
 800a180:	2103      	movs	r1, #3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f003 ff70 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800a188:	4602      	mov	r2, r0
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	4313      	orrs	r3, r2
 800a18e:	613b      	str	r3, [r7, #16]
    
	return result;
 800a190:	693b      	ldr	r3, [r7, #16]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b088      	sub	sp, #32
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	60f8      	str	r0, [r7, #12]
 800a1a2:	60b9      	str	r1, [r7, #8]
 800a1a4:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 800a1aa:	e021      	b.n	800a1f0 <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	2b10      	cmp	r3, #16
 800a1b4:	bf28      	it	cs
 800a1b6:	2310      	movcs	r3, #16
 800a1b8:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800a1ba:	8af9      	ldrh	r1, [r7, #22]
 800a1bc:	68ba      	ldr	r2, [r7, #8]
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	460a      	mov	r2, r1
 800a1c4:	2172      	movs	r1, #114	@ 0x72
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	f003 ffaa 	bl	800e120 <inv_icm20948_read_mems_reg>
 800a1cc:	61f8      	str	r0, [r7, #28]
        if (result)
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d009      	beq.n	800a1e8 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f7ff ff71 	bl	800a0bc <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a1e0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			return result;
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	e008      	b.n	800a1fa <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 800a1e8:	8afb      	ldrh	r3, [r7, #22]
 800a1ea:	69ba      	ldr	r2, [r7, #24]
 800a1ec:	4413      	add	r3, r2
 800a1ee:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 800a1f0:	69ba      	ldr	r2, [r7, #24]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d3d9      	bcc.n	800a1ac <dmp_read_fifo+0x12>
    }

	return result;
 800a1f8:	69fb      	ldr	r3, [r7, #28]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3720      	adds	r7, #32
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b086      	sub	sp, #24
 800a206:	af00      	add	r7, sp, #0
 800a208:	60f8      	str	r0, [r7, #12]
 800a20a:	60b9      	str	r1, [r7, #8]
 800a20c:	607a      	str	r2, [r7, #4]
 800a20e:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d002      	beq.n	800a21c <dmp_get_fifo_all+0x1a>
		*reset = 0;
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	2200      	movs	r2, #0
 800a21a:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 800a21c:	f107 0310 	add.w	r3, r7, #16
 800a220:	4619      	mov	r1, r3
 800a222:	68f8      	ldr	r0, [r7, #12]
 800a224:	f7ff ff19 	bl	800a05a <dmp_get_fifo_length>
 800a228:	6178      	str	r0, [r7, #20]
	if (result) {
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d005      	beq.n	800a23c <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	697a      	ldr	r2, [r7, #20]
 800a234:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800a238:	2300      	movs	r3, #0
 800a23a:	e029      	b.n	800a290 <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d101      	bne.n	800a246 <dmp_get_fifo_all+0x44>
		return 0;
 800a242:	2300      	movs	r3, #0
 800a244:	e024      	b.n	800a290 <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d20f      	bcs.n	800a26e <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	f7ff ff34 	bl	800a0bc <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f04f 32ff 	mov.w	r2, #4294967295
 800a25a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		if(reset)
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d002      	beq.n	800a26a <dmp_get_fifo_all+0x68>
			*reset = 1;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	2201      	movs	r2, #1
 800a268:	601a      	str	r2, [r3, #0]
		return 0;
 800a26a:	2300      	movs	r3, #0
 800a26c:	e010      	b.n	800a290 <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	461a      	mov	r2, r3
 800a272:	6879      	ldr	r1, [r7, #4]
 800a274:	68f8      	ldr	r0, [r7, #12]
 800a276:	f7ff ff90 	bl	800a19a <dmp_read_fifo>
 800a27a:	6178      	str	r0, [r7, #20]
	if (result) {
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d005      	beq.n	800a28e <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	697a      	ldr	r2, [r7, #20]
 800a286:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800a28a:	2300      	movs	r3, #0
 800a28c:	e000      	b.n	800a290 <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 800a28e:	693b      	ldr	r3, [r7, #16]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 800a298:	b480      	push	{r7}
 800a29a:	b087      	sub	sp, #28
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	60f8      	str	r0, [r7, #12]
 800a2a0:	60b9      	str	r1, [r7, #8]
 800a2a2:	607a      	str	r2, [r7, #4]
 800a2a4:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 800a2a6:	2302      	movs	r3, #2
 800a2a8:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	021b      	lsls	r3, r3, #8
 800a2b0:	b21a      	sxth	r2, r3
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	b21b      	sxth	r3, r3
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	b21b      	sxth	r3, r3
 800a2be:	b29a      	uxth	r2, r3
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	881b      	ldrh	r3, [r3, #0]
 800a2c8:	b21b      	sxth	r3, r3
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	da14      	bge.n	800a2f8 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	3306      	adds	r3, #6
 800a2d2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d005      	beq.n	800a2e6 <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	3302      	adds	r3, #2
 800a2de:	881a      	ldrh	r2, [r3, #0]
 800a2e0:	3201      	adds	r2, #1
 800a2e2:	b292      	uxth	r2, r2
 800a2e4:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d005      	beq.n	800a2f8 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	3354      	adds	r3, #84	@ 0x54
 800a2f0:	881a      	ldrh	r2, [r3, #0]
 800a2f2:	3201      	adds	r2, #1
 800a2f4:	b292      	uxth	r2, r2
 800a2f6:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	881b      	ldrh	r3, [r3, #0]
 800a2fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a300:	2b00      	cmp	r3, #0
 800a302:	d020      	beq.n	800a346 <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	3306      	adds	r3, #6
 800a308:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d005      	beq.n	800a31c <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	3320      	adds	r3, #32
 800a314:	881a      	ldrh	r2, [r3, #0]
 800a316:	3201      	adds	r2, #1
 800a318:	b292      	uxth	r2, r2
 800a31a:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	3306      	adds	r3, #6
 800a320:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d005      	beq.n	800a334 <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	3308      	adds	r3, #8
 800a32c:	881a      	ldrh	r2, [r3, #0]
 800a32e:	3201      	adds	r2, #1
 800a330:	b292      	uxth	r2, r2
 800a332:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d005      	beq.n	800a346 <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	3356      	adds	r3, #86	@ 0x56
 800a33e:	881a      	ldrh	r2, [r3, #0]
 800a340:	3201      	adds	r2, #1
 800a342:	b292      	uxth	r2, r2
 800a344:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	881b      	ldrh	r3, [r3, #0]
 800a34a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00b      	beq.n	800a36a <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	3306      	adds	r3, #6
 800a356:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d005      	beq.n	800a36a <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	331c      	adds	r3, #28
 800a362:	881a      	ldrh	r2, [r3, #0]
 800a364:	3201      	adds	r2, #1
 800a366:	b292      	uxth	r2, r2
 800a368:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	881b      	ldrh	r3, [r3, #0]
 800a36e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00b      	beq.n	800a38e <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	3308      	adds	r3, #8
 800a37a:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d005      	beq.n	800a38e <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	330a      	adds	r3, #10
 800a386:	881a      	ldrh	r2, [r3, #0]
 800a388:	3201      	adds	r2, #1
 800a38a:	b292      	uxth	r2, r2
 800a38c:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	881b      	ldrh	r3, [r3, #0]
 800a392:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00b      	beq.n	800a3b2 <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	330c      	adds	r3, #12
 800a39e:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d005      	beq.n	800a3b2 <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	331e      	adds	r3, #30
 800a3aa:	881a      	ldrh	r2, [r3, #0]
 800a3ac:	3201      	adds	r2, #1
 800a3ae:	b292      	uxth	r2, r2
 800a3b0:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	881b      	ldrh	r3, [r3, #0]
 800a3b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00b      	beq.n	800a3d6 <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	330e      	adds	r3, #14
 800a3c2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d005      	beq.n	800a3d6 <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	3316      	adds	r3, #22
 800a3ce:	881a      	ldrh	r2, [r3, #0]
 800a3d0:	3201      	adds	r2, #1
 800a3d2:	b292      	uxth	r2, r2
 800a3d4:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	881b      	ldrh	r3, [r3, #0]
 800a3da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d002      	beq.n	800a3e8 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	3306      	adds	r3, #6
 800a3e6:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	881b      	ldrh	r3, [r3, #0]
 800a3ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00b      	beq.n	800a40c <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	330e      	adds	r3, #14
 800a3f8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d005      	beq.n	800a40c <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	3328      	adds	r3, #40	@ 0x28
 800a404:	881a      	ldrh	r2, [r3, #0]
 800a406:	3201      	adds	r2, #1
 800a408:	b292      	uxth	r2, r2
 800a40a:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	881b      	ldrh	r3, [r3, #0]
 800a410:	f003 0320 	and.w	r3, r3, #32
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00b      	beq.n	800a430 <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	330c      	adds	r3, #12
 800a41c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d005      	beq.n	800a430 <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	3304      	adds	r3, #4
 800a428:	881a      	ldrh	r2, [r3, #0]
 800a42a:	3201      	adds	r2, #1
 800a42c:	b292      	uxth	r2, r2
 800a42e:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	881b      	ldrh	r3, [r3, #0]
 800a434:	f003 0310 	and.w	r3, r3, #16
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d00b      	beq.n	800a454 <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	3304      	adds	r3, #4
 800a440:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d005      	beq.n	800a454 <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	3324      	adds	r3, #36	@ 0x24
 800a44c:	881a      	ldrh	r2, [r3, #0]
 800a44e:	3201      	adds	r2, #1
 800a450:	b292      	uxth	r2, r2
 800a452:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	881b      	ldrh	r3, [r3, #0]
 800a458:	f003 0308 	and.w	r3, r3, #8
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d011      	beq.n	800a484 <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	3302      	adds	r3, #2
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	021b      	lsls	r3, r3, #8
 800a468:	b21a      	sxth	r2, r3
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	3303      	adds	r3, #3
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	b21b      	sxth	r3, r3
 800a472:	4313      	orrs	r3, r2
 800a474:	b21b      	sxth	r3, r3
 800a476:	b29a      	uxth	r2, r3
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	3302      	adds	r3, #2
 800a480:	617b      	str	r3, [r7, #20]
 800a482:	e002      	b.n	800a48a <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	881b      	ldrh	r3, [r3, #0]
 800a48e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a492:	2b00      	cmp	r3, #0
 800a494:	d002      	beq.n	800a49c <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	3302      	adds	r3, #2
 800a49a:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	881b      	ldrh	r3, [r3, #0]
 800a4a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d002      	beq.n	800a4ae <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	3302      	adds	r3, #2
 800a4ac:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	881b      	ldrh	r3, [r3, #0]
 800a4b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d002      	beq.n	800a4c0 <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	3302      	adds	r3, #2
 800a4be:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	881b      	ldrh	r3, [r3, #0]
 800a4c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00b      	beq.n	800a4e4 <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	3302      	adds	r3, #2
 800a4d0:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d005      	beq.n	800a4e4 <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	335c      	adds	r3, #92	@ 0x5c
 800a4dc:	881a      	ldrh	r2, [r3, #0]
 800a4de:	3201      	adds	r2, #1
 800a4e0:	b292      	uxth	r2, r2
 800a4e2:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	881b      	ldrh	r3, [r3, #0]
 800a4e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00b      	beq.n	800a508 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	3306      	adds	r3, #6
 800a4f4:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d005      	beq.n	800a508 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	335e      	adds	r3, #94	@ 0x5e
 800a500:	881a      	ldrh	r2, [r3, #0]
 800a502:	3201      	adds	r2, #1
 800a504:	b292      	uxth	r2, r2
 800a506:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	3302      	adds	r3, #2
 800a50c:	617b      	str	r3, [r7, #20]

	return sz;
 800a50e:	697b      	ldr	r3, [r7, #20]
}
 800a510:	4618      	mov	r0, r3
 800a512:	371c      	adds	r7, #28
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b085      	sub	sp, #20
 800a520:	af00      	add	r7, sp, #0
 800a522:	4603      	mov	r3, r0
 800a524:	460a      	mov	r2, r1
 800a526:	80fb      	strh	r3, [r7, #6]
 800a528:	4613      	mov	r3, r2
 800a52a:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 800a52c:	2300      	movs	r3, #0
 800a52e:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 800a530:	2300      	movs	r3, #0
 800a532:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 800a534:	88fb      	ldrh	r3, [r7, #6]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d102      	bne.n	800a540 <check_fifo_decoded_headers+0x24>
		return -1;
 800a53a:	f04f 33ff 	mov.w	r3, #4294967295
 800a53e:	e063      	b.n	800a608 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 800a540:	89fb      	ldrh	r3, [r7, #14]
 800a542:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a546:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a54a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 800a54c:	89fb      	ldrh	r3, [r7, #14]
 800a54e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a552:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 800a554:	89fb      	ldrh	r3, [r7, #14]
 800a556:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a55a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 800a55c:	89fb      	ldrh	r3, [r7, #14]
 800a55e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a562:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 800a564:	89fb      	ldrh	r3, [r7, #14]
 800a566:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a56a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 800a56c:	89fb      	ldrh	r3, [r7, #14]
 800a56e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a572:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 800a574:	89fb      	ldrh	r3, [r7, #14]
 800a576:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a57a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 800a57c:	89fb      	ldrh	r3, [r7, #14]
 800a57e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a582:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 800a584:	89fb      	ldrh	r3, [r7, #14]
 800a586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a58a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 800a58c:	89fb      	ldrh	r3, [r7, #14]
 800a58e:	f043 0320 	orr.w	r3, r3, #32
 800a592:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 800a594:	89fb      	ldrh	r3, [r7, #14]
 800a596:	f043 0310 	orr.w	r3, r3, #16
 800a59a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 800a59c:	89fb      	ldrh	r3, [r7, #14]
 800a59e:	f043 0308 	orr.w	r3, r3, #8
 800a5a2:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 800a5a4:	88fa      	ldrh	r2, [r7, #6]
 800a5a6:	89fb      	ldrh	r3, [r7, #14]
 800a5a8:	43db      	mvns	r3, r3
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d002      	beq.n	800a5b6 <check_fifo_decoded_headers+0x9a>
		return -1;
 800a5b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b4:	e028      	b.n	800a608 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 800a5b6:	88fb      	ldrh	r3, [r7, #6]
 800a5b8:	f003 0308 	and.w	r3, r3, #8
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d022      	beq.n	800a606 <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 800a5c0:	89bb      	ldrh	r3, [r7, #12]
 800a5c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a5c6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 800a5c8:	89bb      	ldrh	r3, [r7, #12]
 800a5ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a5ce:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 800a5d0:	89bb      	ldrh	r3, [r7, #12]
 800a5d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a5d6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 800a5d8:	89bb      	ldrh	r3, [r7, #12]
 800a5da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a5de:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 800a5e0:	89bb      	ldrh	r3, [r7, #12]
 800a5e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5e6:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 800a5e8:	88bb      	ldrh	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d102      	bne.n	800a5f4 <check_fifo_decoded_headers+0xd8>
			return -1;
 800a5ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a5f2:	e009      	b.n	800a608 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 800a5f4:	88ba      	ldrh	r2, [r7, #4]
 800a5f6:	89bb      	ldrh	r3, [r7, #12]
 800a5f8:	43db      	mvns	r3, r3
 800a5fa:	4013      	ands	r3, r2
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d002      	beq.n	800a606 <check_fifo_decoded_headers+0xea>
			return -1;
 800a600:	f04f 33ff 	mov.w	r3, #4294967295
 800a604:	e000      	b.n	800a608 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3714      	adds	r7, #20
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b088      	sub	sp, #32
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	607a      	str	r2, [r7, #4]
 800a620:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 800a622:	2300      	movs	r3, #0
 800a624:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 800a626:	e02a      	b.n	800a67e <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	4a2c      	ldr	r2, [pc, #176]	@ (800a6dc <extract_sample_cnt+0xc8>)
 800a62c:	1898      	adds	r0, r3, r2
 800a62e:	f107 0214 	add.w	r2, r7, #20
 800a632:	f107 0116 	add.w	r1, r7, #22
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	f7ff fe2e 	bl	800a298 <get_packet_size_and_samplecnt>
 800a63c:	4603      	mov	r3, r0
 800a63e:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 800a640:	68ba      	ldr	r2, [r7, #8]
 800a642:	69fb      	ldr	r3, [r7, #28]
 800a644:	1ad3      	subs	r3, r2, r3
 800a646:	69ba      	ldr	r2, [r7, #24]
 800a648:	429a      	cmp	r2, r3
 800a64a:	dc1d      	bgt.n	800a688 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 800a64c:	8afb      	ldrh	r3, [r7, #22]
 800a64e:	8aba      	ldrh	r2, [r7, #20]
 800a650:	4611      	mov	r1, r2
 800a652:	4618      	mov	r0, r3
 800a654:	f7ff ff62 	bl	800a51c <check_fifo_decoded_headers>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d005      	beq.n	800a66a <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 800a65e:	68f8      	ldr	r0, [r7, #12]
 800a660:	f7ff fd2c 	bl	800a0bc <dmp_reset_fifo>
			return -1;
 800a664:	f04f 33ff 	mov.w	r3, #4294967295
 800a668:	e034      	b.n	800a6d4 <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 800a66a:	69fa      	ldr	r2, [r7, #28]
 800a66c:	69bb      	ldr	r3, [r7, #24]
 800a66e:	4413      	add	r3, r2
 800a670:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	881b      	ldrh	r3, [r3, #0]
 800a676:	3301      	adds	r3, #1
 800a678:	b29a      	uxth	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 800a67e:	69fa      	ldr	r2, [r7, #28]
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	429a      	cmp	r2, r3
 800a684:	dbd0      	blt.n	800a628 <extract_sample_cnt+0x14>
	}

endSuccess:
 800a686:	e000      	b.n	800a68a <extract_sample_cnt+0x76>
			goto endSuccess;
 800a688:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d020      	beq.n	800a6d2 <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	3312      	adds	r3, #18
 800a694:	8819      	ldrh	r1, [r3, #0]
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	331e      	adds	r3, #30
 800a69a:	881a      	ldrh	r2, [r3, #0]
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	3312      	adds	r3, #18
 800a6a0:	440a      	add	r2, r1
 800a6a2:	b292      	uxth	r2, r2
 800a6a4:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	3314      	adds	r3, #20
 800a6aa:	8819      	ldrh	r1, [r3, #0]
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	331e      	adds	r3, #30
 800a6b0:	881a      	ldrh	r2, [r3, #0]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	3314      	adds	r3, #20
 800a6b6:	440a      	add	r2, r1
 800a6b8:	b292      	uxth	r2, r2
 800a6ba:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	3306      	adds	r3, #6
 800a6c0:	8819      	ldrh	r1, [r3, #0]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	3316      	adds	r3, #22
 800a6c6:	881a      	ldrh	r2, [r3, #0]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	3306      	adds	r3, #6
 800a6cc:	440a      	add	r2, r1
 800a6ce:	b292      	uxth	r2, r2
 800a6d0:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3720      	adds	r7, #32
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	2000116c 	.word	0x2000116c

0800a6e0 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	60f8      	str	r0, [r7, #12]
 800a6e8:	60b9      	str	r1, [r7, #8]
 800a6ea:	607a      	str	r2, [r7, #4]
 800a6ec:	603b      	str	r3, [r7, #0]
	int reset=0; 
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	617b      	str	r3, [r7, #20]

	*total_sample_cnt = 0;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	801a      	strh	r2, [r3, #0]

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a700:	da17      	bge.n	800a732 <inv_icm20948_fifo_swmirror+0x52>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800a70a:	4619      	mov	r1, r3
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a14      	ldr	r2, [pc, #80]	@ (800a764 <inv_icm20948_fifo_swmirror+0x84>)
 800a712:	441a      	add	r2, r3
 800a714:	f107 0314 	add.w	r3, r7, #20
 800a718:	68f8      	ldr	r0, [r7, #12]
 800a71a:	f7ff fd72 	bl	800a202 <dmp_get_fifo_all>
 800a71e:	4602      	mov	r2, r0
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4413      	add	r3, r2
 800a726:	461a      	mov	r2, r3
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	601a      	str	r2, [r3, #0]

		if (reset)
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d10b      	bne.n	800a74a <inv_icm20948_fifo_swmirror+0x6a>
			goto error;
	}

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	6819      	ldr	r1, [r3, #0]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	68f8      	ldr	r0, [r7, #12]
 800a73c:	f7ff ff6a 	bl	800a614 <extract_sample_cnt>
 800a740:	4603      	mov	r3, r0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d103      	bne.n	800a74e <inv_icm20948_fifo_swmirror+0x6e>
			goto error;

	return MPU_SUCCESS;
 800a746:	2300      	movs	r3, #0
 800a748:	e007      	b.n	800a75a <inv_icm20948_fifo_swmirror+0x7a>
			goto error;
 800a74a:	bf00      	nop
 800a74c:	e000      	b.n	800a750 <inv_icm20948_fifo_swmirror+0x70>
			goto error;
 800a74e:	bf00      	nop
	
error:
	*fifo_sw_size = 0;
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	2200      	movs	r2, #0
 800a754:	601a      	str	r2, [r3, #0]
	return -1;
 800a756:	f04f 33ff 	mov.w	r3, #4294967295
	
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3718      	adds	r7, #24
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}
 800a762:	bf00      	nop
 800a764:	2000116c 	.word	0x2000116c

0800a768 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b086      	sub	sp, #24
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]
 800a774:	603b      	str	r3, [r7, #0]
	int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 800a776:	2300      	movs	r3, #0
 800a778:	613b      	str	r3, [r7, #16]
	unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 800a77a:	4b28      	ldr	r3, [pc, #160]	@ (800a81c <inv_icm20948_fifo_pop+0xb4>)
 800a77c:	617b      	str	r3, [r7, #20]
    
	if (*fifo_sw_size > 3) {
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2b03      	cmp	r3, #3
 800a784:	dd44      	ble.n	800a810 <inv_icm20948_fifo_pop+0xa8>
		// extract headers and number of bytes requested by next sample present in FIFO
		need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 800a786:	2300      	movs	r3, #0
 800a788:	4a25      	ldr	r2, [pc, #148]	@ (800a820 <inv_icm20948_fifo_pop+0xb8>)
 800a78a:	4926      	ldr	r1, [pc, #152]	@ (800a824 <inv_icm20948_fifo_pop+0xbc>)
 800a78c:	4823      	ldr	r0, [pc, #140]	@ (800a81c <inv_icm20948_fifo_pop+0xb4>)
 800a78e:	f7ff fd83 	bl	800a298 <get_packet_size_and_samplecnt>
 800a792:	4603      	mov	r3, r0
 800a794:	613b      	str	r3, [r7, #16]

		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (*fifo_sw_size < need_sz) {
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	693a      	ldr	r2, [r7, #16]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	dd03      	ble.n	800a7a8 <inv_icm20948_fifo_pop+0x40>
		    return s->fifo_info.fifoError;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a7a6:	e034      	b.n	800a812 <inv_icm20948_fifo_pop+0xaa>
		}

		fifo_ptr += HEADER_SZ;        
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	3302      	adds	r3, #2
 800a7ac:	617b      	str	r3, [r7, #20]
		if (fd.header & HEADER2_SET)
 800a7ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a828 <inv_icm20948_fifo_pop+0xc0>)
 800a7b0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a7b4:	f003 0308 	and.w	r3, r3, #8
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d002      	beq.n	800a7c2 <inv_icm20948_fifo_pop+0x5a>
			fifo_ptr += HEADER2_SZ;        
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	3302      	adds	r3, #2
 800a7c0:	617b      	str	r3, [r7, #20]

		// extract payload data from SW FIFO
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 800a7c2:	697a      	ldr	r2, [r7, #20]
 800a7c4:	4918      	ldr	r1, [pc, #96]	@ (800a828 <inv_icm20948_fifo_pop+0xc0>)
 800a7c6:	68f8      	ldr	r0, [r7, #12]
 800a7c8:	f000 f8ad 	bl	800a926 <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	461a      	mov	r2, r3
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	617b      	str	r3, [r7, #20]

		// remove first need_sz bytes from SW FIFO
		*fifo_sw_size -= need_sz;
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	1ad2      	subs	r2, r2, r3
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	601a      	str	r2, [r3, #0]
		if(*fifo_sw_size)
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d008      	beq.n	800a7fc <inv_icm20948_fifo_pop+0x94>
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	4a0b      	ldr	r2, [pc, #44]	@ (800a81c <inv_icm20948_fifo_pop+0xb4>)
 800a7ee:	1899      	adds	r1, r3, r2
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	4809      	ldr	r0, [pc, #36]	@ (800a81c <inv_icm20948_fifo_pop+0xb4>)
 800a7f8:	f008 f8f6 	bl	80129e8 <memmove>

		*user_header = fd.header;
 800a7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a828 <inv_icm20948_fifo_pop+0xc0>)
 800a7fe:	f8b3 209a 	ldrh.w	r2, [r3, #154]	@ 0x9a
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	801a      	strh	r2, [r3, #0]
		*user_header2 = fd.header2;
 800a806:	4b08      	ldr	r3, [pc, #32]	@ (800a828 <inv_icm20948_fifo_pop+0xc0>)
 800a808:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	801a      	strh	r2, [r3, #0]
	}

	return MPU_SUCCESS;
 800a810:	2300      	movs	r3, #0
}
 800a812:	4618      	mov	r0, r3
 800a814:	3718      	adds	r7, #24
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	2000116c 	.word	0x2000116c
 800a820:	20001164 	.word	0x20001164
 800a824:	20001162 	.word	0x20001162
 800a828:	200010c8 	.word	0x200010c8

0800a82c <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	781b      	ldrb	r3, [r3, #0]
 800a83a:	061a      	lsls	r2, r3, #24
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	3301      	adds	r3, #1
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	041b      	lsls	r3, r3, #16
 800a844:	431a      	orrs	r2, r3
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	3302      	adds	r3, #2
 800a84a:	781b      	ldrb	r3, [r3, #0]
 800a84c:	021b      	lsls	r3, r3, #8
 800a84e:	4313      	orrs	r3, r2
 800a850:	683a      	ldr	r2, [r7, #0]
 800a852:	3203      	adds	r2, #3
 800a854:	7812      	ldrb	r2, [r2, #0]
 800a856:	431a      	orrs	r2, r3
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	3304      	adds	r3, #4
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	061a      	lsls	r2, r3, #24
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	3305      	adds	r3, #5
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	041b      	lsls	r3, r3, #16
 800a86c:	431a      	orrs	r2, r3
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	3306      	adds	r3, #6
 800a872:	781b      	ldrb	r3, [r3, #0]
 800a874:	021b      	lsls	r3, r3, #8
 800a876:	431a      	orrs	r2, r3
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	3307      	adds	r3, #7
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	4619      	mov	r1, r3
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	3304      	adds	r3, #4
 800a884:	430a      	orrs	r2, r1
 800a886:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	3308      	adds	r3, #8
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	061a      	lsls	r2, r3, #24
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	3309      	adds	r3, #9
 800a894:	781b      	ldrb	r3, [r3, #0]
 800a896:	041b      	lsls	r3, r3, #16
 800a898:	431a      	orrs	r2, r3
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	330a      	adds	r3, #10
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	021b      	lsls	r3, r3, #8
 800a8a2:	431a      	orrs	r2, r3
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	330b      	adds	r3, #11
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	3308      	adds	r3, #8
 800a8b0:	430a      	orrs	r2, r1
 800a8b2:	601a      	str	r2, [r3, #0]
}
 800a8b4:	bf00      	nop
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	781b      	ldrb	r3, [r3, #0]
 800a8ce:	021b      	lsls	r3, r3, #8
 800a8d0:	b21a      	sxth	r2, r3
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	b21b      	sxth	r3, r3
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	b21a      	sxth	r2, r3
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	3302      	adds	r3, #2
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	021b      	lsls	r3, r3, #8
 800a8ea:	b219      	sxth	r1, r3
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	3303      	adds	r3, #3
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	b21a      	sxth	r2, r3
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3302      	adds	r3, #2
 800a8f8:	430a      	orrs	r2, r1
 800a8fa:	b212      	sxth	r2, r2
 800a8fc:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	3304      	adds	r3, #4
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	021b      	lsls	r3, r3, #8
 800a906:	b219      	sxth	r1, r3
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	3305      	adds	r3, #5
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	b21a      	sxth	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	3304      	adds	r3, #4
 800a914:	430a      	orrs	r2, r1
 800a916:	b212      	sxth	r2, r2
 800a918:	801a      	strh	r2, [r3, #0]
}
 800a91a:	bf00      	nop
 800a91c:	370c      	adds	r7, #12
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr

0800a926 <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 800a926:	b580      	push	{r7, lr}
 800a928:	b086      	sub	sp, #24
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	60f8      	str	r0, [r7, #12]
 800a92e:	60b9      	str	r1, [r7, #8]
 800a930:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a93c:	b21b      	sxth	r3, r3
 800a93e:	2b00      	cmp	r3, #0
 800a940:	da1a      	bge.n	800a978 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	332c      	adds	r3, #44	@ 0x2c
 800a946:	6879      	ldr	r1, [r7, #4]
 800a948:	4618      	mov	r0, r3
 800a94a:	f7ff ffb9 	bl	800a8c0 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800a954:	03da      	lsls	r2, r3, #15
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	635a      	str	r2, [r3, #52]	@ 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800a960:	03da      	lsls	r2, r3, #15
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	639a      	str	r2, [r3, #56]	@ 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800a96c:	03da      	lsls	r2, r3, #15
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	63da      	str	r2, [r3, #60]	@ 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	3306      	adds	r3, #6
 800a976:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a97e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a982:	2b00      	cmp	r3, #0
 800a984:	d011      	beq.n	800a9aa <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	3340      	adds	r3, #64	@ 0x40
 800a98a:	6879      	ldr	r1, [r7, #4]
 800a98c:	4618      	mov	r0, r3
 800a98e:	f7ff ff97 	bl	800a8c0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	3306      	adds	r3, #6
 800a996:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	3346      	adds	r3, #70	@ 0x46
 800a99c:	6879      	ldr	r1, [r7, #4]
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7ff ff8e 	bl	800a8c0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	3306      	adds	r3, #6
 800a9a8:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a9b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d018      	beq.n	800a9ea <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	3374      	adds	r3, #116	@ 0x74
 800a9bc:	6879      	ldr	r1, [r7, #4]
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f7ff ff7e 	bl	800a8c0 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	3358      	adds	r3, #88	@ 0x58
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	68f8      	ldr	r0, [r7, #12]
 800a9d2:	f7f9 ff01 	bl	80047d8 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	3394      	adds	r3, #148	@ 0x94
 800a9da:	2206      	movs	r2, #6
 800a9dc:	6879      	ldr	r1, [r7, #4]
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f008 f8b6 	bl	8012b50 <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	3306      	adds	r3, #6
 800a9e8:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a9f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d002      	beq.n	800a9fe <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	3308      	adds	r3, #8
 800a9fc:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aa04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d007      	beq.n	800aa1c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	6879      	ldr	r1, [r7, #4]
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7ff ff0b 	bl	800a82c <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	330c      	adds	r3, #12
 800aa1a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aa22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d013      	beq.n	800aa52 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	330c      	adds	r3, #12
 800aa2e:	6879      	ldr	r1, [r7, #4]
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7ff fefb 	bl	800a82c <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	330c      	adds	r3, #12
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	061a      	lsls	r2, r3, #24
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	330d      	adds	r3, #13
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	041b      	lsls	r3, r3, #16
 800aa46:	431a      	orrs	r2, r3
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	330e      	adds	r3, #14
 800aa50:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aa58:	f003 0310 	and.w	r3, r3, #16
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d015      	beq.n	800aa8c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	781b      	ldrb	r3, [r3, #0]
 800aa64:	061a      	lsls	r2, r3, #24
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	3301      	adds	r3, #1
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	041b      	lsls	r3, r3, #16
 800aa6e:	431a      	orrs	r2, r3
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	3302      	adds	r3, #2
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	021b      	lsls	r3, r3, #8
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	3203      	adds	r2, #3
 800aa7e:	7812      	ldrb	r2, [r2, #0]
 800aa80:	431a      	orrs	r2, r3
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	671a      	str	r2, [r3, #112]	@ 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	3304      	adds	r3, #4
 800aa8a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aa92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d013      	beq.n	800aac2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	331c      	adds	r3, #28
 800aa9e:	6879      	ldr	r1, [r7, #4]
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7ff fec3 	bl	800a82c <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	330c      	adds	r3, #12
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	061a      	lsls	r2, r3, #24
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	330d      	adds	r3, #13
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	041b      	lsls	r3, r3, #16
 800aab6:	431a      	orrs	r2, r3
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	629a      	str	r2, [r3, #40]	@ 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	330e      	adds	r3, #14
 800aac0:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d002      	beq.n	800aad6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	3306      	adds	r3, #6
 800aad4:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800aadc:	f003 0320 	and.w	r3, r3, #32
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00f      	beq.n	800ab04 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	3364      	adds	r3, #100	@ 0x64
 800aae8:	6879      	ldr	r1, [r7, #4]
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7ff fe9e 	bl	800a82c <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	3388      	adds	r3, #136	@ 0x88
 800aaf4:	220c      	movs	r2, #12
 800aaf6:	6879      	ldr	r1, [r7, #4]
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f008 f829 	bl	8012b50 <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	330c      	adds	r3, #12
 800ab02:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ab0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00f      	beq.n	800ab32 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	021b      	lsls	r3, r3, #8
 800ab18:	b21a      	sxth	r2, r3
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	781b      	ldrb	r3, [r3, #0]
 800ab20:	b21b      	sxth	r3, r3
 800ab22:	4313      	orrs	r3, r2
 800ab24:	b21a      	sxth	r2, r3
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	3302      	adds	r3, #2
 800ab30:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ab38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d00f      	beq.n	800ab60 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	021b      	lsls	r3, r3, #8
 800ab46:	b21a      	sxth	r2, r3
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	781b      	ldrb	r3, [r3, #0]
 800ab4e:	b21b      	sxth	r3, r3
 800ab50:	4313      	orrs	r3, r2
 800ab52:	b21a      	sxth	r2, r3
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	3302      	adds	r3, #2
 800ab5e:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ab66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00f      	beq.n	800ab8e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	781b      	ldrb	r3, [r3, #0]
 800ab72:	021b      	lsls	r3, r3, #8
 800ab74:	b21a      	sxth	r2, r3
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	3301      	adds	r3, #1
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	b21b      	sxth	r3, r3
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	b21a      	sxth	r2, r3
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	3302      	adds	r3, #2
 800ab8c:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800ab94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00f      	beq.n	800abbc <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	021b      	lsls	r3, r3, #8
 800aba2:	b21a      	sxth	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	3301      	adds	r3, #1
 800aba8:	781b      	ldrb	r3, [r3, #0]
 800abaa:	b21b      	sxth	r3, r3
 800abac:	4313      	orrs	r3, r2
 800abae:	b21a      	sxth	r2, r3
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	3302      	adds	r3, #2
 800abba:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800abc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d025      	beq.n	800ac16 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	021b      	lsls	r3, r3, #8
 800abd0:	b21a      	sxth	r2, r3
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	3301      	adds	r3, #1
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	b21b      	sxth	r3, r3
 800abda:	4313      	orrs	r3, r2
 800abdc:	b21b      	sxth	r3, r3
 800abde:	b29a      	uxth	r2, r3
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	3302      	adds	r3, #2
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	061a      	lsls	r2, r3, #24
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	3303      	adds	r3, #3
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	041b      	lsls	r3, r3, #16
 800abf6:	431a      	orrs	r2, r3
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	3304      	adds	r3, #4
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	021b      	lsls	r3, r3, #8
 800ac00:	4313      	orrs	r3, r2
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	3205      	adds	r2, #5
 800ac06:	7812      	ldrb	r2, [r2, #0]
 800ac08:	431a      	orrs	r2, r3
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		fifo_ptr += ACT_RECOG_SZ;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	3306      	adds	r3, #6
 800ac14:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	021b      	lsls	r3, r3, #8
 800ac1c:	b21a      	sxth	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	3301      	adds	r3, #1
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	b21b      	sxth	r3, r3
 800ac26:	4313      	orrs	r3, r2
 800ac28:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	3302      	adds	r3, #2
 800ac2e:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	2201      	movs	r2, #1
 800ac34:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    return fifo_ptr-fifo_ptr_start;
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	1ad3      	subs	r3, r2, r3
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3718      	adds	r7, #24
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
	...

0800ac48 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d102      	bne.n	800ac5c <inv_icm20948_dmp_get_accel+0x14>
 800ac56:	f04f 33ff 	mov.w	r3, #4294967295
 800ac5a:	e005      	b.n	800ac68 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 800ac5c:	220c      	movs	r2, #12
 800ac5e:	4904      	ldr	r1, [pc, #16]	@ (800ac70 <inv_icm20948_dmp_get_accel+0x28>)
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f007 ff75 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800ac66:	2300      	movs	r3, #0
} 
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3708      	adds	r7, #8
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	200010fc 	.word	0x200010fc

0800ac74 <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 800ac74:	b480      	push	{r7}
 800ac76:	b083      	sub	sp, #12
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d102      	bne.n	800ac88 <inv_icm20948_dmp_get_raw_gyro+0x14>
 800ac82:	f04f 33ff 	mov.w	r3, #4294967295
 800ac86:	e011      	b.n	800acac <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 800ac88:	4b0b      	ldr	r3, [pc, #44]	@ (800acb8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ac8a:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	@ 0x40
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	3302      	adds	r3, #2
 800ac96:	4a08      	ldr	r2, [pc, #32]	@ (800acb8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ac98:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	@ 0x42
 800ac9c:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	3304      	adds	r3, #4
 800aca2:	4a05      	ldr	r2, [pc, #20]	@ (800acb8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800aca4:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	@ 0x44
 800aca8:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 800acaa:	2300      	movs	r3, #0
}
 800acac:	4618      	mov	r0, r3
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr
 800acb8:	200010c8 	.word	0x200010c8

0800acbc <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d102      	bne.n	800acd0 <inv_icm20948_dmp_get_gyro_bias+0x14>
 800acca:	f04f 33ff 	mov.w	r3, #4294967295
 800acce:	e005      	b.n	800acdc <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 800acd0:	2206      	movs	r2, #6
 800acd2:	4904      	ldr	r1, [pc, #16]	@ (800ace4 <inv_icm20948_dmp_get_gyro_bias+0x28>)
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f007 ff3b 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800acda:	2300      	movs	r3, #0
}
 800acdc:	4618      	mov	r0, r3
 800acde:	3708      	adds	r7, #8
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}
 800ace4:	2000110e 	.word	0x2000110e

0800ace8 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
 800acee:	60f8      	str	r0, [r7, #12]
 800acf0:	60b9      	str	r1, [r7, #8]
 800acf2:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d102      	bne.n	800ad00 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 800acfa:	f04f 33ff 	mov.w	r3, #4294967295
 800acfe:	e027      	b.n	800ad50 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d102      	bne.n	800ad0c <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 800ad06:	f04f 33ff 	mov.w	r3, #4294967295
 800ad0a:	e021      	b.n	800ad50 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d102      	bne.n	800ad18 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 800ad12:	f04f 33ff 	mov.w	r3, #4294967295
 800ad16:	e01b      	b.n	800ad50 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	681a      	ldr	r2, [r3, #0]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	1ad2      	subs	r2, r2, r3
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	3304      	adds	r3, #4
 800ad2a:	6819      	ldr	r1, [r3, #0]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	3304      	adds	r3, #4
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	3304      	adds	r3, #4
 800ad36:	1a8a      	subs	r2, r1, r2
 800ad38:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	3308      	adds	r3, #8
 800ad3e:	6819      	ldr	r1, [r3, #0]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	3308      	adds	r3, #8
 800ad44:	681a      	ldr	r2, [r3, #0]
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	3308      	adds	r3, #8
 800ad4a:	1a8a      	subs	r2, r1, r2
 800ad4c:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 800ad4e:	2300      	movs	r3, #0
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3714      	adds	r7, #20
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b082      	sub	sp, #8
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d102      	bne.n	800ad70 <inv_icm20948_dmp_get_6quaternion+0x14>
 800ad6a:	f04f 33ff 	mov.w	r3, #4294967295
 800ad6e:	e005      	b.n	800ad7c <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 800ad70:	220c      	movs	r2, #12
 800ad72:	4904      	ldr	r1, [pc, #16]	@ (800ad84 <inv_icm20948_dmp_get_6quaternion+0x28>)
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	f007 feeb 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3708      	adds	r7, #8
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}
 800ad84:	200010c8 	.word	0x200010c8

0800ad88 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b082      	sub	sp, #8
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d102      	bne.n	800ad9c <inv_icm20948_dmp_get_9quaternion+0x14>
 800ad96:	f04f 33ff 	mov.w	r3, #4294967295
 800ad9a:	e005      	b.n	800ada8 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 800ad9c:	220c      	movs	r2, #12
 800ad9e:	4904      	ldr	r1, [pc, #16]	@ (800adb0 <inv_icm20948_dmp_get_9quaternion+0x28>)
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f007 fed5 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800ada6:	2300      	movs	r3, #0
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3708      	adds	r7, #8
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	200010d4 	.word	0x200010d4

0800adb4 <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b082      	sub	sp, #8
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d102      	bne.n	800adc8 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 800adc2:	f04f 33ff 	mov.w	r3, #4294967295
 800adc6:	e005      	b.n	800add4 <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 800adc8:	220c      	movs	r2, #12
 800adca:	4904      	ldr	r1, [pc, #16]	@ (800addc <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f007 febf 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800add2:	2300      	movs	r3, #0
}
 800add4:	4618      	mov	r0, r3
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}
 800addc:	200010e4 	.word	0x200010e4

0800ade0 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d102      	bne.n	800adf4 <inv_icm20948_dmp_get_raw_compass+0x14>
 800adee:	f04f 33ff 	mov.w	r3, #4294967295
 800adf2:	e005      	b.n	800ae00 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 800adf4:	220c      	movs	r2, #12
 800adf6:	4904      	ldr	r1, [pc, #16]	@ (800ae08 <inv_icm20948_dmp_get_raw_compass+0x28>)
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f007 fea9 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800adfe:	2300      	movs	r3, #0
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	20001120 	.word	0x20001120

0800ae0c <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b082      	sub	sp, #8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d102      	bne.n	800ae20 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 800ae1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae1e:	e005      	b.n	800ae2c <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 800ae20:	220c      	movs	r2, #12
 800ae22:	4904      	ldr	r1, [pc, #16]	@ (800ae34 <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f007 fe93 	bl	8012b50 <memcpy>
    return MPU_SUCCESS;
 800ae2a:	2300      	movs	r3, #0
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3708      	adds	r7, #8
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	2000112c 	.word	0x2000112c

0800ae38 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d102      	bne.n	800ae4c <inv_icm20948_dmp_get_bac_state+0x14>
 800ae46:	f04f 33ff 	mov.w	r3, #4294967295
 800ae4a:	e005      	b.n	800ae58 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 800ae4c:	4b05      	ldr	r3, [pc, #20]	@ (800ae64 <inv_icm20948_dmp_get_bac_state+0x2c>)
 800ae4e:	f8b3 2084 	ldrh.w	r2, [r3, #132]	@ 0x84
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	801a      	strh	r2, [r3, #0]
	return 0;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr
 800ae64:	200010c8 	.word	0x200010c8

0800ae68 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b083      	sub	sp, #12
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d102      	bne.n	800ae7c <inv_icm20948_dmp_get_bac_ts+0x14>
 800ae76:	f04f 33ff 	mov.w	r3, #4294967295
 800ae7a:	e005      	b.n	800ae88 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 800ae7c:	4b05      	ldr	r3, [pc, #20]	@ (800ae94 <inv_icm20948_dmp_get_bac_ts+0x2c>)
 800ae7e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	601a      	str	r2, [r3, #0]
	return 0;
 800ae86:	2300      	movs	r3, #0
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr
 800ae94:	200010c8 	.word	0x200010c8

0800ae98 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d102      	bne.n	800aeac <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 800aea6:	f04f 33ff 	mov.w	r3, #4294967295
 800aeaa:	e006      	b.n	800aeba <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 800aeac:	4b06      	ldr	r3, [pc, #24]	@ (800aec8 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 800aeae:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 800aeb2:	b29a      	uxth	r2, r3
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	801a      	strh	r2, [r3, #0]
	return 0;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	370c      	adds	r7, #12
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop
 800aec8:	200010c8 	.word	0x200010c8

0800aecc <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 800aecc:	b480      	push	{r7}
 800aece:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 800aed0:	4b03      	ldr	r3, [pc, #12]	@ (800aee0 <inv_icm20948_get_accel_accuracy+0x14>)
 800aed2:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	@ 0x7a
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr
 800aee0:	200010c8 	.word	0x200010c8

0800aee4 <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 800aee4:	b480      	push	{r7}
 800aee6:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 800aee8:	4b03      	ldr	r3, [pc, #12]	@ (800aef8 <inv_icm20948_get_gyro_accuracy+0x14>)
 800aeea:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	@ 0x7c
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr
 800aef8:	200010c8 	.word	0x200010c8

0800aefc <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 800aefc:	b480      	push	{r7}
 800aefe:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 800af00:	4b03      	ldr	r3, [pc, #12]	@ (800af10 <inv_icm20948_get_mag_accuracy+0x14>)
 800af02:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	@ 0x7e
}
 800af06:	4618      	mov	r0, r3
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr
 800af10:	200010c8 	.word	0x200010c8

0800af14 <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 800af14:	b480      	push	{r7}
 800af16:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 800af18:	4b03      	ldr	r3, [pc, #12]	@ (800af28 <inv_icm20948_get_gmrv_accuracy+0x14>)
 800af1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr
 800af26:	bf00      	nop
 800af28:	200010c8 	.word	0x200010c8

0800af2c <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 800af2c:	b480      	push	{r7}
 800af2e:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 800af30:	4b03      	ldr	r3, [pc, #12]	@ (800af40 <inv_icm20948_get_rv_accuracy+0x14>)
 800af32:	699b      	ldr	r3, [r3, #24]
}
 800af34:	4618      	mov	r0, r3
 800af36:	46bd      	mov	sp, r7
 800af38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3c:	4770      	bx	lr
 800af3e:	bf00      	nop
 800af40:	200010c8 	.word	0x200010c8

0800af44 <inv_save_setting>:
	28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
	30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
	int result = 0;
 800af4e:	2300      	movs	r3, #0
 800af50:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	2201      	movs	r2, #1
 800af56:	2176      	movs	r1, #118	@ 0x76
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f003 f8e1 	bl	800e120 <inv_icm20948_read_mems_reg>
 800af5e:	4602      	mov	r2, r0
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	4313      	orrs	r3, r2
 800af64:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	3301      	adds	r3, #1
 800af6a:	2201      	movs	r2, #1
 800af6c:	2103      	movs	r1, #3
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f003 f8d6 	bl	800e120 <inv_icm20948_read_mems_reg>
 800af74:	4602      	mov	r2, r0
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	4313      	orrs	r3, r2
 800af7a:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	3302      	adds	r3, #2
 800af80:	2201      	movs	r2, #1
 800af82:	2105      	movs	r1, #5
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f003 f8cb 	bl	800e120 <inv_icm20948_read_mems_reg>
 800af8a:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	3303      	adds	r3, #3
 800af90:	2201      	movs	r2, #1
 800af92:	2110      	movs	r1, #16
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f003 f8c3 	bl	800e120 <inv_icm20948_read_mems_reg>
 800af9a:	4602      	mov	r2, r0
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	4313      	orrs	r3, r2
 800afa0:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	3304      	adds	r3, #4
 800afa6:	2201      	movs	r2, #1
 800afa8:	2111      	movs	r1, #17
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f003 f8b8 	bl	800e120 <inv_icm20948_read_mems_reg>
 800afb0:	4602      	mov	r2, r0
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	3305      	adds	r3, #5
 800afbc:	2201      	movs	r2, #1
 800afbe:	2112      	movs	r1, #18
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f003 f8ad 	bl	800e120 <inv_icm20948_read_mems_reg>
 800afc6:	4602      	mov	r2, r0
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	4313      	orrs	r3, r2
 800afcc:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	3306      	adds	r3, #6
 800afd2:	2201      	movs	r2, #1
 800afd4:	2166      	movs	r1, #102	@ 0x66
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f003 f8a2 	bl	800e120 <inv_icm20948_read_mems_reg>
 800afdc:	4602      	mov	r2, r0
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	4313      	orrs	r3, r2
 800afe2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	3307      	adds	r3, #7
 800afe8:	2201      	movs	r2, #1
 800afea:	2167      	movs	r1, #103	@ 0x67
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f003 f897 	bl	800e120 <inv_icm20948_read_mems_reg>
 800aff2:	4602      	mov	r2, r0
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	4313      	orrs	r3, r2
 800aff8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	3308      	adds	r3, #8
 800affe:	2201      	movs	r2, #1
 800b000:	2168      	movs	r1, #104	@ 0x68
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f003 f88c 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b008:	4602      	mov	r2, r0
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	3309      	adds	r3, #9
 800b014:	2201      	movs	r2, #1
 800b016:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f003 f880 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b020:	4602      	mov	r2, r0
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	4313      	orrs	r3, r2
 800b026:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	330a      	adds	r3, #10
 800b02c:	2201      	movs	r2, #1
 800b02e:	f240 1101 	movw	r1, #257	@ 0x101
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f003 f874 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b038:	4602      	mov	r2, r0
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	4313      	orrs	r3, r2
 800b03e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	330b      	adds	r3, #11
 800b044:	2201      	movs	r2, #1
 800b046:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f003 f868 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b050:	4602      	mov	r2, r0
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	4313      	orrs	r3, r2
 800b056:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	330c      	adds	r3, #12
 800b05c:	2201      	movs	r2, #1
 800b05e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f003 f85c 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b068:	4602      	mov	r2, r0
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	330d      	adds	r3, #13
 800b074:	2201      	movs	r2, #1
 800b076:	f240 1111 	movw	r1, #273	@ 0x111
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f003 f850 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b080:	4602      	mov	r2, r0
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	4313      	orrs	r3, r2
 800b086:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	330e      	adds	r3, #14
 800b08c:	2201      	movs	r2, #1
 800b08e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f003 f844 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b098:	4602      	mov	r2, r0
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	4313      	orrs	r3, r2
 800b09e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	330f      	adds	r3, #15
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	f240 1115 	movw	r1, #277	@ 0x115
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f003 f838 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	60fb      	str	r3, [r7, #12]

	return result;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b084      	sub	sp, #16
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
 800b0ca:	6039      	str	r1, [r7, #0]
	int result = 0;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	60fb      	str	r3, [r7, #12]

	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 800b0d0:	227f      	movs	r2, #127	@ 0x7f
 800b0d2:	2107      	movs	r1, #7
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f002 ffc7 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	60fb      	str	r3, [r7, #12]
                                     BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

	// Restore sensor configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	7a5b      	ldrb	r3, [r3, #9]
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b0ec:	6878      	ldr	r0, [r7, #4]
 800b0ee:	f002 ffbb 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	7a9b      	ldrb	r3, [r3, #10]
 800b0fe:	461a      	mov	r2, r3
 800b100:	f240 1101 	movw	r1, #257	@ 0x101
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f002 ffaf 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b10a:	4602      	mov	r2, r0
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4313      	orrs	r3, r2
 800b110:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	7adb      	ldrb	r3, [r3, #11]
 800b116:	461a      	mov	r2, r3
 800b118:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f002 ffa3 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b122:	4602      	mov	r2, r0
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	4313      	orrs	r3, r2
 800b128:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	7b1b      	ldrb	r3, [r3, #12]
 800b12e:	461a      	mov	r2, r3
 800b130:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f002 ff97 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b13a:	4602      	mov	r2, r0
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	4313      	orrs	r3, r2
 800b140:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	7b5b      	ldrb	r3, [r3, #13]
 800b146:	461a      	mov	r2, r3
 800b148:	f240 1111 	movw	r1, #273	@ 0x111
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f002 ff8b 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b152:	4602      	mov	r2, r0
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	4313      	orrs	r3, r2
 800b158:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	7b9b      	ldrb	r3, [r3, #14]
 800b15e:	461a      	mov	r2, r3
 800b160:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f002 ff7f 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b16a:	4602      	mov	r2, r0
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	4313      	orrs	r3, r2
 800b170:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	7bdb      	ldrb	r3, [r3, #15]
 800b176:	461a      	mov	r2, r3
 800b178:	f240 1115 	movw	r1, #277	@ 0x115
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f002 ff73 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b182:	4602      	mov	r2, r0
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	4313      	orrs	r3, r2
 800b188:	60fb      	str	r3, [r7, #12]

	// Restore FIFO configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	461a      	mov	r2, r3
 800b190:	2176      	movs	r1, #118	@ 0x76
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f002 ff68 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b198:	4602      	mov	r2, r0
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	4313      	orrs	r3, r2
 800b19e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	789b      	ldrb	r3, [r3, #2]
 800b1a4:	461a      	mov	r2, r3
 800b1a6:	2105      	movs	r1, #5
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f002 ff5d 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b1ae:	4602      	mov	r2, r0
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	78db      	ldrb	r3, [r3, #3]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	2110      	movs	r1, #16
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f002 ff52 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	4313      	orrs	r3, r2
 800b1ca:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	791b      	ldrb	r3, [r3, #4]
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	2111      	movs	r1, #17
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f002 ff47 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	799b      	ldrb	r3, [r3, #6]
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	2166      	movs	r1, #102	@ 0x66
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f002 ff3c 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	79db      	ldrb	r3, [r3, #7]
 800b1fc:	461a      	mov	r2, r3
 800b1fe:	2167      	movs	r1, #103	@ 0x67
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f002 ff31 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b206:	4602      	mov	r2, r0
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 800b20e:	221f      	movs	r2, #31
 800b210:	2168      	movs	r1, #104	@ 0x68
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f002 ff28 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b218:	4602      	mov	r2, r0
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	7a1b      	ldrb	r3, [r3, #8]
 800b224:	461a      	mov	r2, r3
 800b226:	2168      	movs	r1, #104	@ 0x68
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f002 ff1d 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b22e:	4602      	mov	r2, r0
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	4313      	orrs	r3, r2
 800b234:	60fb      	str	r3, [r7, #12]

	// Reset DMP
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
                                     (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	785b      	ldrb	r3, [r3, #1]
 800b23a:	b25b      	sxtb	r3, r3
 800b23c:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 800b240:	b25b      	sxtb	r3, r3
 800b242:	f043 0308 	orr.w	r3, r3, #8
 800b246:	b25b      	sxtb	r3, r3
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	461a      	mov	r2, r3
 800b24c:	2103      	movs	r1, #3
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f002 ff0a 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b254:	4602      	mov	r2, r0
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	4313      	orrs	r3, r2
 800b25a:	60fb      	str	r3, [r7, #12]
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 800b25c:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800b260:	f7f6 ff14 	bl	800208c <inv_icm20948_sleep_us>
    
    result |=inv_icm20948_set_dmp_address(s);
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7fb fde3 	bl	8006e30 <inv_icm20948_set_dmp_address>
 800b26a:	4602      	mov	r2, r0
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4313      	orrs	r3, r2
 800b270:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f7fb fdfe 	bl	8006e74 <inv_icm20948_set_secondary>
 800b278:	4602      	mov	r2, r0
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	4313      	orrs	r3, r2
 800b27e:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f7f8 fe91 	bl	8003fa8 <inv_icm20948_setup_compass_akm>
 800b286:	4602      	mov	r2, r0
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7fb fdb2 	bl	8006df8 <inv_icm20948_sleep_mems>
 800b294:	4602      	mov	r2, r0
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	4313      	orrs	r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]
	return result;
 800b29c:	68fb      	ldr	r3, [r7, #12]
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3710      	adds	r7, #16
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
	...

0800b2a8 <inv_check_accelgyro_self_test>:
*  @param[in] meanNormalTestValues average value of normal test.
*  @param[in] meanSelfTestValues   average value of self test
*  @return zero as success. A non-zero return value indicates failure in self test.
*/
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b08f      	sub	sp, #60	@ 0x3c
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60b9      	str	r1, [r7, #8]
 800b2b0:	607a      	str	r2, [r7, #4]
 800b2b2:	603b      	str	r3, [r7, #0]
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	633b      	str	r3, [r7, #48]	@ 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;
    
    ret_val = 0;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	637b      	str	r3, [r7, #52]	@ 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2c4:	e021      	b.n	800b30a <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 800b2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2c8:	68ba      	ldr	r2, [r7, #8]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	781b      	ldrb	r3, [r3, #0]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d00f      	beq.n	800b2f2 <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 800b2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2d4:	68ba      	ldr	r2, [r7, #8]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	3b01      	subs	r3, #1
 800b2dc:	4a36      	ldr	r2, [pc, #216]	@ (800b3b8 <inv_check_accelgyro_self_test+0x110>)
 800b2de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2e6:	009b      	lsls	r3, r3, #2
 800b2e8:	3338      	adds	r3, #56	@ 0x38
 800b2ea:	443b      	add	r3, r7
 800b2ec:	f843 2c18 	str.w	r2, [r3, #-24]
 800b2f0:	e008      	b.n	800b304 <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 800b2f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f4:	009b      	lsls	r3, r3, #2
 800b2f6:	3338      	adds	r3, #56	@ 0x38
 800b2f8:	443b      	add	r3, r7
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 800b300:	2301      	movs	r3, #1
 800b302:	633b      	str	r3, [r7, #48]	@ 0x30
    for (i = 0; i < 3; i++) {
 800b304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b306:	3301      	adds	r3, #1
 800b308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	ddda      	ble.n	800b2c6 <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 800b310:	2300      	movs	r3, #0
 800b312:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b314:	e045      	b.n	800b3a2 <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 800b316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b318:	009b      	lsls	r3, r3, #2
 800b31a:	683a      	ldr	r2, [r7, #0]
 800b31c:	4413      	add	r3, r2
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	6879      	ldr	r1, [r7, #4]
 800b326:	440b      	add	r3, r1
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	1ad2      	subs	r2, r2, r3
 800b32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	3338      	adds	r3, #56	@ 0x38
 800b332:	443b      	add	r3, r7
 800b334:	f843 2c24 	str.w	r2, [r3, #-36]
        
        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 800b338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d12c      	bne.n	800b398 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 800b33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	3338      	adds	r3, #56	@ 0x38
 800b344:	443b      	add	r3, r7
 800b346:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800b34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	3338      	adds	r3, #56	@ 0x38
 800b350:	443b      	add	r3, r7
 800b352:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b356:	105b      	asrs	r3, r3, #1
 800b358:	429a      	cmp	r2, r3
 800b35a:	da01      	bge.n	800b360 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 800b35c:	2301      	movs	r3, #1
 800b35e:	637b      	str	r3, [r7, #52]	@ 0x34
            if (sensorType != INV_SENSOR_GYRO)
 800b360:	7bfb      	ldrb	r3, [r7, #15]
 800b362:	2b01      	cmp	r3, #1
 800b364:	d01a      	beq.n	800b39c <inv_check_accelgyro_self_test+0xf4>
				// (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 800b366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	3338      	adds	r3, #56	@ 0x38
 800b36c:	443b      	add	r3, r7
 800b36e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800b372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b374:	009b      	lsls	r3, r3, #2
 800b376:	3338      	adds	r3, #56	@ 0x38
 800b378:	443b      	add	r3, r7
 800b37a:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800b37e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	3338      	adds	r3, #56	@ 0x38
 800b384:	443b      	add	r3, r7
 800b386:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b38a:	105b      	asrs	r3, r3, #1
 800b38c:	440b      	add	r3, r1
 800b38e:	429a      	cmp	r2, r3
 800b390:	dd04      	ble.n	800b39c <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 800b392:	2301      	movs	r3, #1
 800b394:	637b      	str	r3, [r7, #52]	@ 0x34
 800b396:	e001      	b.n	800b39c <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 800b398:	2301      	movs	r3, #1
 800b39a:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < 3; i++) {
 800b39c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b39e:	3301      	adds	r3, #1
 800b3a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a4:	2b02      	cmp	r3, #2
 800b3a6:	ddb6      	ble.n	800b316 <inv_check_accelgyro_self_test+0x6e>
    }
    
    return ret_val;
 800b3a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	373c      	adds	r7, #60	@ 0x3c
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr
 800b3b6:	bf00      	nop
 800b3b8:	0801b9d4 	.word	0x0801b9d4

0800b3bc <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b084      	sub	sp, #16
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
	int result = 0;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	60fb      	str	r3, [r7, #12]

	// reset static value
	memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	3391      	adds	r3, #145	@ 0x91
 800b3ce:	2203      	movs	r2, #3
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f007 fb22 	bl	8012a1c <memset>
	memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	3394      	adds	r3, #148	@ 0x94
 800b3dc:	2203      	movs	r2, #3
 800b3de:	2100      	movs	r1, #0
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f007 fb1b 	bl	8012a1c <memset>
	
	// Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800b3e6:	2201      	movs	r2, #1
 800b3e8:	2106      	movs	r1, #6
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f002 fe3c 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	4313      	orrs	r3, r2
 800b3f6:	60fb      	str	r3, [r7, #12]
    
	// Save the current settings
	result |= inv_save_setting(s, recover_regs);
 800b3f8:	6839      	ldr	r1, [r7, #0]
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f7ff fda2 	bl	800af44 <inv_save_setting>
 800b400:	4602      	mov	r2, r0
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	4313      	orrs	r3, r2
 800b406:	60fb      	str	r3, [r7, #12]
    
	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 800b408:	223f      	movs	r2, #63	@ 0x3f
 800b40a:	2107      	movs	r1, #7
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f002 fe2b 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b412:	4602      	mov	r2, r0
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	4313      	orrs	r3, r2
 800b418:	60fb      	str	r3, [r7, #12]
    
    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
    * This will clear any prior states in the chip
    */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 800b41a:	2280      	movs	r2, #128	@ 0x80
 800b41c:	2106      	movs	r1, #6
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f002 fe22 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b424:	4602      	mov	r2, r0
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	4313      	orrs	r3, r2
 800b42a:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 800b42c:	4855      	ldr	r0, [pc, #340]	@ (800b584 <inv_setup_selftest+0x1c8>)
 800b42e:	f7f6 fe2d 	bl	800208c <inv_icm20948_sleep_us>
        
    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800b432:	2201      	movs	r2, #1
 800b434:	2106      	movs	r1, #6
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f002 fe16 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b43c:	4602      	mov	r2, r0
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	4313      	orrs	r3, r2
 800b442:	60fb      	str	r3, [r7, #12]
	if (result)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d001      	beq.n	800b44e <inv_setup_selftest+0x92>
		return result;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	e095      	b.n	800b57a <inv_setup_selftest+0x1be>
        
	// Set cycle mode
	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, 
 800b44e:	2270      	movs	r2, #112	@ 0x70
 800b450:	2105      	movs	r1, #5
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f002 fe08 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b458:	4602      	mov	r2, r0
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	60fb      	str	r3, [r7, #12]
                                     BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);
    
	// Configure FSR and DLPF for gyro
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 800b460:	220a      	movs	r2, #10
 800b462:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f002 fdfe 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b46c:	4602      	mov	r2, r0
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	4313      	orrs	r3, r2
 800b472:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 800b474:	2201      	movs	r2, #1
 800b476:	f240 1101 	movw	r1, #257	@ 0x101
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f002 fdf4 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b480:	4602      	mov	r2, r0
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	4313      	orrs	r3, r2
 800b486:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 800b488:	2203      	movs	r2, #3
 800b48a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f002 fdea 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b494:	4602      	mov	r2, r0
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	4313      	orrs	r3, r2
 800b49a:	60fb      	str	r3, [r7, #12]
    
	// Configure FSR and DLPF for accel
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 800b49c:	2200      	movs	r2, #0
 800b49e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f002 fde0 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 800b4b0:	220a      	movs	r2, #10
 800b4b2:	f240 1111 	movw	r1, #273	@ 0x111
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f002 fdd6 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 800b4c4:	2239      	movs	r2, #57	@ 0x39
 800b4c6:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f002 fdcc 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 800b4d8:	2202      	movs	r2, #2
 800b4da:	f240 1115 	movw	r1, #277	@ 0x115
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f002 fdc2 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	3391      	adds	r3, #145	@ 0x91
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	2182      	movs	r1, #130	@ 0x82
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f002 fe13 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	4313      	orrs	r3, r2
 800b500:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	3392      	adds	r3, #146	@ 0x92
 800b506:	2201      	movs	r2, #1
 800b508:	2183      	movs	r1, #131	@ 0x83
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f002 fe08 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b510:	4602      	mov	r2, r0
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	4313      	orrs	r3, r2
 800b516:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	3393      	adds	r3, #147	@ 0x93
 800b51c:	2201      	movs	r2, #1
 800b51e:	2184      	movs	r1, #132	@ 0x84
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f002 fdfd 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b526:	4602      	mov	r2, r0
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	4313      	orrs	r3, r2
 800b52c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	3394      	adds	r3, #148	@ 0x94
 800b532:	2201      	movs	r2, #1
 800b534:	218e      	movs	r1, #142	@ 0x8e
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f002 fdf2 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b53c:	4602      	mov	r2, r0
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	4313      	orrs	r3, r2
 800b542:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	3395      	adds	r3, #149	@ 0x95
 800b548:	2201      	movs	r2, #1
 800b54a:	218f      	movs	r1, #143	@ 0x8f
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	f002 fde7 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b552:	4602      	mov	r2, r0
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	4313      	orrs	r3, r2
 800b558:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	3396      	adds	r3, #150	@ 0x96
 800b55e:	2201      	movs	r2, #1
 800b560:	2190      	movs	r1, #144	@ 0x90
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f002 fddc 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b568:	4602      	mov	r2, r0
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	4313      	orrs	r3, r2
 800b56e:	60fb      	str	r3, [r7, #12]

	// Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 800b570:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800b574:	f7f6 fd8a 	bl	800208c <inv_icm20948_sleep_us>
    
	return result;
 800b578:	68fb      	ldr	r3, [r7, #12]
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3710      	adds	r7, #16
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	000186a0 	.word	0x000186a0

0800b588 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b08a      	sub	sp, #40	@ 0x28
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	607a      	str	r2, [r7, #4]
 800b592:	603b      	str	r3, [r7, #0]
 800b594:	460b      	mov	r3, r1
 800b596:	72fb      	strb	r3, [r7, #11]
	// - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
	// - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
	// - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
	// - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 800b598:	7afb      	ldrb	r3, [r7, #11]
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	d103      	bne.n	800b5a6 <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 800b59e:	2333      	movs	r3, #51	@ 0x33
 800b5a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b5a4:	e04e      	b.n	800b644 <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 800b5a6:	232d      	movs	r3, #45	@ 0x2d
 800b5a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    while (*s < DEF_ST_SAMPLES) {
 800b5ac:	e04a      	b.n	800b644 <inv_selftest_read_samples+0xbc>
        
            if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 800b5ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5b2:	b299      	uxth	r1, r3
 800b5b4:	f107 0310 	add.w	r3, r7, #16
 800b5b8:	2206      	movs	r2, #6
 800b5ba:	68f8      	ldr	r0, [r7, #12]
 800b5bc:	f002 fdb0 	bl	800e120 <inv_icm20948_read_mems_reg>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d002      	beq.n	800b5cc <inv_selftest_read_samples+0x44>
                return -1;
 800b5c6:	f04f 33ff 	mov.w	r3, #4294967295
 800b5ca:	e040      	b.n	800b64e <inv_selftest_read_samples+0xc6>
               
            for (j = 0; j < THREE_AXES; j++) {
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	623b      	str	r3, [r7, #32]
 800b5d0:	e02c      	b.n	800b62c <inv_selftest_read_samples+0xa4>
                vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 800b5d2:	6a3b      	ldr	r3, [r7, #32]
 800b5d4:	005b      	lsls	r3, r3, #1
 800b5d6:	3328      	adds	r3, #40	@ 0x28
 800b5d8:	443b      	add	r3, r7
 800b5da:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800b5de:	021b      	lsls	r3, r3, #8
 800b5e0:	b21a      	sxth	r2, r3
 800b5e2:	6a3b      	ldr	r3, [r7, #32]
 800b5e4:	005b      	lsls	r3, r3, #1
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	3328      	adds	r3, #40	@ 0x28
 800b5ea:	443b      	add	r3, r7
 800b5ec:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800b5f0:	b21b      	sxth	r3, r3
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	b21a      	sxth	r2, r3
 800b5f6:	6a3b      	ldr	r3, [r7, #32]
 800b5f8:	005b      	lsls	r3, r3, #1
 800b5fa:	3328      	adds	r3, #40	@ 0x28
 800b5fc:	443b      	add	r3, r7
 800b5fe:	f823 2c10 	strh.w	r2, [r3, #-16]
                sum_result[j] += vals[j];
 800b602:	6a3b      	ldr	r3, [r7, #32]
 800b604:	009b      	lsls	r3, r3, #2
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	4413      	add	r3, r2
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	6a3b      	ldr	r3, [r7, #32]
 800b60e:	005b      	lsls	r3, r3, #1
 800b610:	3328      	adds	r3, #40	@ 0x28
 800b612:	443b      	add	r3, r7
 800b614:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800b618:	4618      	mov	r0, r3
 800b61a:	6a3b      	ldr	r3, [r7, #32]
 800b61c:	009b      	lsls	r3, r3, #2
 800b61e:	6879      	ldr	r1, [r7, #4]
 800b620:	440b      	add	r3, r1
 800b622:	4402      	add	r2, r0
 800b624:	601a      	str	r2, [r3, #0]
            for (j = 0; j < THREE_AXES; j++) {
 800b626:	6a3b      	ldr	r3, [r7, #32]
 800b628:	3301      	adds	r3, #1
 800b62a:	623b      	str	r3, [r7, #32]
 800b62c:	6a3b      	ldr	r3, [r7, #32]
 800b62e:	2b02      	cmp	r3, #2
 800b630:	ddcf      	ble.n	800b5d2 <inv_selftest_read_samples+0x4a>
            }

            (*s)++;
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	1c5a      	adds	r2, r3, #1
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	601a      	str	r2, [r3, #0]

			inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 800b63c:	f242 7010 	movw	r0, #10000	@ 0x2710
 800b640:	f7f6 fd24 	bl	800208c <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	2bc7      	cmp	r3, #199	@ 0xc7
 800b64a:	ddb0      	ble.n	800b5ae <inv_selftest_read_samples+0x26>
    }
	return 0;
 800b64c:	2300      	movs	r3, #0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3728      	adds	r7, #40	@ 0x28
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}

0800b656 <inv_do_test_accelgyro>:

/*
*  inv_do_test_accelgyro() - do the actual test of self testing
*/
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 800b656:	b580      	push	{r7, lr}
 800b658:	b088      	sub	sp, #32
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	60f8      	str	r0, [r7, #12]
 800b65e:	607a      	str	r2, [r7, #4]
 800b660:	603b      	str	r3, [r7, #0]
 800b662:	460b      	mov	r3, r1
 800b664:	72fb      	strb	r3, [r7, #11]
	int result, i, j;
	int lNbSamples = 0;
 800b666:	2300      	movs	r3, #0
 800b668:	613b      	str	r3, [r7, #16]
    
    // initialize output to be 0
	for (i = 0; i < THREE_AXES; i++) {
 800b66a:	2300      	movs	r3, #0
 800b66c:	61bb      	str	r3, [r7, #24]
 800b66e:	e00e      	b.n	800b68e <inv_do_test_accelgyro+0x38>
		meanValue[i] = 0;
 800b670:	69bb      	ldr	r3, [r7, #24]
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	4413      	add	r3, r2
 800b678:	2200      	movs	r2, #0
 800b67a:	601a      	str	r2, [r3, #0]
		stMeanValue[i] = 0;
 800b67c:	69bb      	ldr	r3, [r7, #24]
 800b67e:	009b      	lsls	r3, r3, #2
 800b680:	683a      	ldr	r2, [r7, #0]
 800b682:	4413      	add	r3, r2
 800b684:	2200      	movs	r2, #0
 800b686:	601a      	str	r2, [r3, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800b688:	69bb      	ldr	r3, [r7, #24]
 800b68a:	3301      	adds	r3, #1
 800b68c:	61bb      	str	r3, [r7, #24]
 800b68e:	69bb      	ldr	r3, [r7, #24]
 800b690:	2b02      	cmp	r3, #2
 800b692:	dded      	ble.n	800b670 <inv_do_test_accelgyro+0x1a>
	}
	
    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 800b694:	f107 0310 	add.w	r3, r7, #16
 800b698:	7af9      	ldrb	r1, [r7, #11]
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	68f8      	ldr	r0, [r7, #12]
 800b69e:	f7ff ff73 	bl	800b588 <inv_selftest_read_samples>
 800b6a2:	61f8      	str	r0, [r7, #28]
    if (result)
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d001      	beq.n	800b6ae <inv_do_test_accelgyro+0x58>
        return result;
 800b6aa:	69fb      	ldr	r3, [r7, #28]
 800b6ac:	e056      	b.n	800b75c <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	617b      	str	r3, [r7, #20]
 800b6b2:	e00f      	b.n	800b6d4 <inv_do_test_accelgyro+0x7e>
		meanValue[j] /= lNbSamples;
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	009b      	lsls	r3, r3, #2
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	4413      	add	r3, r2
 800b6bc:	6819      	ldr	r1, [r3, #0]
 800b6be:	693a      	ldr	r2, [r7, #16]
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	4403      	add	r3, r0
 800b6c8:	fb91 f2f2 	sdiv	r2, r1, r2
 800b6cc:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	3301      	adds	r3, #1
 800b6d2:	617b      	str	r3, [r7, #20]
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	ddec      	ble.n	800b6b4 <inv_do_test_accelgyro+0x5e>
	}
    
    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 800b6da:	7afb      	ldrb	r3, [r7, #11]
 800b6dc:	2b01      	cmp	r3, #1
 800b6de:	d107      	bne.n	800b6f0 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 800b6e0:	223b      	movs	r2, #59	@ 0x3b
 800b6e2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b6e6:	68f8      	ldr	r0, [r7, #12]
 800b6e8:	f002 fcbe 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b6ec:	61f8      	str	r0, [r7, #28]
 800b6ee:	e006      	b.n	800b6fe <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 800b6f0:	221e      	movs	r2, #30
 800b6f2:	f240 1115 	movw	r1, #277	@ 0x115
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f002 fcb6 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800b6fc:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 800b6fe:	69fb      	ldr	r3, [r7, #28]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d001      	beq.n	800b708 <inv_do_test_accelgyro+0xb2>
        return result;
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	e029      	b.n	800b75c <inv_do_test_accelgyro+0x106>
    
    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 800b708:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800b70c:	f7f6 fcbe 	bl	800208c <inv_icm20948_sleep_us>
        
    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 800b710:	2300      	movs	r3, #0
 800b712:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 800b714:	f107 0310 	add.w	r3, r7, #16
 800b718:	7af9      	ldrb	r1, [r7, #11]
 800b71a:	683a      	ldr	r2, [r7, #0]
 800b71c:	68f8      	ldr	r0, [r7, #12]
 800b71e:	f7ff ff33 	bl	800b588 <inv_selftest_read_samples>
 800b722:	61f8      	str	r0, [r7, #28]
    if (result)
 800b724:	69fb      	ldr	r3, [r7, #28]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d001      	beq.n	800b72e <inv_do_test_accelgyro+0xd8>
        return result;
 800b72a:	69fb      	ldr	r3, [r7, #28]
 800b72c:	e016      	b.n	800b75c <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800b72e:	2300      	movs	r3, #0
 800b730:	617b      	str	r3, [r7, #20]
 800b732:	e00f      	b.n	800b754 <inv_do_test_accelgyro+0xfe>
		stMeanValue[j] /= lNbSamples;
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	683a      	ldr	r2, [r7, #0]
 800b73a:	4413      	add	r3, r2
 800b73c:	6819      	ldr	r1, [r3, #0]
 800b73e:	693a      	ldr	r2, [r7, #16]
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	6838      	ldr	r0, [r7, #0]
 800b746:	4403      	add	r3, r0
 800b748:	fb91 f2f2 	sdiv	r2, r1, r2
 800b74c:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	3301      	adds	r3, #1
 800b752:	617b      	str	r3, [r7, #20]
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	2b02      	cmp	r3, #2
 800b758:	ddec      	ble.n	800b734 <inv_do_test_accelgyro+0xde>
	}
    
	return 0;
 800b75a:	2300      	movs	r3, #0
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3720      	adds	r7, #32
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}

0800b764 <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b096      	sub	sp, #88	@ 0x58
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
	int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
	int test_times;
	char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;
	
	accel_result = 0;
 800b76c:	2300      	movs	r3, #0
 800b76e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = 0;
 800b772:	2300      	movs	r3, #0
 800b774:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = 0;
 800b778:	2300      	movs	r3, #0
 800b77a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    
	// save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 800b77e:	f107 030c 	add.w	r3, r7, #12
 800b782:	4619      	mov	r1, r3
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f7ff fe19 	bl	800b3bc <inv_setup_selftest>
 800b78a:	6578      	str	r0, [r7, #84]	@ 0x54
    if (result)
 800b78c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d163      	bne.n	800b85a <inv_icm20948_run_selftest+0xf6>
		goto test_fail;
    
	// perform self test for gyro
	test_times = DEF_ST_TRY_TIMES;	
 800b792:	2302      	movs	r3, #2
 800b794:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b796:	e00e      	b.n	800b7b6 <inv_icm20948_run_selftest+0x52>
		result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 800b798:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b79c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f7ff ff57 	bl	800b656 <inv_do_test_accelgyro>
 800b7a8:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800b7aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d006      	beq.n	800b7be <inv_icm20948_run_selftest+0x5a>
			test_times--;
 800b7b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7b2:	3b01      	subs	r3, #1
 800b7b4:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b7b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	dced      	bgt.n	800b798 <inv_icm20948_run_selftest+0x34>
 800b7bc:	e000      	b.n	800b7c0 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 800b7be:	bf00      	nop
	}
	if (result)
 800b7c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d14b      	bne.n	800b85e <inv_icm20948_run_selftest+0xfa>
		goto test_fail;    
    
	// perform self test for accel
	test_times = DEF_ST_TRY_TIMES;
 800b7c6:	2302      	movs	r3, #2
 800b7c8:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b7ca:	e00e      	b.n	800b7ea <inv_icm20948_run_selftest+0x86>
		result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 800b7cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b7d0:	f107 021c 	add.w	r2, r7, #28
 800b7d4:	2100      	movs	r1, #0
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f7ff ff3d 	bl	800b656 <inv_do_test_accelgyro>
 800b7dc:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800b7de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d006      	beq.n	800b7f2 <inv_icm20948_run_selftest+0x8e>
			test_times--;
 800b7e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b7ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	dced      	bgt.n	800b7cc <inv_icm20948_run_selftest+0x68>
 800b7f0:	e000      	b.n	800b7f4 <inv_icm20948_run_selftest+0x90>
        else
            break;
 800b7f2:	bf00      	nop
	}
	if (result)
 800b7f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d133      	bne.n	800b862 <inv_icm20948_run_selftest+0xfe>
		goto test_fail;
    
	// check values read at various steps
	accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800b800:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b804:	f107 021c 	add.w	r2, r7, #28
 800b808:	2000      	movs	r0, #0
 800b80a:	f7ff fd4d 	bl	800b2a8 <inv_check_accelgyro_self_test>
 800b80e:	4603      	mov	r3, r0
 800b810:	2b00      	cmp	r3, #0
 800b812:	bf0c      	ite	eq
 800b814:	2301      	moveq	r3, #1
 800b816:	2300      	movne	r3, #0
 800b818:	b2db      	uxtb	r3, r3
 800b81a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f103 0191 	add.w	r1, r3, #145	@ 0x91
 800b824:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b828:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b82c:	2001      	movs	r0, #1
 800b82e:	f7ff fd3b 	bl	800b2a8 <inv_check_accelgyro_self_test>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	bf0c      	ite	eq
 800b838:	2301      	moveq	r3, #1
 800b83a:	2300      	movne	r3, #0
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = !inv_icm20948_check_akm_self_test(s);
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f7f8 fc26 	bl	8004094 <inv_icm20948_check_akm_self_test>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	bf0c      	ite	eq
 800b84e:	2301      	moveq	r3, #1
 800b850:	2300      	movne	r3, #0
 800b852:	b2db      	uxtb	r3, r3
 800b854:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800b858:	e004      	b.n	800b864 <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800b85a:	bf00      	nop
 800b85c:	e002      	b.n	800b864 <inv_icm20948_run_selftest+0x100>
		goto test_fail;    
 800b85e:	bf00      	nop
 800b860:	e000      	b.n	800b864 <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800b862:	bf00      	nop
    
test_fail:
	// restore original state of the chips
	inv_recover_setting(s, &recover_regs);
 800b864:	f107 030c 	add.w	r3, r7, #12
 800b868:	4619      	mov	r1, r3
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f7ff fc29 	bl	800b0c2 <inv_recover_setting>

    return (compass_result << 2) |
 800b870:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800b874:	009a      	lsls	r2, r3, #2
           (accel_result   << 1) |
 800b876:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b87a:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 800b87c:	431a      	orrs	r2, r3
           (accel_result   << 1) |
 800b87e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800b882:	4313      	orrs	r3, r2
            gyro_result;
}
 800b884:	4618      	mov	r0, r3
 800b886:	3758      	adds	r7, #88	@ 0x58
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b084      	sub	sp, #16
 800b890:	af00      	add	r7, sp, #0
 800b892:	60f8      	str	r0, [r7, #12]
 800b894:	460b      	mov	r3, r1
 800b896:	607a      	str	r2, [r7, #4]
 800b898:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 800b89a:	7af9      	ldrb	r1, [r7, #11]
 800b89c:	2301      	movs	r3, #1
 800b89e:	687a      	ldr	r2, [r7, #4]
 800b8a0:	68f8      	ldr	r0, [r7, #12]
 800b8a2:	f002 fab1 	bl	800de08 <inv_icm20948_read_reg>
 800b8a6:	4603      	mov	r3, r0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3710      	adds	r7, #16
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}

0800b8b0 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b083      	sub	sp, #12
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800b8ba:	79fb      	ldrb	r3, [r7, #7]
 800b8bc:	2b13      	cmp	r3, #19
 800b8be:	d853      	bhi.n	800b968 <sensor_type_2_android_sensor+0xb8>
 800b8c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c8 <sensor_type_2_android_sensor+0x18>)
 800b8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c6:	bf00      	nop
 800b8c8:	0800b919 	.word	0x0800b919
 800b8cc:	0800b91d 	.word	0x0800b91d
 800b8d0:	0800b921 	.word	0x0800b921
 800b8d4:	0800b925 	.word	0x0800b925
 800b8d8:	0800b929 	.word	0x0800b929
 800b8dc:	0800b92d 	.word	0x0800b92d
 800b8e0:	0800b931 	.word	0x0800b931
 800b8e4:	0800b935 	.word	0x0800b935
 800b8e8:	0800b939 	.word	0x0800b939
 800b8ec:	0800b93d 	.word	0x0800b93d
 800b8f0:	0800b941 	.word	0x0800b941
 800b8f4:	0800b945 	.word	0x0800b945
 800b8f8:	0800b949 	.word	0x0800b949
 800b8fc:	0800b94d 	.word	0x0800b94d
 800b900:	0800b951 	.word	0x0800b951
 800b904:	0800b955 	.word	0x0800b955
 800b908:	0800b959 	.word	0x0800b959
 800b90c:	0800b95d 	.word	0x0800b95d
 800b910:	0800b961 	.word	0x0800b961
 800b914:	0800b965 	.word	0x0800b965
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 800b918:	2301      	movs	r3, #1
 800b91a:	e026      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 800b91c:	2304      	movs	r3, #4
 800b91e:	e024      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 800b920:	232a      	movs	r3, #42	@ 0x2a
 800b922:	e022      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 800b924:	232b      	movs	r3, #43	@ 0x2b
 800b926:	e020      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800b928:	230e      	movs	r3, #14
 800b92a:	e01e      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 800b92c:	2310      	movs	r3, #16
 800b92e:	e01c      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 800b930:	232f      	movs	r3, #47	@ 0x2f
 800b932:	e01a      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 800b934:	2312      	movs	r3, #18
 800b936:	e018      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 800b938:	2313      	movs	r3, #19
 800b93a:	e016      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 800b93c:	230f      	movs	r3, #15
 800b93e:	e014      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 800b940:	230b      	movs	r3, #11
 800b942:	e012      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800b944:	2314      	movs	r3, #20
 800b946:	e010      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 800b948:	2302      	movs	r3, #2
 800b94a:	e00e      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800b94c:	2311      	movs	r3, #17
 800b94e:	e00c      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 800b950:	232e      	movs	r3, #46	@ 0x2e
 800b952:	e00a      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 800b954:	2329      	movs	r3, #41	@ 0x29
 800b956:	e008      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 800b958:	2309      	movs	r3, #9
 800b95a:	e006      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 800b95c:	230a      	movs	r3, #10
 800b95e:	e004      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 800b960:	2303      	movs	r3, #3
 800b962:	e002      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 800b964:	232d      	movs	r3, #45	@ 0x2d
 800b966:	e000      	b.n	800b96a <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 800b968:	232c      	movs	r3, #44	@ 0x2c
	}
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	370c      	adds	r7, #12
 800b96e:	46bd      	mov	sp, r7
 800b970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop

0800b978 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 800b978:	b480      	push	{r7}
 800b97a:	b083      	sub	sp, #12
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	3b01      	subs	r3, #1
 800b984:	2b2e      	cmp	r3, #46	@ 0x2e
 800b986:	f200 8089 	bhi.w	800ba9c <inv_icm20948_sensor_android_2_sensor_type+0x124>
 800b98a:	a201      	add	r2, pc, #4	@ (adr r2, 800b990 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 800b98c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b990:	0800ba4d 	.word	0x0800ba4d
 800b994:	0800ba7d 	.word	0x0800ba7d
 800b998:	0800ba95 	.word	0x0800ba95
 800b99c:	0800ba51 	.word	0x0800ba51
 800b9a0:	0800ba9d 	.word	0x0800ba9d
 800b9a4:	0800ba9d 	.word	0x0800ba9d
 800b9a8:	0800ba9d 	.word	0x0800ba9d
 800b9ac:	0800ba9d 	.word	0x0800ba9d
 800b9b0:	0800ba8d 	.word	0x0800ba8d
 800b9b4:	0800ba91 	.word	0x0800ba91
 800b9b8:	0800ba75 	.word	0x0800ba75
 800b9bc:	0800ba9d 	.word	0x0800ba9d
 800b9c0:	0800ba9d 	.word	0x0800ba9d
 800b9c4:	0800ba5d 	.word	0x0800ba5d
 800b9c8:	0800ba71 	.word	0x0800ba71
 800b9cc:	0800ba61 	.word	0x0800ba61
 800b9d0:	0800ba81 	.word	0x0800ba81
 800b9d4:	0800ba69 	.word	0x0800ba69
 800b9d8:	0800ba6d 	.word	0x0800ba6d
 800b9dc:	0800ba79 	.word	0x0800ba79
 800b9e0:	0800ba9d 	.word	0x0800ba9d
 800b9e4:	0800ba9d 	.word	0x0800ba9d
 800b9e8:	0800ba9d 	.word	0x0800ba9d
 800b9ec:	0800ba9d 	.word	0x0800ba9d
 800b9f0:	0800ba9d 	.word	0x0800ba9d
 800b9f4:	0800ba9d 	.word	0x0800ba9d
 800b9f8:	0800ba9d 	.word	0x0800ba9d
 800b9fc:	0800ba9d 	.word	0x0800ba9d
 800ba00:	0800ba9d 	.word	0x0800ba9d
 800ba04:	0800ba9d 	.word	0x0800ba9d
 800ba08:	0800ba9d 	.word	0x0800ba9d
 800ba0c:	0800ba9d 	.word	0x0800ba9d
 800ba10:	0800ba9d 	.word	0x0800ba9d
 800ba14:	0800ba9d 	.word	0x0800ba9d
 800ba18:	0800ba9d 	.word	0x0800ba9d
 800ba1c:	0800ba9d 	.word	0x0800ba9d
 800ba20:	0800ba9d 	.word	0x0800ba9d
 800ba24:	0800ba9d 	.word	0x0800ba9d
 800ba28:	0800ba9d 	.word	0x0800ba9d
 800ba2c:	0800ba9d 	.word	0x0800ba9d
 800ba30:	0800ba89 	.word	0x0800ba89
 800ba34:	0800ba55 	.word	0x0800ba55
 800ba38:	0800ba59 	.word	0x0800ba59
 800ba3c:	0800ba9d 	.word	0x0800ba9d
 800ba40:	0800ba99 	.word	0x0800ba99
 800ba44:	0800ba85 	.word	0x0800ba85
 800ba48:	0800ba65 	.word	0x0800ba65
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	e026      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 800ba50:	2301      	movs	r3, #1
 800ba52:	e024      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 800ba54:	2302      	movs	r3, #2
 800ba56:	e022      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800ba58:	2303      	movs	r3, #3
 800ba5a:	e020      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800ba5c:	2304      	movs	r3, #4
 800ba5e:	e01e      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800ba60:	2305      	movs	r3, #5
 800ba62:	e01c      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 800ba64:	2306      	movs	r3, #6
 800ba66:	e01a      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800ba68:	2307      	movs	r3, #7
 800ba6a:	e018      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 800ba6c:	2308      	movs	r3, #8
 800ba6e:	e016      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800ba70:	2309      	movs	r3, #9
 800ba72:	e014      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 800ba74:	230a      	movs	r3, #10
 800ba76:	e012      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800ba78:	230b      	movs	r3, #11
 800ba7a:	e010      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800ba7c:	230c      	movs	r3, #12
 800ba7e:	e00e      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800ba80:	230d      	movs	r3, #13
 800ba82:	e00c      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 800ba84:	230e      	movs	r3, #14
 800ba86:	e00a      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800ba88:	230f      	movs	r3, #15
 800ba8a:	e008      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 800ba8c:	2310      	movs	r3, #16
 800ba8e:	e006      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800ba90:	2311      	movs	r3, #17
 800ba92:	e004      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 800ba94:	2312      	movs	r3, #18
 800ba96:	e002      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 800ba98:	2313      	movs	r3, #19
 800ba9a:	e000      	b.n	800ba9e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 800ba9c:	2314      	movs	r3, #20
	}
}
 800ba9e:	4618      	mov	r0, r3
 800baa0:	370c      	adds	r7, #12
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr
 800baaa:	bf00      	nop

0800baac <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b084      	sub	sp, #16
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
 800bab4:	460b      	mov	r3, r1
 800bab6:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 800bab8:	78fb      	ldrb	r3, [r7, #3]
 800baba:	4618      	mov	r0, r3
 800babc:	f7ff ff5c 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800bac0:	4603      	mov	r3, r0
 800bac2:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 800bac4:	7bfb      	ldrb	r3, [r7, #15]
 800bac6:	687a      	ldr	r2, [r7, #4]
 800bac8:	4413      	add	r3, r2
 800baca:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800bace:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 800bad0:	7bfb      	ldrb	r3, [r7, #15]
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	4413      	add	r3, r2
 800bad6:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800bada:	2b00      	cmp	r3, #0
 800badc:	d00b      	beq.n	800baf6 <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 800bade:	7bfb      	ldrb	r3, [r7, #15]
 800bae0:	687a      	ldr	r2, [r7, #4]
 800bae2:	441a      	add	r2, r3
 800bae4:	f892 22ac 	ldrb.w	r2, [r2, #684]	@ 0x2ac
 800bae8:	3a01      	subs	r2, #1
 800baea:	b2d1      	uxtb	r1, r2
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	4413      	add	r3, r2
 800baf0:	460a      	mov	r2, r1
 800baf2:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	return skip_sample;
 800baf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3710      	adds	r7, #16
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b082      	sub	sp, #8
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
 800bb08:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 800bb0a:	683a      	ldr	r2, [r7, #0]
 800bb0c:	2100      	movs	r1, #0
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f7ff febc 	bl	800b88c <inv_icm20948_read_reg_one>
 800bb14:	4603      	mov	r3, r0
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3708      	adds	r7, #8
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}
	...

0800bb20 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b082      	sub	sp, #8
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bb2e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	s->s_quat_chip_to_body[1] = 0;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2200      	movs	r2, #0
 800bb36:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	s->s_quat_chip_to_body[2] = 0;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	s->s_quat_chip_to_body[3] = 0;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2200      	movs	r2, #0
 800bb46:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800bb50:	2209      	movs	r2, #9
 800bb52:	2100      	movs	r1, #0
 800bb54:	4618      	mov	r0, r3
 800bb56:	f006 ff61 	bl	8012a1c <memset>
	s->mounting_matrix[0] = 1;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
	s->mounting_matrix[4] = 1;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2201      	movs	r2, #1
 800bb66:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
	s->mounting_matrix[8] = 1;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bb78:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bb82:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bb8c:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800bb96:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800bbac <inv_icm20948_init_matrix+0x8c>
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f7fc f9b9 	bl	8007f14 <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 800bba2:	bf00      	nop
 800bba4:	3708      	adds	r7, #8
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	00000000 	.word	0x00000000

0800bbb0 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f7f9 fa45 	bl	8005048 <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f002 f957 	bl	800de72 <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f7f7 fd23 	bl	8003610 <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2200      	movs	r2, #0
 800bbce:	f8a3 24f2 	strh.w	r2, [r3, #1266]	@ 0x4f2
	s->new_accuracy = 0;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	f8c3 24f4 	str.w	r2, [r3, #1268]	@ 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800bbda:	2300      	movs	r3, #0
 800bbdc:	60fb      	str	r3, [r7, #12]
 800bbde:	e010      	b.n	800bc02 <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800bbe0:	68f8      	ldr	r0, [r7, #12]
 800bbe2:	f7ff fec9 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	3359      	adds	r3, #89	@ 0x59
 800bbec:	00db      	lsls	r3, r3, #3
 800bbee:	18d1      	adds	r1, r2, r3
 800bbf0:	f04f 0200 	mov.w	r2, #0
 800bbf4:	f04f 0300 	mov.w	r3, #0
 800bbf8:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	3301      	adds	r3, #1
 800bc00:	60fb      	str	r3, [r7, #12]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	2b32      	cmp	r3, #50	@ 0x32
 800bc06:	ddeb      	ble.n	800bbe0 <inv_icm20948_init_structure+0x30>
		
	return 0;
 800bc08:	2300      	movs	r3, #0
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3710      	adds	r7, #16
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}

0800bc12 <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800bc12:	b580      	push	{r7, lr}
 800bc14:	b084      	sub	sp, #16
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	60f8      	str	r0, [r7, #12]
 800bc1a:	60b9      	str	r1, [r7, #8]
 800bc1c:	607a      	str	r2, [r7, #4]
	if(s->serif.is_spi) {
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	695b      	ldr	r3, [r3, #20]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d00b      	beq.n	800bc3e <inv_icm20948_initialize+0x2c>
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	68ba      	ldr	r2, [r7, #8]
 800bc2a:	2102      	movs	r1, #2
 800bc2c:	68f8      	ldr	r0, [r7, #12]
 800bc2e:	f7fb f971 	bl	8006f14 <inv_icm20948_initialize_lower_driver>
 800bc32:	4603      	mov	r3, r0
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d00e      	beq.n	800bc56 <inv_icm20948_initialize+0x44>
			return -1;
 800bc38:	f04f 33ff 	mov.w	r3, #4294967295
 800bc3c:	e00c      	b.n	800bc58 <inv_icm20948_initialize+0x46>
		}
	}
	else {
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	68ba      	ldr	r2, [r7, #8]
 800bc42:	2101      	movs	r1, #1
 800bc44:	68f8      	ldr	r0, [r7, #12]
 800bc46:	f7fb f965 	bl	8006f14 <inv_icm20948_initialize_lower_driver>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d002      	beq.n	800bc56 <inv_icm20948_initialize+0x44>
			return -1;
 800bc50:	f04f 33ff 	mov.w	r3, #4294967295
 800bc54:	e000      	b.n	800bc58 <inv_icm20948_initialize+0x46>
		}
	}
	return 0;
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 800bc68:	2101      	movs	r1, #1
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f7fb fd2a 	bl	80076c4 <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 800bc70:	2103      	movs	r1, #3
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f7fb fc30 	bl	80074d8 <inv_icm20948_set_gyro_fullscale>

	return 0;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3708      	adds	r7, #8
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b088      	sub	sp, #32
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	60f8      	str	r0, [r7, #12]
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	607a      	str	r2, [r7, #4]
 800bc8e:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 800bc90:	2300      	movs	r3, #0
 800bc92:	61fb      	str	r3, [r7, #28]
	int * castedvalue = (int*) fsr;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	617b      	str	r3, [r7, #20]
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800bc98:	7afb      	ldrb	r3, [r7, #11]
 800bc9a:	2b02      	cmp	r3, #2
 800bc9c:	d002      	beq.n	800bca4 <inv_icm20948_set_fsr+0x22>
 800bc9e:	7afb      	ldrb	r3, [r7, #11]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d128      	bne.n	800bcf6 <inv_icm20948_set_fsr+0x74>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		enum mpu_accel_fs afsr;
		if(*castedvalue == 2)
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b02      	cmp	r3, #2
 800bcaa:	d102      	bne.n	800bcb2 <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 800bcac:	2300      	movs	r3, #0
 800bcae:	76fb      	strb	r3, [r7, #27]
 800bcb0:	e017      	b.n	800bce2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	2b04      	cmp	r3, #4
 800bcb8:	d102      	bne.n	800bcc0 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	76fb      	strb	r3, [r7, #27]
 800bcbe:	e010      	b.n	800bce2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	2b08      	cmp	r3, #8
 800bcc6:	d102      	bne.n	800bcce <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 800bcc8:	2302      	movs	r3, #2
 800bcca:	76fb      	strb	r3, [r7, #27]
 800bccc:	e009      	b.n	800bce2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2b10      	cmp	r3, #16
 800bcd4:	d102      	bne.n	800bcdc <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 800bcd6:	2303      	movs	r3, #3
 800bcd8:	76fb      	strb	r3, [r7, #27]
 800bcda:	e002      	b.n	800bce2 <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 800bcdc:	f04f 33ff 	mov.w	r3, #4294967295
 800bce0:	e03e      	b.n	800bd60 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 800bce2:	7efb      	ldrb	r3, [r7, #27]
 800bce4:	4619      	mov	r1, r3
 800bce6:	68f8      	ldr	r0, [r7, #12]
 800bce8:	f7fb fcec 	bl	80076c4 <inv_icm20948_set_accel_fullscale>
 800bcec:	4602      	mov	r2, r0
 800bcee:	69fb      	ldr	r3, [r7, #28]
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	61fb      	str	r3, [r7, #28]
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
 800bcf4:	e033      	b.n	800bd5e <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bcf6:	7afb      	ldrb	r3, [r7, #11]
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d005      	beq.n	800bd08 <inv_icm20948_set_fsr+0x86>
 800bcfc:	7afb      	ldrb	r3, [r7, #11]
 800bcfe:	2b03      	cmp	r3, #3
 800bd00:	d002      	beq.n	800bd08 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bd02:	7afb      	ldrb	r3, [r7, #11]
 800bd04:	2b05      	cmp	r3, #5
 800bd06:	d12a      	bne.n	800bd5e <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 800bd08:	697b      	ldr	r3, [r7, #20]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	2bfa      	cmp	r3, #250	@ 0xfa
 800bd0e:	d102      	bne.n	800bd16 <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 800bd10:	2300      	movs	r3, #0
 800bd12:	76bb      	strb	r3, [r7, #26]
 800bd14:	e01a      	b.n	800bd4c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bd1e:	d102      	bne.n	800bd26 <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 800bd20:	2301      	movs	r3, #1
 800bd22:	76bb      	strb	r3, [r7, #26]
 800bd24:	e012      	b.n	800bd4c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bd2e:	d102      	bne.n	800bd36 <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 800bd30:	2302      	movs	r3, #2
 800bd32:	76bb      	strb	r3, [r7, #26]
 800bd34:	e00a      	b.n	800bd4c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800bd3e:	d102      	bne.n	800bd46 <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 800bd40:	2303      	movs	r3, #3
 800bd42:	76bb      	strb	r3, [r7, #26]
 800bd44:	e002      	b.n	800bd4c <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 800bd46:	f04f 33ff 	mov.w	r3, #4294967295
 800bd4a:	e009      	b.n	800bd60 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 800bd4c:	7ebb      	ldrb	r3, [r7, #26]
 800bd4e:	4619      	mov	r1, r3
 800bd50:	68f8      	ldr	r0, [r7, #12]
 800bd52:	f7fb fbc1 	bl	80074d8 <inv_icm20948_set_gyro_fullscale>
 800bd56:	4602      	mov	r2, r0
 800bd58:	69fb      	ldr	r3, [r7, #28]
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	61fb      	str	r3, [r7, #28]
	}
	return result;
 800bd5e:	69fb      	ldr	r3, [r7, #28]
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	3720      	adds	r7, #32
 800bd64:	46bd      	mov	sp, r7
 800bd66:	bd80      	pop	{r7, pc}

0800bd68 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b088      	sub	sp, #32
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	60f8      	str	r0, [r7, #12]
 800bd70:	460b      	mov	r3, r1
 800bd72:	607a      	str	r2, [r7, #4]
 800bd74:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800bd76:	7afb      	ldrb	r3, [r7, #11]
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	d002      	beq.n	800bd82 <inv_icm20948_get_fsr+0x1a>
 800bd7c:	7afb      	ldrb	r3, [r7, #11]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d127      	bne.n	800bdd2 <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned char * castedvalue = (unsigned char*) fsr;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 800bd86:	68f8      	ldr	r0, [r7, #12]
 800bd88:	f7fb fcca 	bl	8007720 <inv_icm20948_get_accel_fullscale>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d103      	bne.n	800bd9e <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	2202      	movs	r2, #2
 800bd9a:	701a      	strb	r2, [r3, #0]
 800bd9c:	e017      	b.n	800bdce <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	d103      	bne.n	800bdac <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	2204      	movs	r2, #4
 800bda8:	701a      	strb	r2, [r3, #0]
 800bdaa:	e010      	b.n	800bdce <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	2b02      	cmp	r3, #2
 800bdb0:	d103      	bne.n	800bdba <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	2208      	movs	r2, #8
 800bdb6:	701a      	strb	r2, [r3, #0]
 800bdb8:	e009      	b.n	800bdce <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	2b03      	cmp	r3, #3
 800bdbe:	d103      	bne.n	800bdc8 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	2210      	movs	r2, #16
 800bdc4:	701a      	strb	r2, [r3, #0]
 800bdc6:	e002      	b.n	800bdce <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 800bdc8:	f04f 33ff 	mov.w	r3, #4294967295
 800bdcc:	e036      	b.n	800be3c <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e034      	b.n	800be3c <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bdd2:	7afb      	ldrb	r3, [r7, #11]
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	d005      	beq.n	800bde4 <inv_icm20948_get_fsr+0x7c>
 800bdd8:	7afb      	ldrb	r3, [r7, #11]
 800bdda:	2b03      	cmp	r3, #3
 800bddc:	d002      	beq.n	800bde4 <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bdde:	7afb      	ldrb	r3, [r7, #11]
 800bde0:	2b05      	cmp	r3, #5
 800bde2:	d12a      	bne.n	800be3a <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 800bde8:	68f8      	ldr	r0, [r7, #12]
 800bdea:	f7fb fb94 	bl	8007516 <inv_icm20948_get_gyro_fullscale>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d103      	bne.n	800be00 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 800bdf8:	69fb      	ldr	r3, [r7, #28]
 800bdfa:	22fa      	movs	r2, #250	@ 0xfa
 800bdfc:	801a      	strh	r2, [r3, #0]
 800bdfe:	e01a      	b.n	800be36 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 800be00:	69bb      	ldr	r3, [r7, #24]
 800be02:	2b01      	cmp	r3, #1
 800be04:	d104      	bne.n	800be10 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 800be06:	69fb      	ldr	r3, [r7, #28]
 800be08:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800be0c:	801a      	strh	r2, [r3, #0]
 800be0e:	e012      	b.n	800be36 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	2b02      	cmp	r3, #2
 800be14:	d104      	bne.n	800be20 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800be1c:	801a      	strh	r2, [r3, #0]
 800be1e:	e00a      	b.n	800be36 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 800be20:	69bb      	ldr	r3, [r7, #24]
 800be22:	2b03      	cmp	r3, #3
 800be24:	d104      	bne.n	800be30 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 800be26:	69fb      	ldr	r3, [r7, #28]
 800be28:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800be2c:	801a      	strh	r2, [r3, #0]
 800be2e:	e002      	b.n	800be36 <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 800be30:	f04f 33ff 	mov.w	r3, #4294967295
 800be34:	e002      	b.n	800be3c <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 800be36:	2302      	movs	r3, #2
 800be38:	e000      	b.n	800be3c <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 800be3a:	2300      	movs	r3, #0
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	3720      	adds	r7, #32
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}

0800be44 <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b08c      	sub	sp, #48	@ 0x30
 800be48:	af00      	add	r7, sp, #0
 800be4a:	60f8      	str	r0, [r7, #12]
 800be4c:	460b      	mov	r3, r1
 800be4e:	607a      	str	r2, [r7, #4]
 800be50:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 800be52:	2300      	movs	r3, #0
 800be54:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800be56:	7afb      	ldrb	r3, [r7, #11]
 800be58:	2b0c      	cmp	r3, #12
 800be5a:	d876      	bhi.n	800bf4a <inv_icm20948_set_bias+0x106>
 800be5c:	a201      	add	r2, pc, #4	@ (adr r2, 800be64 <inv_icm20948_set_bias+0x20>)
 800be5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be62:	bf00      	nop
 800be64:	0800be99 	.word	0x0800be99
 800be68:	0800becf 	.word	0x0800becf
 800be6c:	0800bf4b 	.word	0x0800bf4b
 800be70:	0800bf4b 	.word	0x0800bf4b
 800be74:	0800bf27 	.word	0x0800bf27
 800be78:	0800becf 	.word	0x0800becf
 800be7c:	0800bf4b 	.word	0x0800bf4b
 800be80:	0800bf4b 	.word	0x0800bf4b
 800be84:	0800bf4b 	.word	0x0800bf4b
 800be88:	0800bf4b 	.word	0x0800bf4b
 800be8c:	0800bf4b 	.word	0x0800bf4b
 800be90:	0800bf4b 	.word	0x0800bf4b
 800be94:	0800bf27 	.word	0x0800bf27
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800be98:	f107 031c 	add.w	r3, r7, #28
 800be9c:	220c      	movs	r2, #12
 800be9e:	6879      	ldr	r1, [r7, #4]
 800bea0:	4618      	mov	r0, r3
 800bea2:	f006 fe55 	bl	8012b50 <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 800bea6:	69fb      	ldr	r3, [r7, #28]
 800bea8:	025b      	lsls	r3, r3, #9
 800beaa:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 800beac:	6a3b      	ldr	r3, [r7, #32]
 800beae:	025b      	lsls	r3, r3, #9
 800beb0:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 800beb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb4:	025b      	lsls	r3, r3, #9
 800beb6:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 800beb8:	f107 0310 	add.w	r3, r7, #16
 800bebc:	4619      	mov	r1, r3
 800bebe:	68f8      	ldr	r0, [r7, #12]
 800bec0:	f7fa fdae 	bl	8006a20 <inv_icm20948_ctrl_set_acc_bias>
 800bec4:	4602      	mov	r2, r0
 800bec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec8:	4313      	orrs	r3, r2
 800beca:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800becc:	e041      	b.n	800bf52 <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bece:	f107 031c 	add.w	r3, r7, #28
 800bed2:	220c      	movs	r2, #12
 800bed4:	6879      	ldr	r1, [r7, #4]
 800bed6:	4618      	mov	r0, r3
 800bed8:	f006 fe3a 	bl	8012b50 <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800bedc:	68f8      	ldr	r0, [r7, #12]
 800bede:	f7fb fb1a 	bl	8007516 <inv_icm20948_get_gyro_fullscale>
 800bee2:	4603      	mov	r3, r0
 800bee4:	f1c3 0306 	rsb	r3, r3, #6
 800bee8:	b29b      	uxth	r3, r3
 800beea:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_in[0] = bias_q16[0] << shift;
 800beec:	69fa      	ldr	r2, [r7, #28]
 800beee:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bef2:	fa02 f303 	lsl.w	r3, r2, r3
 800bef6:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 800bef8:	6a3a      	ldr	r2, [r7, #32]
 800befa:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800befe:	fa02 f303 	lsl.w	r3, r2, r3
 800bf02:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 800bf04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf06:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bf0a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf0e:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 800bf10:	f107 0310 	add.w	r3, r7, #16
 800bf14:	4619      	mov	r1, r3
 800bf16:	68f8      	ldr	r0, [r7, #12]
 800bf18:	f7fa fda5 	bl	8006a66 <inv_icm20948_ctrl_set_gyr_bias>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf20:	4313      	orrs	r3, r2
 800bf22:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bf24:	e015      	b.n	800bf52 <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bf26:	f107 031c 	add.w	r3, r7, #28
 800bf2a:	220c      	movs	r2, #12
 800bf2c:	6879      	ldr	r1, [r7, #4]
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f006 fe0e 	bl	8012b50 <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 800bf34:	f107 031c 	add.w	r3, r7, #28
 800bf38:	4619      	mov	r1, r3
 800bf3a:	68f8      	ldr	r0, [r7, #12]
 800bf3c:	f7fa fdb6 	bl	8006aac <inv_icm20948_ctrl_set_mag_bias>
 800bf40:	4602      	mov	r2, r0
 800bf42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf44:	4313      	orrs	r3, r2
 800bf46:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bf48:	e003      	b.n	800bf52 <inv_icm20948_set_bias+0x10e>
		default :
			rc = -1;
 800bf4a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bf50:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 800bf52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d001      	beq.n	800bf5c <inv_icm20948_set_bias+0x118>
 800bf58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf5a:	e000      	b.n	800bf5e <inv_icm20948_set_bias+0x11a>
 800bf5c:	2301      	movs	r3, #1
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3730      	adds	r7, #48	@ 0x30
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop

0800bf68 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b08c      	sub	sp, #48	@ 0x30
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	60f8      	str	r0, [r7, #12]
 800bf70:	460b      	mov	r3, r1
 800bf72:	607a      	str	r2, [r7, #4]
 800bf74:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 800bf76:	2300      	movs	r3, #0
 800bf78:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800bf7a:	7afb      	ldrb	r3, [r7, #11]
 800bf7c:	2b0c      	cmp	r3, #12
 800bf7e:	d876      	bhi.n	800c06e <inv_icm20948_get_bias+0x106>
 800bf80:	a201      	add	r2, pc, #4	@ (adr r2, 800bf88 <inv_icm20948_get_bias+0x20>)
 800bf82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf86:	bf00      	nop
 800bf88:	0800bfbd 	.word	0x0800bfbd
 800bf8c:	0800bff3 	.word	0x0800bff3
 800bf90:	0800c06f 	.word	0x0800c06f
 800bf94:	0800c06f 	.word	0x0800c06f
 800bf98:	0800c04b 	.word	0x0800c04b
 800bf9c:	0800bff3 	.word	0x0800bff3
 800bfa0:	0800c06f 	.word	0x0800c06f
 800bfa4:	0800c06f 	.word	0x0800c06f
 800bfa8:	0800c06f 	.word	0x0800c06f
 800bfac:	0800c06f 	.word	0x0800c06f
 800bfb0:	0800c06f 	.word	0x0800c06f
 800bfb4:	0800c06f 	.word	0x0800c06f
 800bfb8:	0800c04b 	.word	0x0800c04b
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 800bfbc:	f107 031c 	add.w	r3, r7, #28
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	68f8      	ldr	r0, [r7, #12]
 800bfc4:	f7fa fd02 	bl	80069cc <inv_icm20948_ctrl_get_acc_bias>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 800bfd0:	69fb      	ldr	r3, [r7, #28]
 800bfd2:	125b      	asrs	r3, r3, #9
 800bfd4:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 800bfd6:	6a3b      	ldr	r3, [r7, #32]
 800bfd8:	125b      	asrs	r3, r3, #9
 800bfda:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 800bfdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfde:	125b      	asrs	r3, r3, #9
 800bfe0:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 800bfe2:	f107 0310 	add.w	r3, r7, #16
 800bfe6:	220c      	movs	r2, #12
 800bfe8:	4619      	mov	r1, r3
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f006 fdb0 	bl	8012b50 <memcpy>
			break;
 800bff0:	e041      	b.n	800c076 <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 800bff2:	f107 031c 	add.w	r3, r7, #28
 800bff6:	4619      	mov	r1, r3
 800bff8:	68f8      	ldr	r0, [r7, #12]
 800bffa:	f7fa fcf5 	bl	80069e8 <inv_icm20948_ctrl_get_gyr_bias>
 800bffe:	4602      	mov	r2, r0
 800c000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c002:	4313      	orrs	r3, r2
 800c004:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800c006:	68f8      	ldr	r0, [r7, #12]
 800c008:	f7fb fa85 	bl	8007516 <inv_icm20948_get_gyro_fullscale>
 800c00c:	4603      	mov	r3, r0
 800c00e:	f1c3 0306 	rsb	r3, r3, #6
 800c012:	b29b      	uxth	r3, r3
 800c014:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 800c016:	69fa      	ldr	r2, [r7, #28]
 800c018:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800c01c:	fa42 f303 	asr.w	r3, r2, r3
 800c020:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 800c022:	6a3a      	ldr	r2, [r7, #32]
 800c024:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800c028:	fa42 f303 	asr.w	r3, r2, r3
 800c02c:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 800c02e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c030:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800c034:	fa42 f303 	asr.w	r3, r2, r3
 800c038:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 800c03a:	f107 0310 	add.w	r3, r7, #16
 800c03e:	220c      	movs	r2, #12
 800c040:	4619      	mov	r1, r3
 800c042:	6878      	ldr	r0, [r7, #4]
 800c044:	f006 fd84 	bl	8012b50 <memcpy>
			break;
 800c048:	e015      	b.n	800c076 <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 800c04a:	f107 031c 	add.w	r3, r7, #28
 800c04e:	4619      	mov	r1, r3
 800c050:	68f8      	ldr	r0, [r7, #12]
 800c052:	f7fa fcd7 	bl	8006a04 <inv_icm20948_ctrl_get_mag_bias>
 800c056:	4602      	mov	r2, r0
 800c058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c05a:	4313      	orrs	r3, r2
 800c05c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 800c05e:	f107 031c 	add.w	r3, r7, #28
 800c062:	220c      	movs	r2, #12
 800c064:	4619      	mov	r1, r3
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f006 fd72 	bl	8012b50 <memcpy>
			break;
 800c06c:	e003      	b.n	800c076 <inv_icm20948_get_bias+0x10e>
		default:
			rc = -1;
 800c06e:	f04f 33ff 	mov.w	r3, #4294967295
 800c072:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800c074:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 800c076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d001      	beq.n	800c080 <inv_icm20948_get_bias+0x118>
 800c07c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c07e:	e000      	b.n	800c082 <inv_icm20948_get_bias+0x11a>
 800c080:	230c      	movs	r3, #12
}
 800c082:	4618      	mov	r0, r3
 800c084:	3730      	adds	r7, #48	@ 0x30
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
 800c08a:	bf00      	nop

0800c08c <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b082      	sub	sp, #8
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	460b      	mov	r3, r1
 800c096:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
	if(lowpower_or_highperformance)
 800c0a0:	78fb      	ldrb	r3, [r7, #3]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d004      	beq.n	800c0b0 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f7fa ff1f 	bl	8006eea <inv_icm20948_enter_low_noise_mode>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	e003      	b.n	800c0b8 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f7fa ff05 	bl	8006ec0 <inv_icm20948_enter_duty_cycle_mode>
 800c0b6:	4603      	mov	r3, r0
}
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	3708      	adds	r7, #8
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bd80      	pop	{r7, pc}

0800c0c0 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b083      	sub	sp, #12
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	701a      	strb	r2, [r3, #0]
	return 1;
 800c0d0:	2301      	movs	r3, #1
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	370c      	adds	r7, #12
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0dc:	4770      	bx	lr

0800c0de <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 800c0de:	b480      	push	{r7}
 800c0e0:	b085      	sub	sp, #20
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	73fb      	strb	r3, [r7, #15]
 800c0ec:	e00d      	b.n	800c10a <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 800c0ee:	7bfb      	ldrb	r3, [r7, #15]
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	683a      	ldr	r2, [r7, #0]
 800c0f4:	4413      	add	r3, r2
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	1799      	asrs	r1, r3, #30
 800c0fa:	7bfb      	ldrb	r3, [r7, #15]
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	4413      	add	r3, r2
 800c100:	b24a      	sxtb	r2, r1
 800c102:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 800c104:	7bfb      	ldrb	r3, [r7, #15]
 800c106:	3301      	adds	r3, #1
 800c108:	73fb      	strb	r3, [r7, #15]
 800c10a:	7bfb      	ldrb	r3, [r7, #15]
 800c10c:	2b08      	cmp	r3, #8
 800c10e:	d9ee      	bls.n	800c0ee <DmpDriver_convertion+0x10>
}
 800c110:	bf00      	nop
 800c112:	bf00      	nop
 800c114:	3714      	adds	r7, #20
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr
	...

0800c120 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b098      	sub	sp, #96	@ 0x60
 800c124:	af00      	add	r7, sp, #0
 800c126:	60f8      	str	r0, [r7, #12]
 800c128:	60b9      	str	r1, [r7, #8]
 800c12a:	4613      	mov	r3, r2
 800c12c:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 800c12e:	2300      	movs	r3, #0
 800c130:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 800c132:	79fb      	ldrb	r3, [r7, #7]
 800c134:	2b0c      	cmp	r3, #12
 800c136:	d002      	beq.n	800c13e <inv_icm20948_set_matrix+0x1e>
 800c138:	79fb      	ldrb	r3, [r7, #7]
 800c13a:	2b04      	cmp	r3, #4
 800c13c:	d134      	bne.n	800c1a8 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 800c13e:	2300      	movs	r3, #0
 800c140:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c142:	e016      	b.n	800c172 <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800c144:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	68ba      	ldr	r2, [r7, #8]
 800c14a:	4413      	add	r3, r2
 800c14c:	edd3 7a00 	vldr	s15, [r3]
 800c150:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800c260 <inv_icm20948_set_matrix+0x140>
 800c154:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c158:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c15c:	ee17 2a90 	vmov	r2, s15
 800c160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	3360      	adds	r3, #96	@ 0x60
 800c166:	443b      	add	r3, r7
 800c168:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 800c16c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c16e:	3301      	adds	r3, #1
 800c170:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c172:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c174:	2b08      	cmp	r3, #8
 800c176:	dde5      	ble.n	800c144 <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c17e:	f107 0210 	add.w	r2, r7, #16
 800c182:	4611      	mov	r1, r2
 800c184:	4618      	mov	r0, r3
 800c186:	f7ff ffaa 	bl	800c0de <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c196:	461a      	mov	r2, r3
 800c198:	68f8      	ldr	r0, [r7, #12]
 800c19a:	f7f8 f9a1 	bl	80044e0 <inv_icm20948_compass_dmp_cal>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c1a2:	4313      	orrs	r3, r2
 800c1a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c1a6:	e055      	b.n	800c254 <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 800c1a8:	79fb      	ldrb	r3, [r7, #7]
 800c1aa:	2b02      	cmp	r3, #2
 800c1ac:	d00b      	beq.n	800c1c6 <inv_icm20948_set_matrix+0xa6>
 800c1ae:	79fb      	ldrb	r3, [r7, #7]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d008      	beq.n	800c1c6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 800c1b4:	79fb      	ldrb	r3, [r7, #7]
 800c1b6:	2b03      	cmp	r3, #3
 800c1b8:	d005      	beq.n	800c1c6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800c1ba:	79fb      	ldrb	r3, [r7, #7]
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d002      	beq.n	800c1c6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800c1c0:	79fb      	ldrb	r3, [r7, #7]
 800c1c2:	2b05      	cmp	r3, #5
 800c1c4:	d146      	bne.n	800c254 <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c1ca:	e016      	b.n	800c1fa <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800c1cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1ce:	009b      	lsls	r3, r3, #2
 800c1d0:	68ba      	ldr	r2, [r7, #8]
 800c1d2:	4413      	add	r3, r2
 800c1d4:	edd3 7a00 	vldr	s15, [r3]
 800c1d8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800c260 <inv_icm20948_set_matrix+0x140>
 800c1dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c1e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1e4:	ee17 2a90 	vmov	r2, s15
 800c1e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1ea:	009b      	lsls	r3, r3, #2
 800c1ec:	3360      	adds	r3, #96	@ 0x60
 800c1ee:	443b      	add	r3, r7
 800c1f0:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 800c1f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c1fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1fc:	2b08      	cmp	r3, #8
 800c1fe:	dde5      	ble.n	800c1cc <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c206:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c20a:	4611      	mov	r1, r2
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7ff ff66 	bl	800c0de <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c218:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800c264 <inv_icm20948_set_matrix+0x144>
 800c21c:	4619      	mov	r1, r3
 800c21e:	68f8      	ldr	r0, [r7, #12]
 800c220:	f7fb fe78 	bl	8007f14 <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 800c224:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800c228:	4619      	mov	r1, r3
 800c22a:	68f8      	ldr	r0, [r7, #12]
 800c22c:	f7fd fd3c 	bl	8009ca8 <dmp_icm20948_set_B2S_matrix>
 800c230:	4602      	mov	r2, r0
 800c232:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c234:	4313      	orrs	r3, r2
 800c236:	65fb      	str	r3, [r7, #92]	@ 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c244:	461a      	mov	r2, r3
 800c246:	68f8      	ldr	r0, [r7, #12]
 800c248:	f7f8 f94a 	bl	80044e0 <inv_icm20948_compass_dmp_cal>
 800c24c:	4602      	mov	r2, r0
 800c24e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c250:	4313      	orrs	r3, r2
 800c252:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	return result;
 800c254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800c256:	4618      	mov	r0, r3
 800c258:	3760      	adds	r7, #96	@ 0x60
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}
 800c25e:	bf00      	nop
 800c260:	4e800000 	.word	0x4e800000
 800c264:	00000000 	.word	0x00000000

0800c268 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c276:	4619      	mov	r1, r3
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f7fa ffa6 	bl	80071ca <inv_icm20948_set_slave_compass_id>
 800c27e:	4603      	mov	r3, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	d002      	beq.n	800c28a <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 800c284:	f04f 33ff 	mov.w	r3, #4294967295
 800c288:	e000      	b.n	800c28c <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 800c28a:	2300      	movs	r3, #0
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3708      	adds	r7, #8
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}

0800c294 <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 800c29c:	2280      	movs	r2, #128	@ 0x80
 800c29e:	2106      	movs	r1, #6
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f001 fee1 	bl	800e068 <inv_icm20948_write_single_mems_reg>
 800c2a6:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 800c2a8:	4803      	ldr	r0, [pc, #12]	@ (800c2b8 <inv_icm20948_soft_reset+0x24>)
 800c2aa:	f7f5 feef 	bl	800208c <inv_icm20948_sleep_us>
	return rc;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3710      	adds	r7, #16
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}
 800c2b8:	000186a0 	.word	0x000186a0

0800c2bc <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b086      	sub	sp, #24
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	60f8      	str	r0, [r7, #12]
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	607a      	str	r2, [r7, #4]
 800c2c8:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800c2ca:	7afb      	ldrb	r3, [r7, #11]
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7ff faef 	bl	800b8b0 <sensor_type_2_android_sensor>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	b2da      	uxtb	r2, r3
 800c2da:	7dfb      	ldrb	r3, [r7, #23]
 800c2dc:	4619      	mov	r1, r3
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f7f9 fd54 	bl	8005d8c <inv_icm20948_ctrl_enable_sensor>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d002      	beq.n	800c2f0 <inv_icm20948_enable_sensor+0x34>
		return -1;
 800c2ea:	f04f 33ff 	mov.w	r3, #4294967295
 800c2ee:	e00e      	b.n	800c30e <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d10a      	bne.n	800c30c <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 800c2f6:	7afb      	ldrb	r3, [r7, #11]
 800c2f8:	68fa      	ldr	r2, [r7, #12]
 800c2fa:	3359      	adds	r3, #89	@ 0x59
 800c2fc:	00db      	lsls	r3, r3, #3
 800c2fe:	18d1      	adds	r1, r2, r3
 800c300:	f04f 0200 	mov.w	r2, #0
 800c304:	f04f 0300 	mov.w	r3, #0
 800c308:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 800c30c:	2300      	movs	r3, #0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3718      	adds	r7, #24
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}

0800c316 <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 800c316:	b5b0      	push	{r4, r5, r7, lr}
 800c318:	b086      	sub	sp, #24
 800c31a:	af00      	add	r7, sp, #0
 800c31c:	60f8      	str	r0, [r7, #12]
 800c31e:	460b      	mov	r3, r1
 800c320:	607a      	str	r2, [r7, #4]
 800c322:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800c324:	7afb      	ldrb	r3, [r7, #11]
 800c326:	4618      	mov	r0, r3
 800c328:	f7ff fac2 	bl	800b8b0 <sensor_type_2_android_sensor>
 800c32c:	4603      	mov	r3, r0
 800c32e:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	b29a      	uxth	r2, r3
 800c334:	7dfb      	ldrb	r3, [r7, #23]
 800c336:	4619      	mov	r1, r3
 800c338:	68f8      	ldr	r0, [r7, #12]
 800c33a:	f7f9 fa53 	bl	80057e4 <inv_icm20948_set_odr>
 800c33e:	4603      	mov	r3, r0
 800c340:	2b00      	cmp	r3, #0
 800c342:	d002      	beq.n	800c34a <inv_icm20948_set_sensor_period+0x34>
		return -1;
 800c344:	f04f 33ff 	mov.w	r3, #4294967295
 800c348:	e01a      	b.n	800c380 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 800c34a:	7afb      	ldrb	r3, [r7, #11]
 800c34c:	68fa      	ldr	r2, [r7, #12]
 800c34e:	3359      	adds	r3, #89	@ 0x59
 800c350:	00db      	lsls	r3, r3, #3
 800c352:	18d1      	adds	r1, r2, r3
 800c354:	f04f 0200 	mov.w	r2, #0
 800c358:	f04f 0300 	mov.w	r3, #0
 800c35c:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c366:	fb03 f202 	mul.w	r2, r3, r2
 800c36a:	7afb      	ldrb	r3, [r7, #11]
 800c36c:	2100      	movs	r1, #0
 800c36e:	4614      	mov	r4, r2
 800c370:	460d      	mov	r5, r1
 800c372:	68fa      	ldr	r2, [r7, #12]
 800c374:	3339      	adds	r3, #57	@ 0x39
 800c376:	011b      	lsls	r3, r3, #4
 800c378:	4413      	add	r3, r2
 800c37a:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 800c37e:	2300      	movs	r3, #0
}
 800c380:	4618      	mov	r0, r3
 800c382:	3718      	adds	r7, #24
 800c384:	46bd      	mov	sp, r7
 800c386:	bdb0      	pop	{r4, r5, r7, pc}

0800c388 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b084      	sub	sp, #16
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	460b      	mov	r3, r1
 800c392:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 800c394:	887b      	ldrh	r3, [r7, #2]
 800c396:	4619      	mov	r1, r3
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f7fa f99f 	bl	80066dc <inv_icm20948_ctrl_set_batch_timeout_ms>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d109      	bne.n	800c3b8 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 800c3a4:	2101      	movs	r1, #1
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f7fa f943 	bl	8006632 <inv_icm20948_ctrl_enable_batch>
 800c3ac:	60f8      	str	r0, [r7, #12]
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d00b      	beq.n	800c3cc <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	e00a      	b.n	800c3ce <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f7fa f939 	bl	8006632 <inv_icm20948_ctrl_enable_batch>
 800c3c0:	60f8      	str	r0, [r7, #12]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d001      	beq.n	800c3cc <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	e000      	b.n	800c3ce <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 800c3cc:	2300      	movs	r3, #0
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3710      	adds	r7, #16
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}

0800c3d6 <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 800c3d6:	b580      	push	{r7, lr}
 800c3d8:	b084      	sub	sp, #16
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	60f8      	str	r0, [r7, #12]
 800c3de:	60b9      	str	r1, [r7, #8]
 800c3e0:	4613      	mov	r3, r2
 800c3e2:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 800c3e4:	88fa      	ldrh	r2, [r7, #6]
 800c3e6:	2390      	movs	r3, #144	@ 0x90
 800c3e8:	68b9      	ldr	r1, [r7, #8]
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f7fd fd37 	bl	8009e5e <inv_icm20948_firmware_load>
 800c3f0:	4603      	mov	r3, r0
}
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	3710      	adds	r7, #16
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}
	...

0800c3fc <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b083      	sub	sp, #12
 800c400:	af00      	add	r7, sp, #0
 800c402:	4603      	mov	r3, r0
 800c404:	71fb      	strb	r3, [r7, #7]
	switch(id)
 800c406:	79fb      	ldrb	r3, [r7, #7]
 800c408:	3b11      	subs	r3, #17
 800c40a:	2b1e      	cmp	r3, #30
 800c40c:	bf8c      	ite	hi
 800c40e:	2201      	movhi	r2, #1
 800c410:	2200      	movls	r2, #0
 800c412:	b2d2      	uxtb	r2, r2
 800c414:	2a00      	cmp	r2, #0
 800c416:	d10d      	bne.n	800c434 <inv_icm20948_is_streamed_sensor+0x38>
 800c418:	4a0a      	ldr	r2, [pc, #40]	@ (800c444 <inv_icm20948_is_streamed_sensor+0x48>)
 800c41a:	fa22 f303 	lsr.w	r3, r2, r3
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	2b00      	cmp	r3, #0
 800c424:	bf14      	ite	ne
 800c426:	2301      	movne	r3, #1
 800c428:	2300      	moveq	r3, #0
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d001      	beq.n	800c434 <inv_icm20948_is_streamed_sensor+0x38>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 800c430:	2300      	movs	r3, #0
 800c432:	e000      	b.n	800c436 <inv_icm20948_is_streamed_sensor+0x3a>
	default :
			return 1;
 800c434:	2301      	movs	r3, #1
	}
}
 800c436:	4618      	mov	r0, r3
 800c438:	370c      	adds	r7, #12
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	71000007 	.word	0x71000007

0800c448 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, 
	unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 800c448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c44c:	b0b0      	sub	sp, #192	@ 0xc0
 800c44e:	af00      	add	r7, sp, #0
 800c450:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c452:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c454:	647a      	str	r2, [r7, #68]	@ 0x44
 800c456:	643b      	str	r3, [r7, #64]	@ 0x40
	/** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 800c458:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c45c:	2366      	movs	r3, #102	@ 0x66
 800c45e:	461a      	mov	r2, r3
 800c460:	2100      	movs	r1, #0
 800c462:	f006 fadb 	bl	8012a1c <memset>
	uint8_t i;
	
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 800c466:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c46a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c46c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c46e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c470:	f7fe f936 	bl	800a6e0 <inv_icm20948_fifo_swmirror>
 800c474:	4603      	mov	r3, r0
 800c476:	2b00      	cmp	r3, #0
 800c478:	d026      	beq.n	800c4c8 <inv_icm20948_updateTs+0x80>
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800c47a:	2300      	movs	r3, #0
 800c47c:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c480:	e01c      	b.n	800c4bc <inv_icm20948_updateTs+0x74>
			if (inv_icm20948_is_streamed_sensor(i)) {
 800c482:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c486:	4618      	mov	r0, r3
 800c488:	f7ff ffb8 	bl	800c3fc <inv_icm20948_is_streamed_sensor>
 800c48c:	4603      	mov	r3, r0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d00f      	beq.n	800c4b2 <inv_icm20948_updateTs+0x6a>
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c492:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c496:	4618      	mov	r0, r3
 800c498:	f7ff fa6e 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c49c:	4603      	mov	r3, r0
 800c49e:	4619      	mov	r1, r3
 800c4a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c4a8:	3159      	adds	r1, #89	@ 0x59
 800c4aa:	00c9      	lsls	r1, r1, #3
 800c4ac:	4401      	add	r1, r0
 800c4ae:	e9c1 2300 	strd	r2, r3, [r1]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800c4b2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c4bc:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4c0:	2b32      	cmp	r3, #50	@ 0x32
 800c4c2:	d9de      	bls.n	800c482 <inv_icm20948_updateTs+0x3a>
			}
		}
		return -1;
 800c4c4:	23ff      	movs	r3, #255	@ 0xff
 800c4c6:	e160      	b.n	800c78a <inv_icm20948_updateTs+0x342>
	}
	// we parse all senosr according to android type
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c4ce:	e156      	b.n	800c77e <inv_icm20948_updateTs+0x336>
		if (inv_icm20948_is_streamed_sensor(i)) {
 800c4d0:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f7ff ff91 	bl	800c3fc <inv_icm20948_is_streamed_sensor>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	f000 8138 	beq.w	800c752 <inv_icm20948_updateTs+0x30a>
			if (sample_cnt_array[i]) {
 800c4e2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4e6:	005b      	lsls	r3, r3, #1
 800c4e8:	3380      	adds	r3, #128	@ 0x80
 800c4ea:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c4ee:	4413      	add	r3, r2
 800c4f0:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	f000 813d 	beq.w	800c774 <inv_icm20948_updateTs+0x32c>
				/** Number of samples present in MEMS FIFO last time we mirrored it */
				unsigned short fifo_sample_cnt = sample_cnt_array[i];
 800c4fa:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4fe:	005b      	lsls	r3, r3, #1
 800c500:	3380      	adds	r3, #128	@ 0x80
 800c502:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c506:	4413      	add	r3, r2
 800c508:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800c50c:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc

				/** In case of first batch we have less than the expected number of samples in the batch */
				/** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 800c510:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c514:	4618      	mov	r0, r3
 800c516:	f7ff fa2f 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c51a:	4603      	mov	r3, r0
 800c51c:	461a      	mov	r2, r3
 800c51e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c520:	4413      	add	r3, r2
 800c522:	f893 3370 	ldrb.w	r3, [r3, #880]	@ 0x370
 800c526:	2b00      	cmp	r3, #0
 800c528:	d069      	beq.n	800c5fe <inv_icm20948_updateTs+0x1b6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800c52a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c52c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c530:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c534:	4618      	mov	r0, r3
 800c536:	f7ff fa1f 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c53a:	4603      	mov	r3, r0
 800c53c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c53e:	3359      	adds	r3, #89	@ 0x59
 800c540:	00db      	lsls	r3, r3, #3
 800c542:	4413      	add	r3, r2
 800c544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c548:	1aa1      	subs	r1, r4, r2
 800c54a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c54c:	eb65 0303 	sbc.w	r3, r5, r3
 800c550:	63fb      	str	r3, [r7, #60]	@ 0x3c
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800c552:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c556:	2200      	movs	r2, #0
 800c558:	633b      	str	r3, [r7, #48]	@ 0x30
 800c55a:	637a      	str	r2, [r7, #52]	@ 0x34
 800c55c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c560:	4618      	mov	r0, r3
 800c562:	f7ff fa09 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c566:	4603      	mov	r3, r0
 800c568:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c56a:	3339      	adds	r3, #57	@ 0x39
 800c56c:	011b      	lsls	r3, r3, #4
 800c56e:	4413      	add	r3, r2
 800c570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c574:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c578:	4629      	mov	r1, r5
 800c57a:	fb02 f001 	mul.w	r0, r2, r1
 800c57e:	4621      	mov	r1, r4
 800c580:	fb01 f103 	mul.w	r1, r1, r3
 800c584:	4401      	add	r1, r0
 800c586:	4620      	mov	r0, r4
 800c588:	fba0 8902 	umull	r8, r9, r0, r2
 800c58c:	eb01 0309 	add.w	r3, r1, r9
 800c590:	4699      	mov	r9, r3
 800c592:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c596:	460b      	mov	r3, r1
 800c598:	ebb3 0308 	subs.w	r3, r3, r8
 800c59c:	603b      	str	r3, [r7, #0]
 800c59e:	4613      	mov	r3, r2
 800c5a0:	eb63 0309 	sbc.w	r3, r3, r9
 800c5a4:	607b      	str	r3, [r7, #4]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800c5a6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f7ff f9e4 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c5b8:	3359      	adds	r3, #89	@ 0x59
 800c5ba:	00db      	lsls	r3, r3, #3
 800c5bc:	4413      	add	r3, r2
 800c5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c5c6:	4620      	mov	r0, r4
 800c5c8:	1880      	adds	r0, r0, r2
 800c5ca:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c5cc:	4628      	mov	r0, r5
 800c5ce:	eb40 0303 	adc.w	r3, r0, r3
 800c5d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c5d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c5d6:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800c5da:	00db      	lsls	r3, r3, #3
 800c5dc:	4413      	add	r3, r2
 800c5de:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c5e2:	e9c3 1200 	strd	r1, r2, [r3]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800c5e6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f7ff f9c4 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5f6:	441a      	add	r2, r3
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	f882 3370 	strb.w	r3, [r2, #880]	@ 0x370
				first time to be printed is t1+(t2-t1)/N
				- t1 is last time we sent data
				- t2 is when IRQ was fired so that we pop the FIFO
				- N is number of samples */
				
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 800c5fe:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c602:	4618      	mov	r0, r3
 800c604:	f7ff f9b8 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c608:	4603      	mov	r3, r0
 800c60a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c60c:	3359      	adds	r3, #89	@ 0x59
 800c60e:	00db      	lsls	r3, r3, #3
 800c610:	4413      	add	r3, r2
 800c612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c616:	4313      	orrs	r3, r2
 800c618:	d169      	bne.n	800c6ee <inv_icm20948_updateTs+0x2a6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c61a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c61e:	4618      	mov	r0, r3
 800c620:	f7ff f9aa 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c624:	4603      	mov	r3, r0
 800c626:	461c      	mov	r4, r3
 800c628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c62a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c62e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c630:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800c634:	00db      	lsls	r3, r3, #3
 800c636:	4413      	add	r3, r2
 800c638:	e9c3 0100 	strd	r0, r1, [r3]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 800c63c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c640:	4618      	mov	r0, r3
 800c642:	f7ff f999 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c646:	4603      	mov	r3, r0
 800c648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c64a:	3339      	adds	r3, #57	@ 0x39
 800c64c:	011b      	lsls	r3, r3, #4
 800c64e:	4413      	add	r3, r2
 800c650:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c654:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c658:	2200      	movs	r2, #0
 800c65a:	623b      	str	r3, [r7, #32]
 800c65c:	627a      	str	r2, [r7, #36]	@ 0x24
 800c65e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800c662:	4623      	mov	r3, r4
 800c664:	fb03 f201 	mul.w	r2, r3, r1
 800c668:	462b      	mov	r3, r5
 800c66a:	fb00 f303 	mul.w	r3, r0, r3
 800c66e:	4413      	add	r3, r2
 800c670:	4622      	mov	r2, r4
 800c672:	fba0 ab02 	umull	sl, fp, r0, r2
 800c676:	445b      	add	r3, fp
 800c678:	469b      	mov	fp, r3
 800c67a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c67e:	4618      	mov	r0, r3
 800c680:	f7ff f97a 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c684:	4603      	mov	r3, r0
 800c686:	4619      	mov	r1, r3
 800c688:	460b      	mov	r3, r1
 800c68a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c68c:	3359      	adds	r3, #89	@ 0x59
 800c68e:	00db      	lsls	r3, r3, #3
 800c690:	4413      	add	r3, r2
 800c692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c696:	ebb2 000a 	subs.w	r0, r2, sl
 800c69a:	61b8      	str	r0, [r7, #24]
 800c69c:	eb63 030b 	sbc.w	r3, r3, fp
 800c6a0:	61fb      	str	r3, [r7, #28]
 800c6a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6a4:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800c6a8:	00db      	lsls	r3, r3, #3
 800c6aa:	4413      	add	r3, r2
 800c6ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c6b0:	e9c3 1200 	strd	r1, r2, [r3]
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800c6b4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f7ff f95d 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	461d      	mov	r5, r3
 800c6c2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f7ff f956 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	461c      	mov	r4, r3
 800c6d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6d2:	f105 0339 	add.w	r3, r5, #57	@ 0x39
 800c6d6:	011b      	lsls	r3, r3, #4
 800c6d8:	4413      	add	r3, r2
 800c6da:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c6de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6e0:	0123      	lsls	r3, r4, #4
 800c6e2:	4413      	add	r3, r2
 800c6e4:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800c6e8:	e9c3 0100 	strd	r0, r1, [r3]
 800c6ec:	e042      	b.n	800c774 <inv_icm20948_updateTs+0x32c>
				}
				else {
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 800c6ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6f0:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c6f4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7ff f93d 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c6fe:	4603      	mov	r3, r0
 800c700:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c702:	3359      	adds	r3, #89	@ 0x59
 800c704:	00db      	lsls	r3, r3, #3
 800c706:	4413      	add	r3, r2
 800c708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70c:	1aa1      	subs	r1, r4, r2
 800c70e:	6139      	str	r1, [r7, #16]
 800c710:	eb65 0303 	sbc.w	r3, r5, r3
 800c714:	617b      	str	r3, [r7, #20]
 800c716:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c71a:	2200      	movs	r2, #0
 800c71c:	60bb      	str	r3, [r7, #8]
 800c71e:	60fa      	str	r2, [r7, #12]
 800c720:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c724:	4618      	mov	r0, r3
 800c726:	f7ff f927 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c72a:	4603      	mov	r3, r0
 800c72c:	461c      	mov	r4, r3
 800c72e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c732:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c736:	f7f4 fa57 	bl	8000be8 <__aeabi_uldivmod>
 800c73a:	4602      	mov	r2, r0
 800c73c:	460b      	mov	r3, r1
 800c73e:	4610      	mov	r0, r2
 800c740:	4619      	mov	r1, r3
 800c742:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c744:	0123      	lsls	r3, r4, #4
 800c746:	4413      	add	r3, r2
 800c748:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800c74c:	e9c3 0100 	strd	r0, r1, [r3]
 800c750:	e010      	b.n	800c774 <inv_icm20948_updateTs+0x32c>
				}
			}
		} else {
			/** update timestamp for all event sensors with time at which MEMS IRQ was fired */
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c752:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c756:	4618      	mov	r0, r3
 800c758:	f7ff f90e 	bl	800b978 <inv_icm20948_sensor_android_2_sensor_type>
 800c75c:	4603      	mov	r3, r0
 800c75e:	461c      	mov	r4, r3
 800c760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c762:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c766:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c768:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800c76c:	00db      	lsls	r3, r3, #3
 800c76e:	4413      	add	r3, r2
 800c770:	e9c3 0100 	strd	r0, r1, [r3]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800c774:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c778:	3301      	adds	r3, #1
 800c77a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c77e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c782:	2b32      	cmp	r3, #50	@ 0x32
 800c784:	f67f aea4 	bls.w	800c4d0 <inv_icm20948_updateTs+0x88>
		}
	}
	
	return 0;
 800c788:	2300      	movs	r3, #0
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	37c0      	adds	r7, #192	@ 0xc0
 800c78e:	46bd      	mov	sp, r7
 800c790:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c794 <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 800c794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c798:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800c79c:	af02      	add	r7, sp, #8
 800c79e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c7a6:	6018      	str	r0, [r3, #0]
 800c7a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7ac:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800c7b0:	6019      	str	r1, [r3, #0]
 800c7b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7b6:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800c7ba:	601a      	str	r2, [r3, #0]
	short int_read_back=0;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	f8a7 3266 	strh.w	r3, [r7, #614]	@ 0x266
	unsigned short header=0, header2 = 0; 
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	f8a7 3264 	strh.w	r3, [r7, #612]	@ 0x264
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	f8a7 3262 	strh.w	r3, [r7, #610]	@ 0x262
	int data_left_in_fifo=0;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	short short_data[3] = {0};
 800c7d4:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 800c7d8:	2300      	movs	r3, #0
 800c7da:	6013      	str	r3, [r2, #0]
 800c7dc:	8093      	strh	r3, [r2, #4]
	signed long  long_data[3] = {0};
 800c7de:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	6013      	str	r3, [r2, #0]
 800c7e6:	6053      	str	r3, [r2, #4]
 800c7e8:	6093      	str	r3, [r2, #8]
	signed long  long_quat[3] = {0};
 800c7ea:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	6013      	str	r3, [r2, #0]
 800c7f2:	6053      	str	r3, [r2, #4]
 800c7f4:	6093      	str	r3, [r2, #8]
	float gyro_raw_float[3];
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
	int dummy_accuracy = 0;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	int accel_accuracy = 0;
 800c802:	2300      	movs	r3, #0
 800c804:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	int compass_accuracy = 0;
 800c808:	2300      	movs	r3, #0
 800c80a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	float rv_accuracy = 0;
 800c80e:	f04f 0300 	mov.w	r3, #0
 800c812:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	float gmrv_accuracy = 0;
 800c816:	f04f 0300 	mov.w	r3, #0
 800c81a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	float accel_float[3];
	float grv_float[4];
	float gyro_float[3];
	float compass_float[3] = {0};
 800c81e:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800c822:	2300      	movs	r3, #0
 800c824:	6013      	str	r3, [r2, #0]
 800c826:	6053      	str	r3, [r2, #4]
 800c828:	6093      	str	r3, [r2, #8]
	float compass_raw_float[3];
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
 800c82a:	2300      	movs	r3, #0
 800c82c:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 800c830:	f207 2266 	addw	r2, r7, #614	@ 0x266
 800c834:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c838:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c83c:	4611      	mov	r1, r2
 800c83e:	6818      	ldr	r0, [r3, #0]
 800c840:	f7fd fbd5 	bl	8009fee <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0 | 0x08)) { //0x8 is the raw data ready int?
 800c844:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800c848:	b29b      	uxth	r3, r3
 800c84a:	f403 7385 	and.w	r3, r3, #266	@ 0x10a
 800c84e:	2b00      	cmp	r3, #0
 800c850:	f001 825f 	beq.w	800dd12 <inv_icm20948_poll_sensor+0x157e>
		lastIrqTimeUs = inv_icm20948_get_time_us();
 800c854:	f7f5 fc26 	bl	80020a4 <inv_icm20948_get_time_us>
 800c858:	4602      	mov	r2, r0
 800c85a:	460b      	mov	r3, r1
 800c85c:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
		do {
			unsigned short total_sample_cnt = 0;
 800c860:	2300      	movs	r3, #0
 800c862:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			/* Mirror FIFO contents and stop processing FIFO if an error was detected*/
			if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 800c866:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 800c86a:	f507 72cf 	add.w	r2, r7, #414	@ 0x19e
 800c86e:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 800c872:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c876:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800c87a:	4623      	mov	r3, r4
 800c87c:	6800      	ldr	r0, [r0, #0]
 800c87e:	f7ff fde3 	bl	800c448 <inv_icm20948_updateTs>
 800c882:	4603      	mov	r3, r0
 800c884:	2b00      	cmp	r3, #0
 800c886:	f041 81d4 	bne.w	800dc32 <inv_icm20948_poll_sensor+0x149e>
				break;
			while(total_sample_cnt--) {
 800c88a:	f001 b9c1 	b.w	800dc10 <inv_icm20948_poll_sensor+0x147c>
				/* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 800c88e:	f507 7417 	add.w	r4, r7, #604	@ 0x25c
 800c892:	f207 2262 	addw	r2, r7, #610	@ 0x262
 800c896:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 800c89a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c89e:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800c8a2:	4623      	mov	r3, r4
 800c8a4:	6800      	ldr	r0, [r0, #0]
 800c8a6:	f7fd ff5f 	bl	800a768 <inv_icm20948_fifo_pop>
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	f041 81b9 	bne.w	800dc24 <inv_icm20948_poll_sensor+0x1490>
					break;
				
				/* Gyro sample available from DMP FIFO */
				if (header & GYRO_SET) {
 800c8b2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800c8b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	f000 81f8 	beq.w	800ccb0 <inv_icm20948_poll_sensor+0x51c>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 800c8c0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c8c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c8c8:	6818      	ldr	r0, [r3, #0]
 800c8ca:	f7fa fe24 	bl	8007516 <inv_icm20948_get_gyro_fullscale>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	4093      	lsls	r3, r2
 800c8d6:	ee07 3a90 	vmov	s15, r3
 800c8da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c8de:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800cba8 <inv_icm20948_poll_sensor+0x414>
 800c8e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c8e6:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
					signed long  lRawGyroQ15[3] = {0};
 800c8ea:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	6013      	str	r3, [r2, #0]
 800c8f2:	6053      	str	r3, [r2, #4]
 800c8f4:	6093      	str	r3, [r2, #8]
					signed long  lBiasGyroQ20[3] = {0};
 800c8f6:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	6013      	str	r3, [r2, #0]
 800c8fe:	6053      	str	r3, [r2, #4]
 800c900:	6093      	str	r3, [r2, #8]

					/* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 800c902:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800c906:	4618      	mov	r0, r3
 800c908:	f7fe f9b4 	bl	800ac74 <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 800c90c:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800c910:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
					lRawGyroQ15[1] = (long) short_data[1];
 800c914:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800c918:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
					lRawGyroQ15[2] = (long) short_data[2];
 800c91c:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800c920:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 800c924:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800c928:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 800cbac <inv_icm20948_poll_sensor+0x418>
 800c92c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c930:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800c934:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c938:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c93c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c940:	eeb0 0a47 	vmov.f32	s0, s14
 800c944:	6818      	ldr	r0, [r3, #0]
 800c946:	f7fb fb71 	bl	800802c <inv_icm20948_convert_dmp3_to_body>
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 800c94a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c94e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c952:	212b      	movs	r1, #43	@ 0x2b
 800c954:	6818      	ldr	r0, [r3, #0]
 800c956:	f7f8 f98e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800c95a:	4603      	mov	r3, r0
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d04f      	beq.n	800ca00 <inv_icm20948_poll_sensor+0x26c>
 800c960:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c964:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c968:	212b      	movs	r1, #43	@ 0x2b
 800c96a:	6818      	ldr	r0, [r3, #0]
 800c96c:	f7ff f89e 	bl	800baac <skip_sensor>
 800c970:	4603      	mov	r3, r0
 800c972:	2b00      	cmp	r3, #0
 800c974:	d144      	bne.n	800ca00 <inv_icm20948_poll_sensor+0x26c>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 800c976:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c97a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800c984:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800c988:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c98c:	4619      	mov	r1, r3
 800c98e:	f7fb f9ac 	bl	8007cea <inv_icm20948_convert_quat_rotate_fxp>
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 800c992:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c996:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800c9a0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	@ 0x3b8
 800c9ae:	1884      	adds	r4, r0, r2
 800c9b0:	66bc      	str	r4, [r7, #104]	@ 0x68
 800c9b2:	eb41 0303 	adc.w	r3, r1, r3
 800c9b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c9b8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c9c6:	e9c3 12b8 	strd	r1, r2, [r3, #736]	@ 0x2e0
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 800c9ca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800c9d8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9dc:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800c9e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9e4:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800c9e8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800c9ec:	9301      	str	r3, [sp, #4]
 800c9ee:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800c9f2:	9300      	str	r3, [sp, #0]
 800c9f4:	6814      	ldr	r4, [r2, #0]
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	460b      	mov	r3, r1
 800c9fa:	2103      	movs	r1, #3
 800c9fc:	6828      	ldr	r0, [r5, #0]
 800c9fe:	47a0      	blx	r4
					}
					/* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_gyro_bias(short_data);
 800ca00:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7fe f959 	bl	800acbc <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 800ca0a:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800ca0e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					lBiasGyroQ20[1] = (long) short_data[1];
 800ca12:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800ca16:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
					lBiasGyroQ20[2] = (long) short_data[2];
 800ca1a:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800ca1e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 800ca22:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800ca26:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800cbb0 <inv_icm20948_poll_sensor+0x41c>
 800ca2a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ca2e:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 800ca32:	f507 71c2 	add.w	r1, r7, #388	@ 0x184
 800ca36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca3a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca3e:	eeb0 0a47 	vmov.f32	s0, s14
 800ca42:	6818      	ldr	r0, [r3, #0]
 800ca44:	f7fb faf2 	bl	800802c <inv_icm20948_convert_dmp3_to_body>
					
					/* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 800ca48:	f7fe fa4c 	bl	800aee4 <inv_icm20948_get_gyro_accuracy>
 800ca4c:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
					/* If accuracy has changed previously we update the new accuracy the same time as bias*/
					if(s->set_accuracy){
 800ca50:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	@ 0x4f2
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d010      	beq.n	800ca84 <inv_icm20948_poll_sensor+0x2f0>
						s->set_accuracy = 0;
 800ca62:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
						s->new_accuracy = gyro_accuracy;
 800ca72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca7a:	681a      	ldr	r2, [r3, #0]
 800ca7c:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800ca80:	f8c2 34f4 	str.w	r3, [r2, #1268]	@ 0x4f4
					}
					/* gyro accuracy has changed, we will notify it the next time*/
					if(gyro_accuracy != s->new_accuracy){
 800ca84:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca88:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	@ 0x4f4
 800ca92:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d007      	beq.n	800caaa <inv_icm20948_poll_sensor+0x316>
						s->set_accuracy = 1;
 800ca9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800caa2:	681a      	ldr	r2, [r3, #0]
 800caa4:	2301      	movs	r3, #1
 800caa6:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 800caaa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800caae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cab2:	2104      	movs	r1, #4
 800cab4:	6818      	ldr	r0, [r3, #0]
 800cab6:	f7f8 f8de 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d07b      	beq.n	800cbb8 <inv_icm20948_poll_sensor+0x424>
 800cac0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cac4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cac8:	2104      	movs	r1, #4
 800caca:	6818      	ldr	r0, [r3, #0]
 800cacc:	f7fe ffee 	bl	800baac <skip_sensor>
 800cad0:	4603      	mov	r3, r0
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d170      	bne.n	800cbb8 <inv_icm20948_poll_sensor+0x424>
						// shift to Q20 to do all calibrated gyrometer operations in Q20
						lRawGyroQ15[0] <<= 5;
 800cad6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800cada:	015b      	lsls	r3, r3, #5
 800cadc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
						lRawGyroQ15[1] <<= 5;
 800cae0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800cae4:	015b      	lsls	r3, r3, #5
 800cae6:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
						lRawGyroQ15[2] <<= 5;
 800caea:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800caee:	015b      	lsls	r3, r3, #5
 800caf0:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
						/* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 800caf4:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800caf8:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800cafc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cb00:	4618      	mov	r0, r3
 800cb02:	f7fe f8f1 	bl	800ace8 <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 800cb06:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800cb0a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800cbb0 <inv_icm20948_poll_sensor+0x41c>
 800cb0e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800cb12:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 800cb16:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cb1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb22:	eeb0 0a47 	vmov.f32	s0, s14
 800cb26:	6818      	ldr	r0, [r3, #0]
 800cb28:	f7fb fa80 	bl	800802c <inv_icm20948_convert_dmp3_to_body>
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 800cb2c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	@ 0x2d0
 800cb3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	@ 0x398
 800cb48:	1884      	adds	r4, r0, r2
 800cb4a:	663c      	str	r4, [r7, #96]	@ 0x60
 800cb4c:	eb41 0303 	adc.w	r3, r1, r3
 800cb50:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800cb60:	e9c3 12b4 	strd	r1, r2, [r3, #720]	@ 0x2d0
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 800cb64:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	@ 0x2d0
 800cb72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800cb80:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb84:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800cb88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb8c:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cb90:	9101      	str	r1, [sp, #4]
 800cb92:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800cb96:	9300      	str	r3, [sp, #0]
 800cb98:	6814      	ldr	r4, [r2, #0]
 800cb9a:	4642      	mov	r2, r8
 800cb9c:	464b      	mov	r3, r9
 800cb9e:	2101      	movs	r1, #1
 800cba0:	6800      	ldr	r0, [r0, #0]
 800cba2:	47a0      	blx	r4
 800cba4:	e008      	b.n	800cbb8 <inv_icm20948_poll_sensor+0x424>
 800cba6:	bf00      	nop
 800cba8:	437a0000 	.word	0x437a0000
 800cbac:	47000000 	.word	0x47000000
 800cbb0:	49800000 	.word	0x49800000
 800cbb4:	4e800000 	.word	0x4e800000
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 800cbb8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbbc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cbc0:	2110      	movs	r1, #16
 800cbc2:	6818      	ldr	r0, [r3, #0]
 800cbc4:	f7f8 f857 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d070      	beq.n	800ccb0 <inv_icm20948_poll_sensor+0x51c>
 800cbce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cbd6:	2110      	movs	r1, #16
 800cbd8:	6818      	ldr	r0, [r3, #0]
 800cbda:	f7fe ff67 	bl	800baac <skip_sensor>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d165      	bne.n	800ccb0 <inv_icm20948_poll_sensor+0x51c>
						float raw_bias_gyr[6];
						raw_bias_gyr[0] = gyro_raw_float[0];
 800cbe4:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800cbe8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cbf0:	601a      	str	r2, [r3, #0]
						raw_bias_gyr[1] = gyro_raw_float[1];
 800cbf2:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 800cbf6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbfa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cbfe:	605a      	str	r2, [r3, #4]
						raw_bias_gyr[2] = gyro_raw_float[2];
 800cc00:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800cc04:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc08:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cc0c:	609a      	str	r2, [r3, #8]
						raw_bias_gyr[3] = gyro_bias_float[0];
 800cc0e:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 800cc12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc16:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cc1a:	60da      	str	r2, [r3, #12]
						raw_bias_gyr[4] = gyro_bias_float[1];
 800cc1c:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 800cc20:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc24:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cc28:	611a      	str	r2, [r3, #16]
						raw_bias_gyr[5] = gyro_bias_float[2];
 800cc2a:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 800cc2e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc32:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800cc36:	615a      	str	r2, [r3, #20]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 800cc38:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc3c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	@ 0x2f0
 800cc46:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc4a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	@ 0x3d8
 800cc54:	1884      	adds	r4, r0, r2
 800cc56:	65bc      	str	r4, [r7, #88]	@ 0x58
 800cc58:	eb41 0303 	adc.w	r3, r1, r3
 800cc5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc5e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800cc6c:	e9c3 12bc 	strd	r1, r2, [r3, #752]	@ 0x2f0
						/* send raw float and bias for uncal gyr*/
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 800cc70:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	@ 0x2f0
 800cc7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800cc8c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc90:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800cc94:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc98:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cc9c:	9101      	str	r1, [sp, #4]
 800cc9e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800cca2:	9300      	str	r3, [sp, #0]
 800cca4:	6814      	ldr	r4, [r2, #0]
 800cca6:	4642      	mov	r2, r8
 800cca8:	464b      	mov	r3, r9
 800ccaa:	2105      	movs	r1, #5
 800ccac:	6800      	ldr	r0, [r0, #0]
 800ccae:	47a0      	blx	r4
					}
				}
				/* Calibrated accel sample available from DMP FIFO */
				if (header & ACCEL_SET) {
 800ccb0:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800ccb4:	b21b      	sxth	r3, r3
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	f280 810d 	bge.w	800ced6 <inv_icm20948_poll_sensor+0x742>
					float scale;
					/* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
					inv_icm20948_dmp_get_accel(long_data);
 800ccbc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7fd ffc1 	bl	800ac48 <inv_icm20948_dmp_get_accel>

					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 800ccc6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ccce:	212a      	movs	r1, #42	@ 0x2a
 800ccd0:	6818      	ldr	r0, [r3, #0]
 800ccd2:	f7f7 ffd0 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d070      	beq.n	800cdbe <inv_icm20948_poll_sensor+0x62a>
 800ccdc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cce0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cce4:	212a      	movs	r1, #42	@ 0x2a
 800cce6:	6818      	ldr	r0, [r3, #0]
 800cce8:	f7fe fee0 	bl	800baac <skip_sensor>
 800ccec:	4603      	mov	r3, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d165      	bne.n	800cdbe <inv_icm20948_poll_sensor+0x62a>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 800ccf2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccf6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800cd00:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800cd04:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cd08:	4619      	mov	r1, r3
 800cd0a:	f7fa ffee 	bl	8007cea <inv_icm20948_convert_quat_rotate_fxp>
						/* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
						so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
						out[0] = out[0] >> 15;
 800cd0e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	13da      	asrs	r2, r3, #15
 800cd1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd1e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cd22:	601a      	str	r2, [r3, #0]
						out[1] = out[1] >> 15;
 800cd24:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd28:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	13da      	asrs	r2, r3, #15
 800cd30:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd34:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cd38:	605a      	str	r2, [r3, #4]
						out[2] = out[2] >> 15;
 800cd3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cd42:	689b      	ldr	r3, [r3, #8]
 800cd44:	13da      	asrs	r2, r3, #15
 800cd46:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cd4e:	609a      	str	r2, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 800cd50:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800cd5e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	@ 0x3a8
 800cd6c:	1884      	adds	r4, r0, r2
 800cd6e:	653c      	str	r4, [r7, #80]	@ 0x50
 800cd70:	eb41 0303 	adc.w	r3, r1, r3
 800cd74:	657b      	str	r3, [r7, #84]	@ 0x54
 800cd76:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800cd84:	e9c3 12b6 	strd	r1, r2, [r3, #728]	@ 0x2d8
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 800cd88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800cd96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd9a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cd9e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cda2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cda6:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800cdaa:	9301      	str	r3, [sp, #4]
 800cdac:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800cdb0:	9300      	str	r3, [sp, #0]
 800cdb2:	6814      	ldr	r4, [r2, #0]
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	460b      	mov	r3, r1
 800cdb8:	2102      	movs	r1, #2
 800cdba:	6828      	ldr	r0, [r5, #0]
 800cdbc:	47a0      	blx	r4
					}
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800cdbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cdc6:	2101      	movs	r1, #1
 800cdc8:	6818      	ldr	r0, [r3, #0]
 800cdca:	f7f7 ff54 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d00a      	beq.n	800cdea <inv_icm20948_poll_sensor+0x656>
 800cdd4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdd8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cddc:	2101      	movs	r1, #1
 800cdde:	6818      	ldr	r0, [r3, #0]
 800cde0:	f7fe fe64 	bl	800baac <skip_sensor>
 800cde4:	4603      	mov	r3, r0
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d00a      	beq.n	800ce00 <inv_icm20948_poll_sensor+0x66c>
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 800cdea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cdf2:	210a      	movs	r1, #10
 800cdf4:	6818      	ldr	r0, [r3, #0]
 800cdf6:	f7f7 ff3e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800cdfa:	4603      	mov	r3, r0
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d06a      	beq.n	800ced6 <inv_icm20948_poll_sensor+0x742>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 800ce00:	f7fe f864 	bl	800aecc <inv_icm20948_get_accel_accuracy>
 800ce04:	4603      	mov	r3, r0
 800ce06:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 800ce0a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce12:	6818      	ldr	r0, [r3, #0]
 800ce14:	f7fa fc84 	bl	8007720 <inv_icm20948_get_accel_fullscale>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	4093      	lsls	r3, r2
 800ce20:	ee07 3a90 	vmov	s15, r3
 800ce24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce28:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800ce2c:	ed5f 6a9f 	vldr	s13, [pc, #-636]	@ 800cbb4 <inv_icm20948_poll_sensor+0x420>
 800ce30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ce34:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270

						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 800ce38:	f507 7201 	add.w	r2, r7, #516	@ 0x204
 800ce3c:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800ce40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce48:	ed97 0a9c 	vldr	s0, [r7, #624]	@ 0x270
 800ce4c:	6818      	ldr	r0, [r3, #0]
 800ce4e:	f7fb f8ed 	bl	800802c <inv_icm20948_convert_dmp3_to_body>

						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 800ce52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce5a:	2101      	movs	r1, #1
 800ce5c:	6818      	ldr	r0, [r3, #0]
 800ce5e:	f7f7 ff0a 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800ce62:	4603      	mov	r3, r0
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d036      	beq.n	800ced6 <inv_icm20948_poll_sensor+0x742>
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 800ce68:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce6c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800ce76:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	@ 0x388
 800ce84:	1884      	adds	r4, r0, r2
 800ce86:	64bc      	str	r4, [r7, #72]	@ 0x48
 800ce88:	eb41 0303 	adc.w	r3, r1, r3
 800ce8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce8e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce92:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800ce9c:	e9c3 12b2 	strd	r1, r2, [r3, #712]	@ 0x2c8
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 800cea0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cea4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800ceae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ceb2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ceb6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ceba:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cebe:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800cec2:	9301      	str	r3, [sp, #4]
 800cec4:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800cec8:	9300      	str	r3, [sp, #0]
 800ceca:	6814      	ldr	r4, [r2, #0]
 800cecc:	4602      	mov	r2, r0
 800cece:	460b      	mov	r3, r1
 800ced0:	2100      	movs	r1, #0
 800ced2:	6828      	ldr	r0, [r5, #0]
 800ced4:	47a0      	blx	r4
						}
					}
				}
				/* Calibrated compass sample available from DMP FIFO */
				if (header & CPASS_CALIBR_SET) {
 800ced6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800ceda:	f003 0320 	and.w	r3, r3, #32
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d069      	beq.n	800cfb6 <inv_icm20948_poll_sensor+0x822>
					float scale;
					
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 800cee2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cee6:	4618      	mov	r0, r3
 800cee8:	f7fd ff90 	bl	800ae0c <inv_icm20948_dmp_get_calibrated_compass>

					compass_accuracy = inv_icm20948_get_mag_accuracy();
 800ceec:	f7fe f806 	bl	800aefc <inv_icm20948_get_mag_accuracy>
 800cef0:	4603      	mov	r3, r0
 800cef2:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
					scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cef6:	f04f 535e 	mov.w	r3, #931135488	@ 0x37800000
 800cefa:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 800cefe:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800cf02:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cf06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf0e:	ed97 0a9b 	vldr	s0, [r7, #620]	@ 0x26c
 800cf12:	6818      	ldr	r0, [r3, #0]
 800cf14:	f7fb f88a 	bl	800802c <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 800cf18:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf1c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf20:	2102      	movs	r1, #2
 800cf22:	6818      	ldr	r0, [r3, #0]
 800cf24:	f7f7 fea7 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d043      	beq.n	800cfb6 <inv_icm20948_poll_sensor+0x822>
 800cf2e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf36:	2102      	movs	r1, #2
 800cf38:	6818      	ldr	r0, [r3, #0]
 800cf3a:	f7fe fdb7 	bl	800baac <skip_sensor>
 800cf3e:	4603      	mov	r3, r0
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d138      	bne.n	800cfb6 <inv_icm20948_poll_sensor+0x822>
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 800cf44:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800cf52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800cf60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cf64:	1884      	adds	r4, r0, r2
 800cf66:	643c      	str	r4, [r7, #64]	@ 0x40
 800cf68:	eb41 0303 	adc.w	r3, r1, r3
 800cf6c:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800cf7c:	e9c3 12ca 	strd	r1, r2, [r3, #808]	@ 0x328
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 800cf80:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf84:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800cf8e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf92:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cf96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf9a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cf9e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800cfa2:	9301      	str	r3, [sp, #4]
 800cfa4:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 800cfa8:	9300      	str	r3, [sp, #0]
 800cfaa:	6814      	ldr	r4, [r2, #0]
 800cfac:	4602      	mov	r2, r0
 800cfae:	460b      	mov	r3, r1
 800cfb0:	210c      	movs	r1, #12
 800cfb2:	6828      	ldr	r0, [r5, #0]
 800cfb4:	47a0      	blx	r4
					}
				}

				/* Raw compass sample available from DMP FIFO */
				if (header & CPASS_SET) {
 800cfb6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cfba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	f000 80d5 	beq.w	800d16e <inv_icm20948_poll_sensor+0x9da>
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_raw_compass(long_data);
 800cfc4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f7fd ff09 	bl	800ade0 <inv_icm20948_dmp_get_raw_compass>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cfce:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800cfd2:	ee07 3a90 	vmov	s15, r3
 800cfd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cfda:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 800d35c <inv_icm20948_poll_sensor+0xbc8>
 800cfde:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cfe2:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cfe6:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800cfea:	ee07 3a90 	vmov	s15, r3
 800cfee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cff2:	ed9f 7ada 	vldr	s14, [pc, #872]	@ 800d35c <inv_icm20948_poll_sensor+0xbc8>
 800cff6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cffa:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cffe:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800d002:	ee07 3a90 	vmov	s15, r3
 800d006:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d00a:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 800d35c <inv_icm20948_poll_sensor+0xbc8>
 800d00e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d012:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 800d016:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d01a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d01e:	210e      	movs	r1, #14
 800d020:	6818      	ldr	r0, [r3, #0]
 800d022:	f7f7 fe28 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d026:	4603      	mov	r3, r0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	f000 80a0 	beq.w	800d16e <inv_icm20948_poll_sensor+0x9da>
 800d02e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d032:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d036:	210e      	movs	r1, #14
 800d038:	6818      	ldr	r0, [r3, #0]
 800d03a:	f7fe fd37 	bl	800baac <skip_sensor>
 800d03e:	4603      	mov	r3, r0
 800d040:	2b00      	cmp	r3, #0
 800d042:	f040 8094 	bne.w	800d16e <inv_icm20948_poll_sensor+0x9da>
						float raw_bias_mag[6];
						int mag_bias[3];

						raw_bias_mag[0] = compass_raw_float[0];
 800d046:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 800d04a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d04e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d052:	601a      	str	r2, [r3, #0]
						raw_bias_mag[1] = compass_raw_float[1];
 800d054:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800d058:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d05c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d060:	605a      	str	r2, [r3, #4]
						raw_bias_mag[2] = compass_raw_float[2];
 800d062:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800d066:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d06a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d06e:	609a      	str	r2, [r3, #8]
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 800d070:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d074:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d078:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d07c:	4611      	mov	r1, r2
 800d07e:	6818      	ldr	r0, [r3, #0]
 800d080:	f7f9 fcc0 	bl	8006a04 <inv_icm20948_ctrl_get_mag_bias>
						//calculate bias
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d084:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d088:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	ee07 3a90 	vmov	s15, r3
 800d092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d096:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800d35c <inv_icm20948_poll_sensor+0xbc8>
 800d09a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d09e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0a2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d0a6:	edc3 7a03 	vstr	s15, [r3, #12]
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d0aa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0ae:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800d0b2:	685b      	ldr	r3, [r3, #4]
 800d0b4:	ee07 3a90 	vmov	s15, r3
 800d0b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0bc:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 800d35c <inv_icm20948_poll_sensor+0xbc8>
 800d0c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0c4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0c8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d0cc:	edc3 7a04 	vstr	s15, [r3, #16]
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800d0d0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0d4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	ee07 3a90 	vmov	s15, r3
 800d0de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0e2:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 800d35c <inv_icm20948_poll_sensor+0xbc8>
 800d0e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0ee:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800d0f2:	edc3 7a05 	vstr	s15, [r3, #20]
						
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 800d0f6:	f7fd ff01 	bl	800aefc <inv_icm20948_get_mag_accuracy>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 800d100:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d104:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800d10e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d112:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	@ 0x3c8
 800d11c:	1884      	adds	r4, r0, r2
 800d11e:	63bc      	str	r4, [r7, #56]	@ 0x38
 800d120:	eb41 0303 	adc.w	r3, r1, r3
 800d124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d126:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d12a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d134:	e9c3 12ba 	strd	r1, r2, [r3, #744]	@ 0x2e8
						/* send raw float and bias for uncal mag*/
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 800d138:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d13c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800d146:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d14a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d14e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d152:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d156:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800d15a:	9301      	str	r3, [sp, #4]
 800d15c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800d160:	9300      	str	r3, [sp, #0]
 800d162:	6814      	ldr	r4, [r2, #0]
 800d164:	4602      	mov	r2, r0
 800d166:	460b      	mov	r3, r1
 800d168:	2104      	movs	r1, #4
 800d16a:	6828      	ldr	r0, [r5, #0]
 800d16c:	47a0      	blx	r4
								raw_bias_mag, &compass_accuracy);
					}
				}
				/* 6axis AG orientation quaternion sample available from DMP FIFO */
				if (header & QUAT6_SET) {
 800d16e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d172:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d176:	2b00      	cmp	r3, #0
 800d178:	f000 820d 	beq.w	800d596 <inv_icm20948_poll_sensor+0xe02>
					long gravityQ16[3];
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_6quaternion(long_quat);
 800d17c:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d180:	4618      	mov	r0, r3
 800d182:	f7fd fdeb 	bl	800ad5c <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 800d186:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d18a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d18e:	210f      	movs	r1, #15
 800d190:	6818      	ldr	r0, [r3, #0]
 800d192:	f7f7 fd70 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d196:	4603      	mov	r3, r0
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d069      	beq.n	800d270 <inv_icm20948_poll_sensor+0xadc>
 800d19c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d1a4:	210f      	movs	r1, #15
 800d1a6:	6818      	ldr	r0, [r3, #0]
 800d1a8:	f7fe fc80 	bl	800baac <skip_sensor>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d15e      	bne.n	800d270 <inv_icm20948_poll_sensor+0xadc>
						/* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 800d1b2:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 800d1b6:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d1ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d1c2:	6818      	ldr	r0, [r3, #0]
 800d1c4:	f7fa fdd4 	bl	8007d70 <inv_icm20948_convert_rotation_vector>
						ref_quat[0] = grv_float[3];
 800d1c8:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 800d1cc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1d0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d1d4:	601a      	str	r2, [r3, #0]
						ref_quat[1] = grv_float[0];
 800d1d6:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 800d1da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1de:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d1e2:	605a      	str	r2, [r3, #4]
						ref_quat[2] = grv_float[1];
 800d1e4:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 800d1e8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1ec:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d1f0:	609a      	str	r2, [r3, #8]
						ref_quat[3] = grv_float[2];
 800d1f2:	f8d7 21fc 	ldr.w	r2, [r7, #508]	@ 0x1fc
 800d1f6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1fa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d1fe:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 800d200:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d204:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800d20e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d212:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 800d21c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d220:	1884      	adds	r4, r0, r2
 800d222:	633c      	str	r4, [r7, #48]	@ 0x30
 800d224:	eb41 0303 	adc.w	r3, r1, r3
 800d228:	637b      	str	r3, [r7, #52]	@ 0x34
 800d22a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d22e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d238:	e9c3 12c4 	strd	r1, r2, [r3, #784]	@ 0x310
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 800d23c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d240:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800d24a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d24e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d252:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d256:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d25a:	2300      	movs	r3, #0
 800d25c:	9301      	str	r3, [sp, #4]
 800d25e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800d262:	9300      	str	r3, [sp, #0]
 800d264:	6814      	ldr	r4, [r2, #0]
 800d266:	4602      	mov	r2, r0
 800d268:	460b      	mov	r3, r1
 800d26a:	2109      	movs	r1, #9
 800d26c:	6828      	ldr	r0, [r5, #0]
 800d26e:	47a0      	blx	r4
					}
					
					/* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 800d270:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d274:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800d278:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d27c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d280:	6818      	ldr	r0, [r3, #0]
 800d282:	f7f6 fa02 	bl	800368a <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 800d286:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d28a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d28e:	2109      	movs	r1, #9
 800d290:	6818      	ldr	r0, [r3, #0]
 800d292:	f7f7 fcf0 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d296:	4603      	mov	r3, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	f000 8086 	beq.w	800d3aa <inv_icm20948_poll_sensor+0xc16>
 800d29e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d2a6:	2109      	movs	r1, #9
 800d2a8:	6818      	ldr	r0, [r3, #0]
 800d2aa:	f7fe fbff 	bl	800baac <skip_sensor>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d17a      	bne.n	800d3aa <inv_icm20948_poll_sensor+0xc16>
						float gravity_float[3];
						/* Convert gravity data from Q16 to float format in g */
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 800d2b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2b8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	ee07 3a90 	vmov	s15, r3
 800d2c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d2c6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d2ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d2ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2d2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d2d6:	edc3 7a00 	vstr	s15, [r3]
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 800d2da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2de:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	ee07 3a90 	vmov	s15, r3
 800d2e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d2ec:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d2f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d2f4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2f8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d2fc:	edc3 7a01 	vstr	s15, [r3, #4]
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 800d300:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d304:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d308:	689b      	ldr	r3, [r3, #8]
 800d30a:	ee07 3a90 	vmov	s15, r3
 800d30e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d312:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d316:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d31a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d31e:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d322:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 800d326:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d32a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800d334:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d338:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 800d342:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d346:	1884      	adds	r4, r0, r2
 800d348:	62bc      	str	r4, [r7, #40]	@ 0x28
 800d34a:	eb41 0303 	adc.w	r3, r1, r3
 800d34e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d350:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d354:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	e007      	b.n	800d36c <inv_icm20948_poll_sensor+0xbd8>
 800d35c:	37800000 	.word	0x37800000
 800d360:	00000000 	.word	0x00000000
 800d364:	47800000 	.word	0x47800000
 800d368:	4e000000 	.word	0x4e000000
 800d36c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d370:	e9c3 12d2 	strd	r1, r2, [r3, #840]	@ 0x348
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 800d374:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d378:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800d382:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d386:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d38a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d38e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d392:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800d396:	9301      	str	r3, [sp, #4]
 800d398:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d39c:	9300      	str	r3, [sp, #0]
 800d39e:	6814      	ldr	r4, [r2, #0]
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	460b      	mov	r3, r1
 800d3a4:	2110      	movs	r1, #16
 800d3a6:	6828      	ldr	r0, [r5, #0]
 800d3a8:	47a0      	blx	r4
					}
				
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 800d3aa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d3b2:	210a      	movs	r1, #10
 800d3b4:	6818      	ldr	r0, [r3, #0]
 800d3b6:	f7f7 fc5e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	f000 80ea 	beq.w	800d596 <inv_icm20948_poll_sensor+0xe02>
 800d3c2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d3ca:	210a      	movs	r1, #10
 800d3cc:	6818      	ldr	r0, [r3, #0]
 800d3ce:	f7fe fb6d 	bl	800baac <skip_sensor>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	f040 80de 	bne.w	800d596 <inv_icm20948_poll_sensor+0xe02>
						float linacc_float[3];
						long linAccQ16[3];
						long accelQ16[3];

						/* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 800d3da:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800d3de:	ed1f 7a1f 	vldr	s14, [pc, #-124]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d3e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d3e6:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800d3ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d3ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f2:	db02      	blt.n	800d3fa <inv_icm20948_poll_sensor+0xc66>
 800d3f4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d3f8:	e001      	b.n	800d3fe <inv_icm20948_poll_sensor+0xc6a>
 800d3fa:	ed5f 7a27 	vldr	s15, [pc, #-156]	@ 800d360 <inv_icm20948_poll_sensor+0xbcc>
 800d3fe:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d402:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d40a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d40e:	ee17 2a90 	vmov	r2, s15
 800d412:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d416:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d41a:	601a      	str	r2, [r3, #0]
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 800d41c:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800d420:	ed1f 7a30 	vldr	s14, [pc, #-192]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d424:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d428:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800d42c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d434:	db02      	blt.n	800d43c <inv_icm20948_poll_sensor+0xca8>
 800d436:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d43a:	e001      	b.n	800d440 <inv_icm20948_poll_sensor+0xcac>
 800d43c:	ed5f 7a38 	vldr	s15, [pc, #-224]	@ 800d360 <inv_icm20948_poll_sensor+0xbcc>
 800d440:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d444:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d44c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d450:	ee17 2a90 	vmov	r2, s15
 800d454:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d458:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d45c:	605a      	str	r2, [r3, #4]
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 800d45e:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800d462:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d466:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d46a:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800d46e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d476:	db02      	blt.n	800d47e <inv_icm20948_poll_sensor+0xcea>
 800d478:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d47c:	e001      	b.n	800d482 <inv_icm20948_poll_sensor+0xcee>
 800d47e:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800d360 <inv_icm20948_poll_sensor+0xbcc>
 800d482:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d486:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d48a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d48e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d492:	ee17 2a90 	vmov	r2, s15
 800d496:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d49a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d49e:	609a      	str	r2, [r3, #8]

						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 800d4a0:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 800d4a4:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800d4a8:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7f6 f950 	bl	8003752 <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 800d4b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4b6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	ee07 3a90 	vmov	s15, r3
 800d4c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d4c4:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d4c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d4cc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4d0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d4d4:	edc3 7a00 	vstr	s15, [r3]
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 800d4d8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4dc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	ee07 3a90 	vmov	s15, r3
 800d4e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d4ea:	ed5f 6a62 	vldr	s13, [pc, #-392]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d4ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d4f2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4f6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d4fa:	edc3 7a01 	vstr	s15, [r3, #4]
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 800d4fe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d502:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d506:	689b      	ldr	r3, [r3, #8]
 800d508:	ee07 3a90 	vmov	s15, r3
 800d50c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d510:	ed5f 6a6c 	vldr	s13, [pc, #-432]	@ 800d364 <inv_icm20948_poll_sensor+0xbd0>
 800d514:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d518:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d51c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d520:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 800d524:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d528:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800d532:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d536:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800d540:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d544:	1884      	adds	r4, r0, r2
 800d546:	623c      	str	r4, [r7, #32]
 800d548:	eb41 0303 	adc.w	r3, r1, r3
 800d54c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d54e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d552:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d55c:	e9c3 12d4 	strd	r1, r2, [r3, #848]	@ 0x350
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 800d560:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d564:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800d56e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d572:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d576:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d57a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d57e:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800d582:	9301      	str	r3, [sp, #4]
 800d584:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800d588:	9300      	str	r3, [sp, #0]
 800d58a:	6814      	ldr	r4, [r2, #0]
 800d58c:	4602      	mov	r2, r0
 800d58e:	460b      	mov	r3, r1
 800d590:	2111      	movs	r1, #17
 800d592:	6828      	ldr	r0, [r5, #0]
 800d594:	47a0      	blx	r4
					}
				}
				/* 9axis orientation quaternion sample available from DMP FIFO */
				if (header & QUAT9_SET) {
 800d596:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d59a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	f000 8117 	beq.w	800d7d2 <inv_icm20948_poll_sensor+0x103e>
					float ref_quat[4];
					/* Read 9 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_9quaternion(long_quat);
 800d5a4:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f7fd fbed 	bl	800ad88 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 800d5ae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d5b6:	210b      	movs	r1, #11
 800d5b8:	6818      	ldr	r0, [r3, #0]
 800d5ba:	f7f7 fb5c 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d5be:	4603      	mov	r3, r0
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d076      	beq.n	800d6b2 <inv_icm20948_poll_sensor+0xf1e>
 800d5c4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d5cc:	210b      	movs	r1, #11
 800d5ce:	6818      	ldr	r0, [r3, #0]
 800d5d0:	f7fe fa6c 	bl	800baac <skip_sensor>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d16b      	bne.n	800d6b2 <inv_icm20948_poll_sensor+0xf1e>
						/* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 800d5da:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 800d5de:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d5e2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d5ea:	6818      	ldr	r0, [r3, #0]
 800d5ec:	f7fa fbc0 	bl	8007d70 <inv_icm20948_convert_rotation_vector>
						/* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 800d5f0:	f7fd fc9c 	bl	800af2c <inv_icm20948_get_rv_accuracy>
 800d5f4:	ee07 0a90 	vmov	s15, r0
 800d5f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d5fc:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 800d368 <inv_icm20948_poll_sensor+0xbd4>
 800d600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d604:	edc7 7a85 	vstr	s15, [r7, #532]	@ 0x214
						ref_quat[0] = rv_float[3];
 800d608:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800d60c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d610:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d614:	601a      	str	r2, [r3, #0]
						ref_quat[1] = rv_float[0];
 800d616:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800d61a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d61e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d622:	605a      	str	r2, [r3, #4]
						ref_quat[2] = rv_float[1];
 800d624:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 800d628:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d62c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d630:	609a      	str	r2, [r3, #8]
						ref_quat[3] = rv_float[2];
 800d632:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 800d636:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d63a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d63e:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 800d640:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d644:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800d64e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d652:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800d65c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d660:	1884      	adds	r4, r0, r2
 800d662:	61bc      	str	r4, [r7, #24]
 800d664:	eb41 0303 	adc.w	r3, r1, r3
 800d668:	61fb      	str	r3, [r7, #28]
 800d66a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d66e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d678:	e9c3 12c6 	strd	r1, r2, [r3, #792]	@ 0x318
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 800d67c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d680:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800d68a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d68e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d692:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d696:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d69a:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800d69e:	9301      	str	r3, [sp, #4]
 800d6a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800d6a4:	9300      	str	r3, [sp, #0]
 800d6a6:	6814      	ldr	r4, [r2, #0]
 800d6a8:	4602      	mov	r2, r0
 800d6aa:	460b      	mov	r3, r1
 800d6ac:	210a      	movs	r1, #10
 800d6ae:	6828      	ldr	r0, [r5, #0]
 800d6b0:	47a0      	blx	r4
					}
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 800d6b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6ba:	2103      	movs	r1, #3
 800d6bc:	6818      	ldr	r0, [r3, #0]
 800d6be:	f7f7 fada 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	f000 8084 	beq.w	800d7d2 <inv_icm20948_poll_sensor+0x103e>
 800d6ca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6d2:	2103      	movs	r1, #3
 800d6d4:	6818      	ldr	r0, [r3, #0]
 800d6d6:	f7fe f9e9 	bl	800baac <skip_sensor>
 800d6da:	4603      	mov	r3, r0
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d178      	bne.n	800d7d2 <inv_icm20948_poll_sensor+0x103e>
						long orientationQ16[3];
						float orientation_float[3];
						/* Compute Android-orientation sensor data based on rotation vector data in Q30 */
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 800d6e0:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d6e4:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800d6e8:	4611      	mov	r1, r2
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7f6 f86c 	bl	80037c8 <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 800d6f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6f4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	ee07 3a90 	vmov	s15, r3
 800d6fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d702:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 800da44 <inv_icm20948_poll_sensor+0x12b0>
 800d706:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d70a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d70e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d712:	edc3 7a00 	vstr	s15, [r3]
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 800d716:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d71a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d71e:	685b      	ldr	r3, [r3, #4]
 800d720:	ee07 3a90 	vmov	s15, r3
 800d724:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d728:	eddf 6ac6 	vldr	s13, [pc, #792]	@ 800da44 <inv_icm20948_poll_sensor+0x12b0>
 800d72c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d730:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d734:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d738:	edc3 7a01 	vstr	s15, [r3, #4]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 800d73c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d740:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d744:	689b      	ldr	r3, [r3, #8]
 800d746:	ee07 3a90 	vmov	s15, r3
 800d74a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d74e:	eddf 6abd 	vldr	s13, [pc, #756]	@ 800da44 <inv_icm20948_poll_sensor+0x12b0>
 800d752:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d756:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d75a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d75e:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 800d762:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d766:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800d770:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d774:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 800d77e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d782:	1884      	adds	r4, r0, r2
 800d784:	613c      	str	r4, [r7, #16]
 800d786:	eb41 0303 	adc.w	r3, r1, r3
 800d78a:	617b      	str	r3, [r7, #20]
 800d78c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d790:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d79a:	e9c3 12d6 	strd	r1, r2, [r3, #856]	@ 0x358
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 800d79e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800d7ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7b0:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d7b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7b8:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d7bc:	2300      	movs	r3, #0
 800d7be:	9301      	str	r3, [sp, #4]
 800d7c0:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800d7c4:	9300      	str	r3, [sp, #0]
 800d7c6:	6814      	ldr	r4, [r2, #0]
 800d7c8:	4602      	mov	r2, r0
 800d7ca:	460b      	mov	r3, r1
 800d7cc:	2112      	movs	r1, #18
 800d7ce:	6828      	ldr	r0, [r5, #0]
 800d7d0:	47a0      	blx	r4
					}
				}
				/* 6axis AM orientation quaternion sample available from DMP FIFO */
				if (header & GEOMAG_SET) {
 800d7d2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d7d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	f000 8087 	beq.w	800d8ee <inv_icm20948_poll_sensor+0x115a>
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 800d7e0:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f7fd fae5 	bl	800adb4 <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 800d7ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7f2:	2114      	movs	r1, #20
 800d7f4:	6818      	ldr	r0, [r3, #0]
 800d7f6:	f7f7 fa3e 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d076      	beq.n	800d8ee <inv_icm20948_poll_sensor+0x115a>
 800d800:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d804:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d808:	2114      	movs	r1, #20
 800d80a:	6818      	ldr	r0, [r3, #0]
 800d80c:	f7fe f94e 	bl	800baac <skip_sensor>
 800d810:	4603      	mov	r3, r0
 800d812:	2b00      	cmp	r3, #0
 800d814:	d16b      	bne.n	800d8ee <inv_icm20948_poll_sensor+0x115a>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 800d816:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800d81a:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d81e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d822:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d826:	6818      	ldr	r0, [r3, #0]
 800d828:	f7fa faa2 	bl	8007d70 <inv_icm20948_convert_rotation_vector>
						/* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 800d82c:	f7fd fb72 	bl	800af14 <inv_icm20948_get_gmrv_accuracy>
 800d830:	ee07 0a90 	vmov	s15, r0
 800d834:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d838:	eddf 6a83 	vldr	s13, [pc, #524]	@ 800da48 <inv_icm20948_poll_sensor+0x12b4>
 800d83c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d840:	edc7 7a84 	vstr	s15, [r7, #528]	@ 0x210
						ref_quat[0] = gmrv_float[3];
 800d844:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800d848:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d84c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d850:	601a      	str	r2, [r3, #0]
						ref_quat[1] = gmrv_float[0];
 800d852:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800d856:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d85a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d85e:	605a      	str	r2, [r3, #4]
						ref_quat[2] = gmrv_float[1];
 800d860:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800d864:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d868:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d86c:	609a      	str	r2, [r3, #8]
						ref_quat[3] = gmrv_float[2];
 800d86e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800d872:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d876:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d87a:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 800d87c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d880:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800d88a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d88e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800d898:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d89c:	1884      	adds	r4, r0, r2
 800d89e:	60bc      	str	r4, [r7, #8]
 800d8a0:	eb41 0303 	adc.w	r3, r1, r3
 800d8a4:	60fb      	str	r3, [r7, #12]
 800d8a6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d8b4:	e9c3 12c8 	strd	r1, r2, [r3, #800]	@ 0x320
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 800d8b8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800d8c6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8ca:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d8ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8d2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d8d6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800d8da:	9301      	str	r3, [sp, #4]
 800d8dc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d8e0:	9300      	str	r3, [sp, #0]
 800d8e2:	6814      	ldr	r4, [r2, #0]
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	460b      	mov	r3, r1
 800d8e8:	210b      	movs	r1, #11
 800d8ea:	6828      	ldr	r0, [r5, #0]
 800d8ec:	47a0      	blx	r4
								ref_quat, &gmrv_accuracy);
					}
				}
				/* Activity recognition sample available from DMP FIFO */
				if (header2 & ACT_RECOG_SET) {
 800d8ee:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800d8f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	f000 80f9 	beq.w	800daee <inv_icm20948_poll_sensor+0x135a>
					uint16_t bac_state = 0;
 800d8fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d900:	f5a3 72eb 	sub.w	r2, r3, #470	@ 0x1d6
 800d904:	2300      	movs	r3, #0
 800d906:	8013      	strh	r3, [r2, #0]
					long bac_ts = 0;
 800d908:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d90c:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 800d910:	2300      	movs	r3, #0
 800d912:	6013      	str	r3, [r2, #0]
					int bac_event = 0;
 800d914:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d918:	f5a3 72f0 	sub.w	r2, r3, #480	@ 0x1e0
 800d91c:	2300      	movs	r3, #0
 800d91e:	6013      	str	r3, [r2, #0]
					struct bac_map{
						uint8_t act_id;
						enum inv_sensor_bac_event sensor_bac;
					} map[] = {
 800d920:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d924:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800d928:	4a48      	ldr	r2, [pc, #288]	@ (800da4c <inv_icm20948_poll_sensor+0x12b8>)
 800d92a:	461c      	mov	r4, r3
 800d92c:	4613      	mov	r3, r2
 800d92e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d932:	e884 0007 	stmia.w	r4, {r0, r1, r2}
						{ BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
						{ BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
						{ BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
						{ BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
					};
					int i = 0;
 800d936:	2300      	movs	r3, #0
 800d938:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
					/* Read activity type and associated timestamp out of DMP FIFO
					activity type is a set of 2 bytes :
					- high byte indicates activity start
					- low byte indicates activity end */
					inv_icm20948_dmp_get_bac_state(&bac_state);
 800d93c:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 800d940:	4618      	mov	r0, r3
 800d942:	f7fd fa79 	bl	800ae38 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 800d946:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800d94a:	4618      	mov	r0, r3
 800d94c:	f7fd fa8c 	bl	800ae68 <inv_icm20948_dmp_get_bac_ts>
					//Map according to dmp bac events
					for(i = 0; i < 6; i++) {
 800d950:	2300      	movs	r3, #0
 800d952:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800d956:	e0c5      	b.n	800dae4 <inv_icm20948_poll_sensor+0x1350>
						if ((bac_state >> 8) & map[i].act_id){
 800d958:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d95c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800d960:	881b      	ldrh	r3, [r3, #0]
 800d962:	0a1b      	lsrs	r3, r3, #8
 800d964:	b29b      	uxth	r3, r3
 800d966:	4619      	mov	r1, r3
 800d968:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d96c:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d970:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d974:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d978:	400b      	ands	r3, r1
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d068      	beq.n	800da50 <inv_icm20948_poll_sensor+0x12bc>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800d97e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d982:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d986:	6818      	ldr	r0, [r3, #0]
 800d988:	f7f8 ff58 	bl	800683c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d029      	beq.n	800d9e6 <inv_icm20948_poll_sensor+0x1252>
								/* Start detected */
								bac_event = map[i].sensor_bac;
 800d992:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d996:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d99a:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d99e:	005b      	lsls	r3, r3, #1
 800d9a0:	4413      	add	r3, r2
 800d9a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9ac:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800d9b0:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800d9b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800d9c0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9c4:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d9c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9cc:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	9301      	str	r3, [sp, #4]
 800d9d4:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800d9d8:	9300      	str	r3, [sp, #0]
 800d9da:	6814      	ldr	r4, [r2, #0]
 800d9dc:	4602      	mov	r2, r0
 800d9de:	460b      	mov	r3, r1
 800d9e0:	2106      	movs	r1, #6
 800d9e2:	6828      	ldr	r0, [r5, #0]
 800d9e4:	47a0      	blx	r4
							}
							//build event TILT only if enabled
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 800d9e6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9ea:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d9ee:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d9f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d9f6:	2b10      	cmp	r3, #16
 800d9f8:	d16f      	bne.n	800dada <inv_icm20948_poll_sensor+0x1346>
 800d9fa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da02:	2129      	movs	r1, #41	@ 0x29
 800da04:	6818      	ldr	r0, [r3, #0]
 800da06:	f7f7 f936 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800da0a:	4603      	mov	r3, r0
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d064      	beq.n	800dada <inv_icm20948_poll_sensor+0x1346>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 800da10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	@ 0x340
 800da1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da22:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800da26:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da2a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800da2e:	2300      	movs	r3, #0
 800da30:	9301      	str	r3, [sp, #4]
 800da32:	2300      	movs	r3, #0
 800da34:	9300      	str	r3, [sp, #0]
 800da36:	6814      	ldr	r4, [r2, #0]
 800da38:	4602      	mov	r2, r0
 800da3a:	460b      	mov	r3, r1
 800da3c:	210f      	movs	r1, #15
 800da3e:	6828      	ldr	r0, [r5, #0]
 800da40:	47a0      	blx	r4
 800da42:	e04a      	b.n	800dada <inv_icm20948_poll_sensor+0x1346>
 800da44:	47800000 	.word	0x47800000
 800da48:	4e000000 	.word	0x4e000000
 800da4c:	08018058 	.word	0x08018058
						}
						/* Check if bit tilt is set for activity end byte */
						else if (bac_state & map[i].act_id) {
 800da50:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da54:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800da58:	881b      	ldrh	r3, [r3, #0]
 800da5a:	4619      	mov	r1, r3
 800da5c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da60:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800da64:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800da68:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800da6c:	400b      	ands	r3, r1
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d033      	beq.n	800dada <inv_icm20948_poll_sensor+0x1346>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800da72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da7a:	6818      	ldr	r0, [r3, #0]
 800da7c:	f7f8 fede 	bl	800683c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d029      	beq.n	800dada <inv_icm20948_poll_sensor+0x1346>
								/* End detected */
								bac_event = -map[i].sensor_bac;
 800da86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da8a:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800da8e:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800da92:	005b      	lsls	r3, r3, #1
 800da94:	4413      	add	r3, r2
 800da96:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800da9a:	425a      	negs	r2, r3
 800da9c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800daa0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800daa4:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800daa6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800daaa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800dab4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dab8:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dabc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dac0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dac4:	2300      	movs	r3, #0
 800dac6:	9301      	str	r3, [sp, #4]
 800dac8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800dacc:	9300      	str	r3, [sp, #0]
 800dace:	6814      	ldr	r4, [r2, #0]
 800dad0:	4602      	mov	r2, r0
 800dad2:	460b      	mov	r3, r1
 800dad4:	2106      	movs	r1, #6
 800dad6:	6828      	ldr	r0, [r5, #0]
 800dad8:	47a0      	blx	r4
					for(i = 0; i < 6; i++) {
 800dada:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800dade:	3301      	adds	r3, #1
 800dae0:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800dae4:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800dae8:	2b05      	cmp	r3, #5
 800daea:	f77f af35 	ble.w	800d958 <inv_icm20948_poll_sensor+0x11c4>
							}
						}
					}
				}
				/* Pickup sample available from DMP FIFO */
				if (header2 & FLIP_PICKUP_SET) {
 800daee:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800daf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d01e      	beq.n	800db38 <inv_icm20948_poll_sensor+0x13a4>
					/* Read pickup type and associated timestamp out of DMP FIFO */
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 800dafa:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800dafe:	4618      	mov	r0, r3
 800db00:	f7fd f9ca 	bl	800ae98 <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 800db04:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	@ 0x338
 800db12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db16:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800db1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db1e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800db22:	2300      	movs	r3, #0
 800db24:	9301      	str	r3, [sp, #4]
 800db26:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800db2a:	9300      	str	r3, [sp, #0]
 800db2c:	6814      	ldr	r4, [r2, #0]
 800db2e:	4602      	mov	r2, r0
 800db30:	460b      	mov	r3, r1
 800db32:	210e      	movs	r1, #14
 800db34:	6828      	ldr	r0, [r5, #0]
 800db36:	47a0      	blx	r4
				}
                                
            	/* Step detector available from DMP FIFO and step counter sensor is enabled*/
				// If step detector enabled => step counter started too 
				// So don't watch the step counter data if the user doesn't start the sensor
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 800db38:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800db3c:	f003 0310 	and.w	r3, r3, #16
 800db40:	2b00      	cmp	r3, #0
 800db42:	d065      	beq.n	800dc10 <inv_icm20948_poll_sensor+0x147c>
 800db44:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db4c:	2113      	movs	r1, #19
 800db4e:	6818      	ldr	r0, [r3, #0]
 800db50:	f7f7 f891 	bl	8004c76 <inv_icm20948_ctrl_androidSensor_enabled>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d05a      	beq.n	800dc10 <inv_icm20948_poll_sensor+0x147c>
					unsigned long steps;
					unsigned long lsteps;
					uint64_t stepc = 0;
 800db5a:	f04f 0200 	mov.w	r2, #0
 800db5e:	f04f 0300 	mov.w	r3, #0
 800db62:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
					/* Read amount of steps counted out of DMP FIFO and notify them only if updated */
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 800db66:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800db6a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db6e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db72:	4611      	mov	r1, r2
 800db74:	6818      	ldr	r0, [r3, #0]
 800db76:	f7fb fee2 	bl	800993e <dmp_icm20948_get_pedometer_num_of_steps>
					// need to subtract the steps accumulated while Step Counter sensor is not active.
					steps = lsteps - s->sStepCounterToBeSubtracted;
 800db7a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db7e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800db82:	681a      	ldr	r2, [r3, #0]
 800db84:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db88:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800db92:	1ad3      	subs	r3, r2, r3
 800db94:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
					stepc = steps;
 800db98:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800db9c:	2200      	movs	r2, #0
 800db9e:	603b      	str	r3, [r7, #0]
 800dba0:	607a      	str	r2, [r7, #4]
 800dba2:	e9d7 3400 	ldrd	r3, r4, [r7]
 800dba6:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
					if(stepc != s->sOldSteps) {
 800dbaa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dbb8:	2200      	movs	r2, #0
 800dbba:	469a      	mov	sl, r3
 800dbbc:	4693      	mov	fp, r2
 800dbbe:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800dbc2:	459b      	cmp	fp, r3
 800dbc4:	bf08      	it	eq
 800dbc6:	4592      	cmpeq	sl, r2
 800dbc8:	d022      	beq.n	800dc10 <inv_icm20948_poll_sensor+0x147c>
						s->sOldSteps = steps;
 800dbca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbd2:	681a      	ldr	r2, [r3, #0]
 800dbd4:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800dbd8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 800dbdc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbe0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	@ 0x308
 800dbea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbee:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dbf2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbf6:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	9301      	str	r3, [sp, #4]
 800dbfe:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800dc02:	9300      	str	r3, [sp, #0]
 800dc04:	6814      	ldr	r4, [r2, #0]
 800dc06:	4602      	mov	r2, r0
 800dc08:	460b      	mov	r3, r1
 800dc0a:	2108      	movs	r1, #8
 800dc0c:	6828      	ldr	r0, [r5, #0]
 800dc0e:	47a0      	blx	r4
			while(total_sample_cnt--) {
 800dc10:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 800dc14:	1e53      	subs	r3, r2, #1
 800dc16:	b29b      	uxth	r3, r3
 800dc18:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
 800dc1c:	2a00      	cmp	r2, #0
 800dc1e:	f47e ae36 	bne.w	800c88e <inv_icm20948_poll_sensor+0xfa>
 800dc22:	e000      	b.n	800dc26 <inv_icm20948_poll_sensor+0x1492>
					break;
 800dc24:	bf00      	nop
					}
				}          
			}
		} while(data_left_in_fifo);
 800dc26:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	f47e ae18 	bne.w	800c860 <inv_icm20948_poll_sensor+0xcc>
 800dc30:	e000      	b.n	800dc34 <inv_icm20948_poll_sensor+0x14a0>
				break;
 800dc32:	bf00      	nop

		/* SMD detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 800dc34:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800dc38:	b29b      	uxth	r3, r3
 800dc3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d01d      	beq.n	800dc7e <inv_icm20948_poll_sensor+0x14ea>
			uint8_t event = 0;
 800dc42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc46:	f2a3 13f9 	subw	r3, r3, #505	@ 0x1f9
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 800dc4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	@ 0x330
 800dc5c:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dc60:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dc64:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dc68:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800dc6c:	2400      	movs	r4, #0
 800dc6e:	9401      	str	r4, [sp, #4]
 800dc70:	f107 0487 	add.w	r4, r7, #135	@ 0x87
 800dc74:	9400      	str	r4, [sp, #0]
 800dc76:	680c      	ldr	r4, [r1, #0]
 800dc78:	210d      	movs	r1, #13
 800dc7a:	6800      	ldr	r0, [r0, #0]
 800dc7c:	47a0      	blx	r4
		}
		/* Step detector triggered by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 800dc7e:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800dc82:	b29b      	uxth	r3, r3
 800dc84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d01d      	beq.n	800dcc8 <inv_icm20948_poll_sensor+0x1534>
			uint8_t event = 0;
 800dc8c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc90:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 800dc94:	2200      	movs	r2, #0
 800dc96:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 800dc98:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	@ 0x300
 800dca6:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dcaa:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dcae:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dcb2:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800dcb6:	2400      	movs	r4, #0
 800dcb8:	9401      	str	r4, [sp, #4]
 800dcba:	f107 0486 	add.w	r4, r7, #134	@ 0x86
 800dcbe:	9400      	str	r4, [sp, #0]
 800dcc0:	680c      	ldr	r4, [r1, #0]
 800dcc2:	2107      	movs	r1, #7
 800dcc4:	6800      	ldr	r0, [r0, #0]
 800dcc6:	47a0      	blx	r4
		}
		/* Bring to see detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 800dcc8:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d01d      	beq.n	800dd12 <inv_icm20948_poll_sensor+0x157e>
			uint8_t event = 0;
 800dcd6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcda:	f2a3 13fb 	subw	r3, r3, #507	@ 0x1fb
 800dcde:	2200      	movs	r2, #0
 800dce0:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 800dce2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dce6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	@ 0x360
 800dcf0:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dcf4:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dcf8:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dcfc:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800dd00:	2400      	movs	r4, #0
 800dd02:	9401      	str	r4, [sp, #4]
 800dd04:	f107 0485 	add.w	r4, r7, #133	@ 0x85
 800dd08:	9400      	str	r4, [sp, #0]
 800dd0a:	680c      	ldr	r4, [r1, #0]
 800dd0c:	2113      	movs	r1, #19
 800dd0e:	6800      	ldr	r0, [r0, #0]
 800dd10:	47a0      	blx	r4
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 800dd12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d006      	beq.n	800dd32 <inv_icm20948_poll_sensor+0x159e>
		inv_icm20948_sleep_mems(s);
 800dd24:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd28:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd2c:	6818      	ldr	r0, [r3, #0]
 800dd2e:	f7f9 f863 	bl	8006df8 <inv_icm20948_sleep_mems>
	}
	
	return 0;
 800dd32:	2300      	movs	r3, #0
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800dd40 <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 800dd40:	b590      	push	{r4, r7, lr}
 800dd42:	b085      	sub	sp, #20
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	60f8      	str	r0, [r7, #12]
 800dd48:	607a      	str	r2, [r7, #4]
 800dd4a:	603b      	str	r3, [r7, #0]
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d105      	bne.n	800dd62 <inv_icm20948_serif_read_reg+0x22>
 800dd56:	4b10      	ldr	r3, [pc, #64]	@ (800dd98 <inv_icm20948_serif_read_reg+0x58>)
 800dd58:	4a10      	ldr	r2, [pc, #64]	@ (800dd9c <inv_icm20948_serif_read_reg+0x5c>)
 800dd5a:	214e      	movs	r1, #78	@ 0x4e
 800dd5c:	4810      	ldr	r0, [pc, #64]	@ (800dda0 <inv_icm20948_serif_read_reg+0x60>)
 800dd5e:	f003 fc93 	bl	8011688 <__assert_func>

	if(len > s->max_read)
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	683a      	ldr	r2, [r7, #0]
 800dd68:	429a      	cmp	r2, r3
 800dd6a:	d902      	bls.n	800dd72 <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 800dd6c:	f06f 0304 	mvn.w	r3, #4
 800dd70:	e00e      	b.n	800dd90 <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	685c      	ldr	r4, [r3, #4]
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	6818      	ldr	r0, [r3, #0]
 800dd7a:	7af9      	ldrb	r1, [r7, #11]
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	47a0      	blx	r4
 800dd82:	4603      	mov	r3, r0
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d002      	beq.n	800dd8e <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800dd88:	f06f 0302 	mvn.w	r3, #2
 800dd8c:	e000      	b.n	800dd90 <inv_icm20948_serif_read_reg+0x50>

	return 0;
 800dd8e:	2300      	movs	r3, #0
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	3714      	adds	r7, #20
 800dd94:	46bd      	mov	sp, r7
 800dd96:	bd90      	pop	{r4, r7, pc}
 800dd98:	08018064 	.word	0x08018064
 800dd9c:	0801bbd4 	.word	0x0801bbd4
 800dda0:	08018068 	.word	0x08018068

0800dda4 <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800dda4:	b590      	push	{r4, r7, lr}
 800dda6:	b085      	sub	sp, #20
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	60f8      	str	r0, [r7, #12]
 800ddac:	607a      	str	r2, [r7, #4]
 800ddae:	603b      	str	r3, [r7, #0]
 800ddb0:	460b      	mov	r3, r1
 800ddb2:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d105      	bne.n	800ddc6 <inv_icm20948_serif_write_reg+0x22>
 800ddba:	4b10      	ldr	r3, [pc, #64]	@ (800ddfc <inv_icm20948_serif_write_reg+0x58>)
 800ddbc:	4a10      	ldr	r2, [pc, #64]	@ (800de00 <inv_icm20948_serif_write_reg+0x5c>)
 800ddbe:	215c      	movs	r1, #92	@ 0x5c
 800ddc0:	4810      	ldr	r0, [pc, #64]	@ (800de04 <inv_icm20948_serif_write_reg+0x60>)
 800ddc2:	f003 fc61 	bl	8011688 <__assert_func>

	if(len > s->max_write)
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	691b      	ldr	r3, [r3, #16]
 800ddca:	683a      	ldr	r2, [r7, #0]
 800ddcc:	429a      	cmp	r2, r3
 800ddce:	d902      	bls.n	800ddd6 <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 800ddd0:	f06f 0304 	mvn.w	r3, #4
 800ddd4:	e00e      	b.n	800ddf4 <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	689c      	ldr	r4, [r3, #8]
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	6818      	ldr	r0, [r3, #0]
 800ddde:	7af9      	ldrb	r1, [r7, #11]
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	687a      	ldr	r2, [r7, #4]
 800dde4:	47a0      	blx	r4
 800dde6:	4603      	mov	r3, r0
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d002      	beq.n	800ddf2 <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800ddec:	f06f 0302 	mvn.w	r3, #2
 800ddf0:	e000      	b.n	800ddf4 <inv_icm20948_serif_write_reg+0x50>

	return 0;
 800ddf2:	2300      	movs	r3, #0
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3714      	adds	r7, #20
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd90      	pop	{r4, r7, pc}
 800ddfc:	08018064 	.word	0x08018064
 800de00:	0801bbf0 	.word	0x0801bbf0
 800de04:	08018068 	.word	0x08018068

0800de08 <inv_icm20948_read_reg>:
#include "Icm20948.h"

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	60f8      	str	r0, [r7, #12]
 800de10:	607a      	str	r2, [r7, #4]
 800de12:	603b      	str	r3, [r7, #0]
 800de14:	460b      	mov	r3, r1
 800de16:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 800de18:	68f8      	ldr	r0, [r7, #12]
 800de1a:	7af9      	ldrb	r1, [r7, #11]
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	687a      	ldr	r2, [r7, #4]
 800de20:	f7ff ff8e 	bl	800dd40 <inv_icm20948_serif_read_reg>
 800de24:	4603      	mov	r3, r0
}
 800de26:	4618      	mov	r0, r3
 800de28:	3710      	adds	r7, #16
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}

0800de2e <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800de2e:	b580      	push	{r7, lr}
 800de30:	b084      	sub	sp, #16
 800de32:	af00      	add	r7, sp, #0
 800de34:	60f8      	str	r0, [r7, #12]
 800de36:	607a      	str	r2, [r7, #4]
 800de38:	603b      	str	r3, [r7, #0]
 800de3a:	460b      	mov	r3, r1
 800de3c:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 800de3e:	68f8      	ldr	r0, [r7, #12]
 800de40:	7af9      	ldrb	r1, [r7, #11]
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	f7ff ffad 	bl	800dda4 <inv_icm20948_serif_write_reg>
 800de4a:	4603      	mov	r3, r0
}
 800de4c:	4618      	mov	r0, r3
 800de4e:	3710      	adds	r7, #16
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}

0800de54 <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b082      	sub	sp, #8
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	2264      	movs	r2, #100	@ 0x64
 800de60:	fb02 f303 	mul.w	r3, r2, r3
 800de64:	4618      	mov	r0, r3
 800de66:	f7f4 f911 	bl	800208c <inv_icm20948_sleep_us>
}
 800de6a:	bf00      	nop
 800de6c:	3708      	adds	r7, #8
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}

0800de72 <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 800de72:	b480      	push	{r7}
 800de74:	b083      	sub	sp, #12
 800de76:	af00      	add	r7, sp, #0
 800de78:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	227e      	movs	r2, #126	@ 0x7e
 800de7e:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
	s->lLastBankSelected = 0xFF;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	22ff      	movs	r2, #255	@ 0xff
 800de86:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
}
 800de8a:	bf00      	nop
 800de8c:	370c      	adds	r7, #12
 800de8e:	46bd      	mov	sp, r7
 800de90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de94:	4770      	bx	lr

0800de96 <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 800de96:	b580      	push	{r7, lr}
 800de98:	b082      	sub	sp, #8
 800de9a:	af00      	add	r7, sp, #0
 800de9c:	6078      	str	r0, [r7, #4]
 800de9e:	460b      	mov	r3, r1
 800dea0:	807b      	strh	r3, [r7, #2]
	switch(reg){
 800dea2:	887b      	ldrh	r3, [r7, #2]
 800dea4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dea6:	dc1c      	bgt.n	800dee2 <check_reg_access_lp_disable+0x4c>
 800dea8:	2b7e      	cmp	r3, #126	@ 0x7e
 800deaa:	da18      	bge.n	800dede <check_reg_access_lp_disable+0x48>
 800deac:	2b76      	cmp	r3, #118	@ 0x76
 800deae:	d016      	beq.n	800dede <check_reg_access_lp_disable+0x48>
 800deb0:	2b76      	cmp	r3, #118	@ 0x76
 800deb2:	dc16      	bgt.n	800dee2 <check_reg_access_lp_disable+0x4c>
 800deb4:	2b72      	cmp	r3, #114	@ 0x72
 800deb6:	dc14      	bgt.n	800dee2 <check_reg_access_lp_disable+0x4c>
 800deb8:	2b70      	cmp	r3, #112	@ 0x70
 800deba:	da0b      	bge.n	800ded4 <check_reg_access_lp_disable+0x3e>
 800debc:	2b19      	cmp	r3, #25
 800debe:	dc10      	bgt.n	800dee2 <check_reg_access_lp_disable+0x4c>
 800dec0:	2b18      	cmp	r3, #24
 800dec2:	da0c      	bge.n	800dede <check_reg_access_lp_disable+0x48>
 800dec4:	2b07      	cmp	r3, #7
 800dec6:	dc02      	bgt.n	800dece <check_reg_access_lp_disable+0x38>
 800dec8:	2b05      	cmp	r3, #5
 800deca:	da03      	bge.n	800ded4 <check_reg_access_lp_disable+0x3e>
		case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
		case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
			return 0;
			break;
		default:
			break;
 800decc:	e009      	b.n	800dee2 <check_reg_access_lp_disable+0x4c>
 800dece:	3b0f      	subs	r3, #15
	switch(reg){
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d806      	bhi.n	800dee2 <check_reg_access_lp_disable+0x4c>
			return inv_icm20948_ctrl_get_batch_mode_status(s);
 800ded4:	6878      	ldr	r0, [r7, #4]
 800ded6:	f7f8 fbf4 	bl	80066c2 <inv_icm20948_ctrl_get_batch_mode_status>
 800deda:	4603      	mov	r3, r0
 800dedc:	e003      	b.n	800dee6 <check_reg_access_lp_disable+0x50>
			return 0;
 800dede:	2300      	movs	r3, #0
 800dee0:	e001      	b.n	800dee6 <check_reg_access_lp_disable+0x50>
			break;
 800dee2:	bf00      	nop
    }
    return 1;
 800dee4:	2301      	movs	r3, #1
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3708      	adds	r7, #8
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}

0800deee <inv_set_bank>:
*  @param[in]  register bank number
*  @return     0 if successful.
*/

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 800deee:	b580      	push	{r7, lr}
 800def0:	b084      	sub	sp, #16
 800def2:	af00      	add	r7, sp, #0
 800def4:	6078      	str	r0, [r7, #4]
 800def6:	460b      	mov	r3, r1
 800def8:	70fb      	strb	r3, [r7, #3]
	int result;
    //if bank reg was set before, just return
    if(bank==s->lastBank) 
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f893 34db 	ldrb.w	r3, [r3, #1243]	@ 0x4db
 800df00:	78fa      	ldrb	r2, [r7, #3]
 800df02:	429a      	cmp	r2, r3
 800df04:	d101      	bne.n	800df0a <inv_set_bank+0x1c>
        return 0;
 800df06:	2300      	movs	r3, #0
 800df08:	e031      	b.n	800df6e <inv_set_bank+0x80>
    else 
        s->lastBank = bank;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	78fa      	ldrb	r2, [r7, #3]
 800df0e:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db

    result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800df18:	2301      	movs	r3, #1
 800df1a:	217f      	movs	r1, #127	@ 0x7f
 800df1c:	6878      	ldr	r0, [r7, #4]
 800df1e:	f7ff ff73 	bl	800de08 <inv_icm20948_read_reg>
 800df22:	60f8      	str	r0, [r7, #12]

    if (result)
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	2b00      	cmp	r3, #0
 800df28:	d001      	beq.n	800df2e <inv_set_bank+0x40>
		return result;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	e01f      	b.n	800df6e <inv_set_bank+0x80>
    
	s->reg &= 0xce;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800df34:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 800df38:	b2da      	uxtb	r2, r3
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
	s->reg |= (bank << 4);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800df46:	b25a      	sxtb	r2, r3
 800df48:	78fb      	ldrb	r3, [r7, #3]
 800df4a:	011b      	lsls	r3, r3, #4
 800df4c:	b25b      	sxtb	r3, r3
 800df4e:	4313      	orrs	r3, r2
 800df50:	b25b      	sxtb	r3, r3
 800df52:	b2da      	uxtb	r2, r3
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
    result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800df60:	2301      	movs	r3, #1
 800df62:	217f      	movs	r1, #127	@ 0x7f
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f7ff ff62 	bl	800de2e <inv_icm20948_write_reg>
 800df6a:	60f8      	str	r0, [r7, #12]

	return result;
 800df6c:	68fb      	ldr	r3, [r7, #12]
}
 800df6e:	4618      	mov	r0, r3
 800df70:	3710      	adds	r7, #16
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}

0800df76 <inv_icm20948_write_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 800df76:	b580      	push	{r7, lr}
 800df78:	b088      	sub	sp, #32
 800df7a:	af00      	add	r7, sp, #0
 800df7c:	60f8      	str	r0, [r7, #12]
 800df7e:	607a      	str	r2, [r7, #4]
 800df80:	603b      	str	r3, [r7, #0]
 800df82:	460b      	mov	r3, r1
 800df84:	817b      	strh	r3, [r7, #10]
    int result = 0;
 800df86:	2300      	movs	r3, #0
 800df88:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 800df8a:	2300      	movs	r3, #0
 800df8c:	61bb      	str	r3, [r7, #24]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800df8e:	897b      	ldrh	r3, [r7, #10]
 800df90:	b2db      	uxtb	r3, r3
 800df92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df96:	75fb      	strb	r3, [r7, #23]

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800df98:	68f8      	ldr	r0, [r7, #12]
 800df9a:	f7f8 fecd 	bl	8006d38 <inv_icm20948_get_chip_power_state>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	75bb      	strb	r3, [r7, #22]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800dfa2:	7dbb      	ldrb	r3, [r7, #22]
 800dfa4:	f003 0301 	and.w	r3, r3, #1
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d105      	bne.n	800dfb8 <inv_icm20948_write_mems_reg+0x42>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800dfac:	2201      	movs	r2, #1
 800dfae:	2101      	movs	r1, #1
 800dfb0:	68f8      	ldr	r0, [r7, #12]
 800dfb2:	f7f8 fe17 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800dfb6:	61f8      	str	r0, [r7, #28]

    if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled   
 800dfb8:	897b      	ldrh	r3, [r7, #10]
 800dfba:	4619      	mov	r1, r3
 800dfbc:	68f8      	ldr	r0, [r7, #12]
 800dfbe:	f7ff ff6a 	bl	800de96 <check_reg_access_lp_disable>
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d008      	beq.n	800dfda <inv_icm20948_write_mems_reg+0x64>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800dfc8:	2200      	movs	r2, #0
 800dfca:	2102      	movs	r1, #2
 800dfcc:	68f8      	ldr	r0, [r7, #12]
 800dfce:	f7f8 fe09 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800dfd2:	4602      	mov	r2, r0
 800dfd4:	69fb      	ldr	r3, [r7, #28]
 800dfd6:	4313      	orrs	r3, r2
 800dfd8:	61fb      	str	r3, [r7, #28]

    result |= inv_set_bank(s, reg >> 7);
 800dfda:	897b      	ldrh	r3, [r7, #10]
 800dfdc:	09db      	lsrs	r3, r3, #7
 800dfde:	b29b      	uxth	r3, r3
 800dfe0:	b2db      	uxtb	r3, r3
 800dfe2:	4619      	mov	r1, r3
 800dfe4:	68f8      	ldr	r0, [r7, #12]
 800dfe6:	f7ff ff82 	bl	800deee <inv_set_bank>
 800dfea:	4602      	mov	r2, r0
 800dfec:	69fb      	ldr	r3, [r7, #28]
 800dfee:	4313      	orrs	r3, r2
 800dff0:	61fb      	str	r3, [r7, #28]
    
	while (bytesWrite<length) 
 800dff2:	e01f      	b.n	800e034 <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	69bb      	ldr	r3, [r7, #24]
 800dff8:	1ad3      	subs	r3, r2, r3
 800dffa:	2b10      	cmp	r3, #16
 800dffc:	bf28      	it	cs
 800dffe:	2310      	movcs	r3, #16
 800e000:	613b      	str	r3, [r7, #16]
        
        result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 800e002:	69bb      	ldr	r3, [r7, #24]
 800e004:	b2da      	uxtb	r2, r3
 800e006:	7dfb      	ldrb	r3, [r7, #23]
 800e008:	4413      	add	r3, r2
 800e00a:	b2d9      	uxtb	r1, r3
 800e00c:	683a      	ldr	r2, [r7, #0]
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	441a      	add	r2, r3
 800e012:	693b      	ldr	r3, [r7, #16]
 800e014:	68f8      	ldr	r0, [r7, #12]
 800e016:	f7ff ff0a 	bl	800de2e <inv_icm20948_write_reg>
 800e01a:	4602      	mov	r2, r0
 800e01c:	69fb      	ldr	r3, [r7, #28]
 800e01e:	4313      	orrs	r3, r2
 800e020:	61fb      	str	r3, [r7, #28]

		if (result)
 800e022:	69fb      	ldr	r3, [r7, #28]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d001      	beq.n	800e02c <inv_icm20948_write_mems_reg+0xb6>
			return result;
 800e028:	69fb      	ldr	r3, [r7, #28]
 800e02a:	e019      	b.n	800e060 <inv_icm20948_write_mems_reg+0xea>
        
		bytesWrite += thisLen;
 800e02c:	693b      	ldr	r3, [r7, #16]
 800e02e:	69ba      	ldr	r2, [r7, #24]
 800e030:	4413      	add	r3, r2
 800e032:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 800e034:	69ba      	ldr	r2, [r7, #24]
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	429a      	cmp	r2, r3
 800e03a:	d3db      	bcc.n	800dff4 <inv_icm20948_write_mems_reg+0x7e>
	}

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800e03c:	897b      	ldrh	r3, [r7, #10]
 800e03e:	4619      	mov	r1, r3
 800e040:	68f8      	ldr	r0, [r7, #12]
 800e042:	f7ff ff28 	bl	800de96 <check_reg_access_lp_disable>
 800e046:	4603      	mov	r3, r0
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d008      	beq.n	800e05e <inv_icm20948_write_mems_reg+0xe8>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e04c:	2201      	movs	r2, #1
 800e04e:	2102      	movs	r1, #2
 800e050:	68f8      	ldr	r0, [r7, #12]
 800e052:	f7f8 fdc7 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e056:	4602      	mov	r2, r0
 800e058:	69fb      	ldr	r3, [r7, #28]
 800e05a:	4313      	orrs	r3, r2
 800e05c:	61fb      	str	r3, [r7, #28]

	return result;
 800e05e:	69fb      	ldr	r3, [r7, #28]
}
 800e060:	4618      	mov	r0, r3
 800e062:	3720      	adds	r7, #32
 800e064:	46bd      	mov	sp, r7
 800e066:	bd80      	pop	{r7, pc}

0800e068 <inv_icm20948_write_single_mems_reg>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b084      	sub	sp, #16
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
 800e070:	460b      	mov	r3, r1
 800e072:	807b      	strh	r3, [r7, #2]
 800e074:	4613      	mov	r3, r2
 800e076:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800e078:	2300      	movs	r3, #0
 800e07a:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e07c:	887b      	ldrh	r3, [r7, #2]
 800e07e:	b2db      	uxtb	r3, r3
 800e080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e084:	72fb      	strb	r3, [r7, #11]


    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f7f8 fe56 	bl	8006d38 <inv_icm20948_get_chip_power_state>
 800e08c:	4603      	mov	r3, r0
 800e08e:	72bb      	strb	r3, [r7, #10]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e090:	7abb      	ldrb	r3, [r7, #10]
 800e092:	f003 0301 	and.w	r3, r3, #1
 800e096:	2b00      	cmp	r3, #0
 800e098:	d105      	bne.n	800e0a6 <inv_icm20948_write_single_mems_reg+0x3e>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e09a:	2201      	movs	r2, #1
 800e09c:	2101      	movs	r1, #1
 800e09e:	6878      	ldr	r0, [r7, #4]
 800e0a0:	f7f8 fda0 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e0a4:	60f8      	str	r0, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800e0a6:	887b      	ldrh	r3, [r7, #2]
 800e0a8:	4619      	mov	r1, r3
 800e0aa:	6878      	ldr	r0, [r7, #4]
 800e0ac:	f7ff fef3 	bl	800de96 <check_reg_access_lp_disable>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d008      	beq.n	800e0c8 <inv_icm20948_write_single_mems_reg+0x60>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	2102      	movs	r1, #2
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	f7f8 fd92 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	4313      	orrs	r3, r2
 800e0c6:	60fb      	str	r3, [r7, #12]

    result |= inv_set_bank(s, reg >> 7);
 800e0c8:	887b      	ldrh	r3, [r7, #2]
 800e0ca:	09db      	lsrs	r3, r3, #7
 800e0cc:	b29b      	uxth	r3, r3
 800e0ce:	b2db      	uxtb	r3, r3
 800e0d0:	4619      	mov	r1, r3
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f7ff ff0b 	bl	800deee <inv_set_bank>
 800e0d8:	4602      	mov	r2, r0
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	4313      	orrs	r3, r2
 800e0de:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800e0e0:	1c7a      	adds	r2, r7, #1
 800e0e2:	7af9      	ldrb	r1, [r7, #11]
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	6878      	ldr	r0, [r7, #4]
 800e0e8:	f7ff fea1 	bl	800de2e <inv_icm20948_write_reg>
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	4313      	orrs	r3, r2
 800e0f2:	60fb      	str	r3, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800e0f4:	887b      	ldrh	r3, [r7, #2]
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f7ff fecc 	bl	800de96 <check_reg_access_lp_disable>
 800e0fe:	4603      	mov	r3, r0
 800e100:	2b00      	cmp	r3, #0
 800e102:	d008      	beq.n	800e116 <inv_icm20948_write_single_mems_reg+0xae>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e104:	2201      	movs	r2, #1
 800e106:	2102      	movs	r1, #2
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f7f8 fd6b 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e10e:	4602      	mov	r2, r0
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	4313      	orrs	r3, r2
 800e114:	60fb      	str	r3, [r7, #12]

    return result;
 800e116:	68fb      	ldr	r3, [r7, #12]
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3710      	adds	r7, #16
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}

0800e120 <inv_icm20948_read_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b08c      	sub	sp, #48	@ 0x30
 800e124:	af00      	add	r7, sp, #0
 800e126:	60f8      	str	r0, [r7, #12]
 800e128:	607a      	str	r2, [r7, #4]
 800e12a:	603b      	str	r3, [r7, #0]
 800e12c:	460b      	mov	r3, r1
 800e12e:	817b      	strh	r3, [r7, #10]
	int result = 0;
 800e130:	2300      	movs	r3, #0
 800e132:	62fb      	str	r3, [r7, #44]	@ 0x2c
	unsigned int bytesRead = 0;
 800e134:	2300      	movs	r3, #0
 800e136:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e138:	897b      	ldrh	r3, [r7, #10]
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e140:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e144:	68f8      	ldr	r0, [r7, #12]
 800e146:	f7f8 fdf7 	bl	8006d38 <inv_icm20948_get_chip_power_state>
 800e14a:	4603      	mov	r3, r0
 800e14c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e150:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e154:	f003 0301 	and.w	r3, r3, #1
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d105      	bne.n	800e168 <inv_icm20948_read_mems_reg+0x48>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e15c:	2201      	movs	r2, #1
 800e15e:	2101      	movs	r1, #1
 800e160:	68f8      	ldr	r0, [r7, #12]
 800e162:	f7f8 fd3f 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e166:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800e168:	897b      	ldrh	r3, [r7, #10]
 800e16a:	4619      	mov	r1, r3
 800e16c:	68f8      	ldr	r0, [r7, #12]
 800e16e:	f7ff fe92 	bl	800de96 <check_reg_access_lp_disable>
 800e172:	4603      	mov	r3, r0
 800e174:	2b00      	cmp	r3, #0
 800e176:	d008      	beq.n	800e18a <inv_icm20948_read_mems_reg+0x6a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800e178:	2200      	movs	r2, #0
 800e17a:	2102      	movs	r1, #2
 800e17c:	68f8      	ldr	r0, [r7, #12]
 800e17e:	f7f8 fd31 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e182:	4602      	mov	r2, r0
 800e184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e186:	4313      	orrs	r3, r2
 800e188:	62fb      	str	r3, [r7, #44]	@ 0x2c

	result |= inv_set_bank(s, reg >> 7);
 800e18a:	897b      	ldrh	r3, [r7, #10]
 800e18c:	09db      	lsrs	r3, r3, #7
 800e18e:	b29b      	uxth	r3, r3
 800e190:	b2db      	uxtb	r3, r3
 800e192:	4619      	mov	r1, r3
 800e194:	68f8      	ldr	r0, [r7, #12]
 800e196:	f7ff feaa 	bl	800deee <inv_set_bank>
 800e19a:	4602      	mov	r2, r0
 800e19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e19e:	4313      	orrs	r3, r2
 800e1a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (bytesRead<length) 
 800e1a2:	e038      	b.n	800e216 <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 800e1a4:	687a      	ldr	r2, [r7, #4]
 800e1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1a8:	1ad3      	subs	r3, r2, r3
 800e1aa:	2b10      	cmp	r3, #16
 800e1ac:	bf28      	it	cs
 800e1ae:	2310      	movcs	r3, #16
 800e1b0:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e1b8:	2b02      	cmp	r3, #2
 800e1ba:	d112      	bne.n	800e1e2 <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 800e1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1be:	b2da      	uxtb	r2, r3
 800e1c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e1c4:	4413      	add	r3, r2
 800e1c6:	b2d9      	uxtb	r1, r3
 800e1c8:	f107 0210 	add.w	r2, r7, #16
 800e1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1ce:	441a      	add	r2, r3
 800e1d0:	6a3b      	ldr	r3, [r7, #32]
 800e1d2:	68f8      	ldr	r0, [r7, #12]
 800e1d4:	f7ff fe18 	bl	800de08 <inv_icm20948_read_reg>
 800e1d8:	4602      	mov	r2, r0
 800e1da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1dc:	4313      	orrs	r3, r2
 800e1de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1e0:	e010      	b.n	800e204 <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 800e1e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1e4:	b2da      	uxtb	r2, r3
 800e1e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e1ea:	4413      	add	r3, r2
 800e1ec:	b2d9      	uxtb	r1, r3
 800e1ee:	683a      	ldr	r2, [r7, #0]
 800e1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1f2:	441a      	add	r2, r3
 800e1f4:	6a3b      	ldr	r3, [r7, #32]
 800e1f6:	68f8      	ldr	r0, [r7, #12]
 800e1f8:	f7ff fe06 	bl	800de08 <inv_icm20948_read_reg>
 800e1fc:	4602      	mov	r2, r0
 800e1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e200:	4313      	orrs	r3, r2
 800e202:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

		if (result)
 800e204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e206:	2b00      	cmp	r3, #0
 800e208:	d001      	beq.n	800e20e <inv_icm20948_read_mems_reg+0xee>
			return result;
 800e20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e20c:	e037      	b.n	800e27e <inv_icm20948_read_mems_reg+0x15e>

		bytesRead += thisLen;
 800e20e:	6a3b      	ldr	r3, [r7, #32]
 800e210:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e212:	4413      	add	r3, r2
 800e214:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (bytesRead<length) 
 800e216:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d3c2      	bcc.n	800e1a4 <inv_icm20948_read_mems_reg+0x84>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e224:	2b02      	cmp	r3, #2
 800e226:	d118      	bne.n	800e25a <inv_icm20948_read_mems_reg+0x13a>
		for (i=0; i< length; i++) {
 800e228:	2300      	movs	r3, #0
 800e22a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e22e:	e00f      	b.n	800e250 <inv_icm20948_read_mems_reg+0x130>
			*data= dat[i];
 800e230:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e234:	3330      	adds	r3, #48	@ 0x30
 800e236:	443b      	add	r3, r7
 800e238:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	701a      	strb	r2, [r3, #0]
			 data++;
 800e240:	683b      	ldr	r3, [r7, #0]
 800e242:	3301      	adds	r3, #1
 800e244:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800e246:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e24a:	3301      	adds	r3, #1
 800e24c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e254:	687a      	ldr	r2, [r7, #4]
 800e256:	429a      	cmp	r2, r3
 800e258:	d8ea      	bhi.n	800e230 <inv_icm20948_read_mems_reg+0x110>
		}
	}

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 800e25a:	897b      	ldrh	r3, [r7, #10]
 800e25c:	4619      	mov	r1, r3
 800e25e:	68f8      	ldr	r0, [r7, #12]
 800e260:	f7ff fe19 	bl	800de96 <check_reg_access_lp_disable>
 800e264:	4603      	mov	r3, r0
 800e266:	2b00      	cmp	r3, #0
 800e268:	d008      	beq.n	800e27c <inv_icm20948_read_mems_reg+0x15c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 800e26a:	2201      	movs	r2, #1
 800e26c:	2102      	movs	r1, #2
 800e26e:	68f8      	ldr	r0, [r7, #12]
 800e270:	f7f8 fcb8 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e274:	4602      	mov	r2, r0
 800e276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e278:	4313      	orrs	r3, r2
 800e27a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	return result;
 800e27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e27e:	4618      	mov	r0, r3
 800e280:	3730      	adds	r7, #48	@ 0x30
 800e282:	46bd      	mov	sp, r7
 800e284:	bd80      	pop	{r7, pc}

0800e286 <inv_icm20948_read_mems>:
*  @param[in]  number of byte to be read
*  @param[in]  input data from the register
*  @return     0 if successful.
*/
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 800e286:	b580      	push	{r7, lr}
 800e288:	b08e      	sub	sp, #56	@ 0x38
 800e28a:	af00      	add	r7, sp, #0
 800e28c:	60f8      	str	r0, [r7, #12]
 800e28e:	607a      	str	r2, [r7, #4]
 800e290:	603b      	str	r3, [r7, #0]
 800e292:	460b      	mov	r3, r1
 800e294:	817b      	strh	r3, [r7, #10]
	int result=0;
 800e296:	2300      	movs	r3, #0
 800e298:	637b      	str	r3, [r7, #52]	@ 0x34
	unsigned int bytesWritten = 0;
 800e29a:	2300      	movs	r3, #0
 800e29c:	633b      	str	r3, [r7, #48]	@ 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 800e29e:	2300      	movs	r3, #0
 800e2a0:	61bb      	str	r3, [r7, #24]
 800e2a2:	f107 031c 	add.w	r3, r7, #28
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	601a      	str	r2, [r3, #0]
 800e2aa:	605a      	str	r2, [r3, #4]
 800e2ac:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e2ae:	68f8      	ldr	r0, [r7, #12]
 800e2b0:	f7f8 fd42 	bl	8006d38 <inv_icm20948_get_chip_power_state>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d102      	bne.n	800e2c6 <inv_icm20948_read_mems+0x40>
		return -1;
 800e2c0:	f04f 33ff 	mov.w	r3, #4294967295
 800e2c4:	e0bf      	b.n	800e446 <inv_icm20948_read_mems+0x1c0>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e2c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e2ca:	f003 0301 	and.w	r3, r3, #1
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d105      	bne.n	800e2de <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e2d2:	2201      	movs	r2, #1
 800e2d4:	2101      	movs	r1, #1
 800e2d6:	68f8      	ldr	r0, [r7, #12]
 800e2d8:	f7f8 fc84 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e2dc:	6378      	str	r0, [r7, #52]	@ 0x34

	if(check_reg_access_lp_disable(s, reg))
 800e2de:	897b      	ldrh	r3, [r7, #10]
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	68f8      	ldr	r0, [r7, #12]
 800e2e4:	f7ff fdd7 	bl	800de96 <check_reg_access_lp_disable>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d008      	beq.n	800e300 <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	2102      	movs	r1, #2
 800e2f2:	68f8      	ldr	r0, [r7, #12]
 800e2f4:	f7f8 fc76 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e2f8:	4602      	mov	r2, r0
 800e2fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2fc:	4313      	orrs	r3, r2
 800e2fe:	637b      	str	r3, [r7, #52]	@ 0x34

	result |= inv_set_bank(s, 0);
 800e300:	2100      	movs	r1, #0
 800e302:	68f8      	ldr	r0, [r7, #12]
 800e304:	f7ff fdf3 	bl	800deee <inv_set_bank>
 800e308:	4602      	mov	r2, r0
 800e30a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e30c:	4313      	orrs	r3, r2
 800e30e:	637b      	str	r3, [r7, #52]	@ 0x34

	lBankSelected = (reg >> 8);
 800e310:	897b      	ldrh	r3, [r7, #10]
 800e312:	0a1b      	lsrs	r3, r3, #8
 800e314:	b29b      	uxth	r3, r3
 800e316:	b2db      	uxtb	r3, r3
 800e318:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800e320:	7dfb      	ldrb	r3, [r7, #23]
 800e322:	429a      	cmp	r2, r3
 800e324:	d05b      	beq.n	800e3de <inv_icm20948_read_mems+0x158>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800e326:	f107 0217 	add.w	r2, r7, #23
 800e32a:	2301      	movs	r3, #1
 800e32c:	217e      	movs	r1, #126	@ 0x7e
 800e32e:	68f8      	ldr	r0, [r7, #12]
 800e330:	f7ff fd7d 	bl	800de2e <inv_icm20948_write_reg>
 800e334:	4602      	mov	r2, r0
 800e336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e338:	4313      	orrs	r3, r2
 800e33a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800e33c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d001      	beq.n	800e346 <inv_icm20948_read_mems+0xc0>
			return result;
 800e342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e344:	e07f      	b.n	800e446 <inv_icm20948_read_mems+0x1c0>
		s->lLastBankSelected = lBankSelected;
 800e346:	7dfa      	ldrb	r2, [r7, #23]
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}

	while (bytesWritten < length) 
 800e34e:	e046      	b.n	800e3de <inv_icm20948_read_mems+0x158>
	{
		lStartAddrSelected = (reg & 0xff);
 800e350:	897b      	ldrh	r3, [r7, #10]
 800e352:	b2db      	uxtb	r3, r3
 800e354:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialize the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800e356:	f107 0216 	add.w	r2, r7, #22
 800e35a:	2301      	movs	r3, #1
 800e35c:	217c      	movs	r1, #124	@ 0x7c
 800e35e:	68f8      	ldr	r0, [r7, #12]
 800e360:	f7ff fd65 	bl	800de2e <inv_icm20948_write_reg>
 800e364:	4602      	mov	r2, r0
 800e366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e368:	4313      	orrs	r3, r2
 800e36a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800e36c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d001      	beq.n	800e376 <inv_icm20948_read_mems+0xf0>
			return result;
 800e372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e374:	e067      	b.n	800e446 <inv_icm20948_read_mems+0x1c0>
		
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 800e376:	687a      	ldr	r2, [r7, #4]
 800e378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e37a:	1ad3      	subs	r3, r2, r3
 800e37c:	2b10      	cmp	r3, #16
 800e37e:	bf28      	it	cs
 800e380:	2310      	movcs	r3, #16
 800e382:	62bb      	str	r3, [r7, #40]	@ 0x28
		/* Write data */
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e38a:	2b02      	cmp	r3, #2
 800e38c:	d10d      	bne.n	800e3aa <inv_icm20948_read_mems+0x124>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 800e38e:	f107 0218 	add.w	r2, r7, #24
 800e392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e394:	441a      	add	r2, r3
 800e396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e398:	217d      	movs	r1, #125	@ 0x7d
 800e39a:	68f8      	ldr	r0, [r7, #12]
 800e39c:	f7ff fd34 	bl	800de08 <inv_icm20948_read_reg>
 800e3a0:	4602      	mov	r2, r0
 800e3a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3a8:	e00b      	b.n	800e3c2 <inv_icm20948_read_mems+0x13c>
		} else {
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800e3aa:	683a      	ldr	r2, [r7, #0]
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ae:	441a      	add	r2, r3
 800e3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3b2:	217d      	movs	r1, #125	@ 0x7d
 800e3b4:	68f8      	ldr	r0, [r7, #12]
 800e3b6:	f7ff fd27 	bl	800de08 <inv_icm20948_read_reg>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3be:	4313      	orrs	r3, r2
 800e3c0:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (result)
 800e3c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d001      	beq.n	800e3cc <inv_icm20948_read_mems+0x146>
			return result;
 800e3c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3ca:	e03c      	b.n	800e446 <inv_icm20948_read_mems+0x1c0>
		
		bytesWritten += thisLen;
 800e3cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3d0:	4413      	add	r3, r2
 800e3d2:	633b      	str	r3, [r7, #48]	@ 0x30
		reg += thisLen;
 800e3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3d6:	b29a      	uxth	r2, r3
 800e3d8:	897b      	ldrh	r3, [r7, #10]
 800e3da:	4413      	add	r3, r2
 800e3dc:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 800e3de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	429a      	cmp	r2, r3
 800e3e4:	d3b4      	bcc.n	800e350 <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e3ec:	2b02      	cmp	r3, #2
 800e3ee:	d118      	bne.n	800e422 <inv_icm20948_read_mems+0x19c>
		for (i=0; i< length; i++) {
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e3f6:	e00f      	b.n	800e418 <inv_icm20948_read_mems+0x192>
			*data= dat[i];
 800e3f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e3fc:	3338      	adds	r3, #56	@ 0x38
 800e3fe:	443b      	add	r3, r7
 800e400:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	701a      	strb	r2, [r3, #0]
			 data++;
 800e408:	683b      	ldr	r3, [r7, #0]
 800e40a:	3301      	adds	r3, #1
 800e40c:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800e40e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e412:	3301      	adds	r3, #1
 800e414:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e418:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e41c:	687a      	ldr	r2, [r7, #4]
 800e41e:	429a      	cmp	r2, r3
 800e420:	d8ea      	bhi.n	800e3f8 <inv_icm20948_read_mems+0x172>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 800e422:	897b      	ldrh	r3, [r7, #10]
 800e424:	4619      	mov	r1, r3
 800e426:	68f8      	ldr	r0, [r7, #12]
 800e428:	f7ff fd35 	bl	800de96 <check_reg_access_lp_disable>
 800e42c:	4603      	mov	r3, r0
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d008      	beq.n	800e444 <inv_icm20948_read_mems+0x1be>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e432:	2201      	movs	r2, #1
 800e434:	2102      	movs	r1, #2
 800e436:	68f8      	ldr	r0, [r7, #12]
 800e438:	f7f8 fbd4 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e43c:	4602      	mov	r2, r0
 800e43e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e440:	4313      	orrs	r3, r2
 800e442:	637b      	str	r3, [r7, #52]	@ 0x34

	return result;
 800e444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e446:	4618      	mov	r0, r3
 800e448:	3738      	adds	r7, #56	@ 0x38
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}

0800e44e <inv_icm20948_write_mems>:
*  @param[in]   number of byte to be written
*  @param[out]  output data from the register
*  @return     0 if successful.
*/
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 800e44e:	b580      	push	{r7, lr}
 800e450:	b08a      	sub	sp, #40	@ 0x28
 800e452:	af00      	add	r7, sp, #0
 800e454:	60f8      	str	r0, [r7, #12]
 800e456:	607a      	str	r2, [r7, #4]
 800e458:	603b      	str	r3, [r7, #0]
 800e45a:	460b      	mov	r3, r1
 800e45c:	817b      	strh	r3, [r7, #10]
    int result=0;
 800e45e:	2300      	movs	r3, #0
 800e460:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int bytesWritten = 0;
 800e462:	2300      	movs	r3, #0
 800e464:	623b      	str	r3, [r7, #32]
    unsigned int thisLen;
    unsigned char lBankSelected;
    unsigned char lStartAddrSelected;
    
    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e466:	68f8      	ldr	r0, [r7, #12]
 800e468:	f7f8 fc66 	bl	8006d38 <inv_icm20948_get_chip_power_state>
 800e46c:	4603      	mov	r3, r0
 800e46e:	77fb      	strb	r3, [r7, #31]

    if(!data)
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d102      	bne.n	800e47c <inv_icm20948_write_mems+0x2e>
        return -1;
 800e476:	f04f 33ff 	mov.w	r3, #4294967295
 800e47a:	e07d      	b.n	800e578 <inv_icm20948_write_mems+0x12a>
    
    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e47c:	7ffb      	ldrb	r3, [r7, #31]
 800e47e:	f003 0301 	and.w	r3, r3, #1
 800e482:	2b00      	cmp	r3, #0
 800e484:	d105      	bne.n	800e492 <inv_icm20948_write_mems+0x44>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e486:	2201      	movs	r2, #1
 800e488:	2101      	movs	r1, #1
 800e48a:	68f8      	ldr	r0, [r7, #12]
 800e48c:	f7f8 fbaa 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e490:	6278      	str	r0, [r7, #36]	@ 0x24

    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800e492:	2200      	movs	r2, #0
 800e494:	2102      	movs	r1, #2
 800e496:	68f8      	ldr	r0, [r7, #12]
 800e498:	f7f8 fba4 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e49c:	4602      	mov	r2, r0
 800e49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4a0:	4313      	orrs	r3, r2
 800e4a2:	627b      	str	r3, [r7, #36]	@ 0x24
            
	result |= inv_set_bank(s, 0);
 800e4a4:	2100      	movs	r1, #0
 800e4a6:	68f8      	ldr	r0, [r7, #12]
 800e4a8:	f7ff fd21 	bl	800deee <inv_set_bank>
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b0:	4313      	orrs	r3, r2
 800e4b2:	627b      	str	r3, [r7, #36]	@ 0x24
    
    lBankSelected = (reg >> 8);
 800e4b4:	897b      	ldrh	r3, [r7, #10]
 800e4b6:	0a1b      	lsrs	r3, r3, #8
 800e4b8:	b29b      	uxth	r3, r3
 800e4ba:	b2db      	uxtb	r3, r3
 800e4bc:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800e4c4:	7dfb      	ldrb	r3, [r7, #23]
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d048      	beq.n	800e55c <inv_icm20948_write_mems+0x10e>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800e4ca:	f107 0217 	add.w	r2, r7, #23
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	217e      	movs	r1, #126	@ 0x7e
 800e4d2:	68f8      	ldr	r0, [r7, #12]
 800e4d4:	f7ff fcab 	bl	800de2e <inv_icm20948_write_reg>
 800e4d8:	4602      	mov	r2, r0
 800e4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	627b      	str	r3, [r7, #36]	@ 0x24
		if (result)
 800e4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d001      	beq.n	800e4ea <inv_icm20948_write_mems+0x9c>
			return result;
 800e4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4e8:	e046      	b.n	800e578 <inv_icm20948_write_mems+0x12a>
		s->lLastBankSelected = lBankSelected;
 800e4ea:	7dfa      	ldrb	r2, [r7, #23]
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}
    
    while (bytesWritten < length) 
 800e4f2:	e033      	b.n	800e55c <inv_icm20948_write_mems+0x10e>
    {
        lStartAddrSelected = (reg & 0xff);
 800e4f4:	897b      	ldrh	r3, [r7, #10]
 800e4f6:	b2db      	uxtb	r3, r3
 800e4f8:	75bb      	strb	r3, [r7, #22]
        /* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
        result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800e4fa:	f107 0216 	add.w	r2, r7, #22
 800e4fe:	2301      	movs	r3, #1
 800e500:	217c      	movs	r1, #124	@ 0x7c
 800e502:	68f8      	ldr	r0, [r7, #12]
 800e504:	f7ff fc93 	bl	800de2e <inv_icm20948_write_reg>
 800e508:	4602      	mov	r2, r0
 800e50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e50c:	4313      	orrs	r3, r2
 800e50e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800e510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e512:	2b00      	cmp	r3, #0
 800e514:	d001      	beq.n	800e51a <inv_icm20948_write_mems+0xcc>
            return result;
 800e516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e518:	e02e      	b.n	800e578 <inv_icm20948_write_mems+0x12a>
        
        thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 800e51a:	687a      	ldr	r2, [r7, #4]
 800e51c:	6a3b      	ldr	r3, [r7, #32]
 800e51e:	1ad3      	subs	r3, r2, r3
 800e520:	2b10      	cmp	r3, #16
 800e522:	bf28      	it	cs
 800e524:	2310      	movcs	r3, #16
 800e526:	61bb      	str	r3, [r7, #24]
        
        /* Write data */ 
        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800e528:	683a      	ldr	r2, [r7, #0]
 800e52a:	6a3b      	ldr	r3, [r7, #32]
 800e52c:	441a      	add	r2, r3
 800e52e:	69bb      	ldr	r3, [r7, #24]
 800e530:	217d      	movs	r1, #125	@ 0x7d
 800e532:	68f8      	ldr	r0, [r7, #12]
 800e534:	f7ff fc7b 	bl	800de2e <inv_icm20948_write_reg>
 800e538:	4602      	mov	r2, r0
 800e53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e53c:	4313      	orrs	r3, r2
 800e53e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800e540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e542:	2b00      	cmp	r3, #0
 800e544:	d001      	beq.n	800e54a <inv_icm20948_write_mems+0xfc>
            return result;
 800e546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e548:	e016      	b.n	800e578 <inv_icm20948_write_mems+0x12a>
        
        bytesWritten += thisLen;
 800e54a:	6a3a      	ldr	r2, [r7, #32]
 800e54c:	69bb      	ldr	r3, [r7, #24]
 800e54e:	4413      	add	r3, r2
 800e550:	623b      	str	r3, [r7, #32]
        reg += thisLen;
 800e552:	69bb      	ldr	r3, [r7, #24]
 800e554:	b29a      	uxth	r2, r3
 800e556:	897b      	ldrh	r3, [r7, #10]
 800e558:	4413      	add	r3, r2
 800e55a:	817b      	strh	r3, [r7, #10]
    while (bytesWritten < length) 
 800e55c:	6a3a      	ldr	r2, [r7, #32]
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	429a      	cmp	r2, r3
 800e562:	d3c7      	bcc.n	800e4f4 <inv_icm20948_write_mems+0xa6>
    }

    //Enable LP_EN since we disabled it at begining of this function.
    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e564:	2201      	movs	r2, #1
 800e566:	2102      	movs	r1, #2
 800e568:	68f8      	ldr	r0, [r7, #12]
 800e56a:	f7f8 fb3b 	bl	8006be4 <inv_icm20948_set_chip_power_state>
 800e56e:	4602      	mov	r2, r0
 800e570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e572:	4313      	orrs	r3, r2
 800e574:	627b      	str	r3, [r7, #36]	@ 0x24

    return result;
 800e576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e578:	4618      	mov	r0, r3
 800e57a:	3728      	adds	r7, #40	@ 0x28
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}

0800e580 <inv_icm20948_write_single_mems_reg_core>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b084      	sub	sp, #16
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	460b      	mov	r3, r1
 800e58a:	807b      	strh	r3, [r7, #2]
 800e58c:	4613      	mov	r3, r2
 800e58e:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800e590:	2300      	movs	r3, #0
 800e592:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e594:	887b      	ldrh	r3, [r7, #2]
 800e596:	b2db      	uxtb	r3, r3
 800e598:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e59c:	72fb      	strb	r3, [r7, #11]

    result |= inv_set_bank(s, reg >> 7);
 800e59e:	887b      	ldrh	r3, [r7, #2]
 800e5a0:	09db      	lsrs	r3, r3, #7
 800e5a2:	b29b      	uxth	r3, r3
 800e5a4:	b2db      	uxtb	r3, r3
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	6878      	ldr	r0, [r7, #4]
 800e5aa:	f7ff fca0 	bl	800deee <inv_set_bank>
 800e5ae:	4602      	mov	r2, r0
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	4313      	orrs	r3, r2
 800e5b4:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800e5b6:	1c7a      	adds	r2, r7, #1
 800e5b8:	7af9      	ldrb	r1, [r7, #11]
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7ff fc36 	bl	800de2e <inv_icm20948_write_reg>
 800e5c2:	4602      	mov	r2, r0
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	4313      	orrs	r3, r2
 800e5c8:	60fb      	str	r3, [r7, #12]

    return result;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
}
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	3710      	adds	r7, #16
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}

0800e5d4 <inv_msg_setup>:
	(void)level, (void)str, (void)ap;
#endif
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
 800e5d4:	b480      	push	{r7}
 800e5d6:	b083      	sub	sp, #12
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
 800e5dc:	6039      	str	r1, [r7, #0]
	msg_level   = level;
 800e5de:	4a0c      	ldr	r2, [pc, #48]	@ (800e610 <inv_msg_setup+0x3c>)
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	6013      	str	r3, [r2, #0]
	if (level < INV_MSG_LEVEL_OFF)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	da03      	bge.n	800e5f2 <inv_msg_setup+0x1e>
		msg_level = INV_MSG_LEVEL_OFF;
 800e5ea:	4b09      	ldr	r3, [pc, #36]	@ (800e610 <inv_msg_setup+0x3c>)
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	601a      	str	r2, [r3, #0]
 800e5f0:	e005      	b.n	800e5fe <inv_msg_setup+0x2a>
	else if (level > INV_MSG_LEVEL_MAX)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	2b06      	cmp	r3, #6
 800e5f6:	dd02      	ble.n	800e5fe <inv_msg_setup+0x2a>
		msg_level = INV_MSG_LEVEL_MAX;
 800e5f8:	4b05      	ldr	r3, [pc, #20]	@ (800e610 <inv_msg_setup+0x3c>)
 800e5fa:	2206      	movs	r2, #6
 800e5fc:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 800e5fe:	4a05      	ldr	r2, [pc, #20]	@ (800e614 <inv_msg_setup+0x40>)
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	6013      	str	r3, [r2, #0]
}
 800e604:	bf00      	nop
 800e606:	370c      	adds	r7, #12
 800e608:	46bd      	mov	sp, r7
 800e60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60e:	4770      	bx	lr
 800e610:	20001570 	.word	0x20001570
 800e614:	20001574 	.word	0x20001574

0800e618 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
 800e618:	b40e      	push	{r1, r2, r3}
 800e61a:	b580      	push	{r7, lr}
 800e61c:	b085      	sub	sp, #20
 800e61e:	af00      	add	r7, sp, #0
 800e620:	6078      	str	r0, [r7, #4]
	if(level && level <= msg_level && msg_printer) {
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d011      	beq.n	800e64c <inv_msg+0x34>
 800e628:	4b0c      	ldr	r3, [pc, #48]	@ (800e65c <inv_msg+0x44>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	687a      	ldr	r2, [r7, #4]
 800e62e:	429a      	cmp	r2, r3
 800e630:	dc0c      	bgt.n	800e64c <inv_msg+0x34>
 800e632:	4b0b      	ldr	r3, [pc, #44]	@ (800e660 <inv_msg+0x48>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d008      	beq.n	800e64c <inv_msg+0x34>
		va_list ap;
		va_start(ap, str);
 800e63a:	f107 0320 	add.w	r3, r7, #32
 800e63e:	60fb      	str	r3, [r7, #12]
		msg_printer(level, str, ap);
 800e640:	4b07      	ldr	r3, [pc, #28]	@ (800e660 <inv_msg+0x48>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	68fa      	ldr	r2, [r7, #12]
 800e646:	69f9      	ldr	r1, [r7, #28]
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	4798      	blx	r3
		va_end(ap);
	}
}
 800e64c:	bf00      	nop
 800e64e:	3714      	adds	r7, #20
 800e650:	46bd      	mov	sp, r7
 800e652:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e656:	b003      	add	sp, #12
 800e658:	4770      	bx	lr
 800e65a:	bf00      	nop
 800e65c:	20001570 	.word	0x20001570
 800e660:	20001574 	.word	0x20001574

0800e664 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e668:	4b0e      	ldr	r3, [pc, #56]	@ (800e6a4 <HAL_Init+0x40>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	4a0d      	ldr	r2, [pc, #52]	@ (800e6a4 <HAL_Init+0x40>)
 800e66e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e672:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e674:	4b0b      	ldr	r3, [pc, #44]	@ (800e6a4 <HAL_Init+0x40>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4a0a      	ldr	r2, [pc, #40]	@ (800e6a4 <HAL_Init+0x40>)
 800e67a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e67e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e680:	4b08      	ldr	r3, [pc, #32]	@ (800e6a4 <HAL_Init+0x40>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	4a07      	ldr	r2, [pc, #28]	@ (800e6a4 <HAL_Init+0x40>)
 800e686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e68a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e68c:	2003      	movs	r0, #3
 800e68e:	f000 f92b 	bl	800e8e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e692:	2000      	movs	r0, #0
 800e694:	f000 f808 	bl	800e6a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e698:	f7f3 fe0e 	bl	80022b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e69c:	2300      	movs	r3, #0
}
 800e69e:	4618      	mov	r0, r3
 800e6a0:	bd80      	pop	{r7, pc}
 800e6a2:	bf00      	nop
 800e6a4:	40023c00 	.word	0x40023c00

0800e6a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b082      	sub	sp, #8
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e6b0:	4b12      	ldr	r3, [pc, #72]	@ (800e6fc <HAL_InitTick+0x54>)
 800e6b2:	681a      	ldr	r2, [r3, #0]
 800e6b4:	4b12      	ldr	r3, [pc, #72]	@ (800e700 <HAL_InitTick+0x58>)
 800e6b6:	781b      	ldrb	r3, [r3, #0]
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e6be:	fbb3 f3f1 	udiv	r3, r3, r1
 800e6c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	f000 f943 	bl	800e952 <HAL_SYSTICK_Config>
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d001      	beq.n	800e6d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	e00e      	b.n	800e6f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2b0f      	cmp	r3, #15
 800e6da:	d80a      	bhi.n	800e6f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e6dc:	2200      	movs	r2, #0
 800e6de:	6879      	ldr	r1, [r7, #4]
 800e6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6e4:	f000 f90b 	bl	800e8fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e6e8:	4a06      	ldr	r2, [pc, #24]	@ (800e704 <HAL_InitTick+0x5c>)
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	e000      	b.n	800e6f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e6f2:	2301      	movs	r3, #1
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	3708      	adds	r7, #8
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	bd80      	pop	{r7, pc}
 800e6fc:	20000000 	.word	0x20000000
 800e700:	20000224 	.word	0x20000224
 800e704:	20000220 	.word	0x20000220

0800e708 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e708:	b480      	push	{r7}
 800e70a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e70c:	4b06      	ldr	r3, [pc, #24]	@ (800e728 <HAL_IncTick+0x20>)
 800e70e:	781b      	ldrb	r3, [r3, #0]
 800e710:	461a      	mov	r2, r3
 800e712:	4b06      	ldr	r3, [pc, #24]	@ (800e72c <HAL_IncTick+0x24>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	4413      	add	r3, r2
 800e718:	4a04      	ldr	r2, [pc, #16]	@ (800e72c <HAL_IncTick+0x24>)
 800e71a:	6013      	str	r3, [r2, #0]
}
 800e71c:	bf00      	nop
 800e71e:	46bd      	mov	sp, r7
 800e720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e724:	4770      	bx	lr
 800e726:	bf00      	nop
 800e728:	20000224 	.word	0x20000224
 800e72c:	20001578 	.word	0x20001578

0800e730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e730:	b480      	push	{r7}
 800e732:	af00      	add	r7, sp, #0
  return uwTick;
 800e734:	4b03      	ldr	r3, [pc, #12]	@ (800e744 <HAL_GetTick+0x14>)
 800e736:	681b      	ldr	r3, [r3, #0]
}
 800e738:	4618      	mov	r0, r3
 800e73a:	46bd      	mov	sp, r7
 800e73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e740:	4770      	bx	lr
 800e742:	bf00      	nop
 800e744:	20001578 	.word	0x20001578

0800e748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e748:	b480      	push	{r7}
 800e74a:	b085      	sub	sp, #20
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f003 0307 	and.w	r3, r3, #7
 800e756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e758:	4b0c      	ldr	r3, [pc, #48]	@ (800e78c <__NVIC_SetPriorityGrouping+0x44>)
 800e75a:	68db      	ldr	r3, [r3, #12]
 800e75c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e75e:	68ba      	ldr	r2, [r7, #8]
 800e760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800e764:	4013      	ands	r3, r2
 800e766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800e770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800e774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e77a:	4a04      	ldr	r2, [pc, #16]	@ (800e78c <__NVIC_SetPriorityGrouping+0x44>)
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	60d3      	str	r3, [r2, #12]
}
 800e780:	bf00      	nop
 800e782:	3714      	adds	r7, #20
 800e784:	46bd      	mov	sp, r7
 800e786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78a:	4770      	bx	lr
 800e78c:	e000ed00 	.word	0xe000ed00

0800e790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800e790:	b480      	push	{r7}
 800e792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e794:	4b04      	ldr	r3, [pc, #16]	@ (800e7a8 <__NVIC_GetPriorityGrouping+0x18>)
 800e796:	68db      	ldr	r3, [r3, #12]
 800e798:	0a1b      	lsrs	r3, r3, #8
 800e79a:	f003 0307 	and.w	r3, r3, #7
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	46bd      	mov	sp, r7
 800e7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a6:	4770      	bx	lr
 800e7a8:	e000ed00 	.word	0xe000ed00

0800e7ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e7ac:	b480      	push	{r7}
 800e7ae:	b083      	sub	sp, #12
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e7b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	db0b      	blt.n	800e7d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e7be:	79fb      	ldrb	r3, [r7, #7]
 800e7c0:	f003 021f 	and.w	r2, r3, #31
 800e7c4:	4907      	ldr	r1, [pc, #28]	@ (800e7e4 <__NVIC_EnableIRQ+0x38>)
 800e7c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e7ca:	095b      	lsrs	r3, r3, #5
 800e7cc:	2001      	movs	r0, #1
 800e7ce:	fa00 f202 	lsl.w	r2, r0, r2
 800e7d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800e7d6:	bf00      	nop
 800e7d8:	370c      	adds	r7, #12
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e0:	4770      	bx	lr
 800e7e2:	bf00      	nop
 800e7e4:	e000e100 	.word	0xe000e100

0800e7e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800e7e8:	b480      	push	{r7}
 800e7ea:	b083      	sub	sp, #12
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	6039      	str	r1, [r7, #0]
 800e7f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e7f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	db0a      	blt.n	800e812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	b2da      	uxtb	r2, r3
 800e800:	490c      	ldr	r1, [pc, #48]	@ (800e834 <__NVIC_SetPriority+0x4c>)
 800e802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e806:	0112      	lsls	r2, r2, #4
 800e808:	b2d2      	uxtb	r2, r2
 800e80a:	440b      	add	r3, r1
 800e80c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800e810:	e00a      	b.n	800e828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	b2da      	uxtb	r2, r3
 800e816:	4908      	ldr	r1, [pc, #32]	@ (800e838 <__NVIC_SetPriority+0x50>)
 800e818:	79fb      	ldrb	r3, [r7, #7]
 800e81a:	f003 030f 	and.w	r3, r3, #15
 800e81e:	3b04      	subs	r3, #4
 800e820:	0112      	lsls	r2, r2, #4
 800e822:	b2d2      	uxtb	r2, r2
 800e824:	440b      	add	r3, r1
 800e826:	761a      	strb	r2, [r3, #24]
}
 800e828:	bf00      	nop
 800e82a:	370c      	adds	r7, #12
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr
 800e834:	e000e100 	.word	0xe000e100
 800e838:	e000ed00 	.word	0xe000ed00

0800e83c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b089      	sub	sp, #36	@ 0x24
 800e840:	af00      	add	r7, sp, #0
 800e842:	60f8      	str	r0, [r7, #12]
 800e844:	60b9      	str	r1, [r7, #8]
 800e846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	f003 0307 	and.w	r3, r3, #7
 800e84e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e850:	69fb      	ldr	r3, [r7, #28]
 800e852:	f1c3 0307 	rsb	r3, r3, #7
 800e856:	2b04      	cmp	r3, #4
 800e858:	bf28      	it	cs
 800e85a:	2304      	movcs	r3, #4
 800e85c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e85e:	69fb      	ldr	r3, [r7, #28]
 800e860:	3304      	adds	r3, #4
 800e862:	2b06      	cmp	r3, #6
 800e864:	d902      	bls.n	800e86c <NVIC_EncodePriority+0x30>
 800e866:	69fb      	ldr	r3, [r7, #28]
 800e868:	3b03      	subs	r3, #3
 800e86a:	e000      	b.n	800e86e <NVIC_EncodePriority+0x32>
 800e86c:	2300      	movs	r3, #0
 800e86e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e870:	f04f 32ff 	mov.w	r2, #4294967295
 800e874:	69bb      	ldr	r3, [r7, #24]
 800e876:	fa02 f303 	lsl.w	r3, r2, r3
 800e87a:	43da      	mvns	r2, r3
 800e87c:	68bb      	ldr	r3, [r7, #8]
 800e87e:	401a      	ands	r2, r3
 800e880:	697b      	ldr	r3, [r7, #20]
 800e882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e884:	f04f 31ff 	mov.w	r1, #4294967295
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	fa01 f303 	lsl.w	r3, r1, r3
 800e88e:	43d9      	mvns	r1, r3
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e894:	4313      	orrs	r3, r2
         );
}
 800e896:	4618      	mov	r0, r3
 800e898:	3724      	adds	r7, #36	@ 0x24
 800e89a:	46bd      	mov	sp, r7
 800e89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a0:	4770      	bx	lr
	...

0800e8a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b082      	sub	sp, #8
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e8b4:	d301      	bcc.n	800e8ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800e8b6:	2301      	movs	r3, #1
 800e8b8:	e00f      	b.n	800e8da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e8ba:	4a0a      	ldr	r2, [pc, #40]	@ (800e8e4 <SysTick_Config+0x40>)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	3b01      	subs	r3, #1
 800e8c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800e8c2:	210f      	movs	r1, #15
 800e8c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8c8:	f7ff ff8e 	bl	800e7e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e8cc:	4b05      	ldr	r3, [pc, #20]	@ (800e8e4 <SysTick_Config+0x40>)
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e8d2:	4b04      	ldr	r3, [pc, #16]	@ (800e8e4 <SysTick_Config+0x40>)
 800e8d4:	2207      	movs	r2, #7
 800e8d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e8d8:	2300      	movs	r3, #0
}
 800e8da:	4618      	mov	r0, r3
 800e8dc:	3708      	adds	r7, #8
 800e8de:	46bd      	mov	sp, r7
 800e8e0:	bd80      	pop	{r7, pc}
 800e8e2:	bf00      	nop
 800e8e4:	e000e010 	.word	0xe000e010

0800e8e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b082      	sub	sp, #8
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f7ff ff29 	bl	800e748 <__NVIC_SetPriorityGrouping>
}
 800e8f6:	bf00      	nop
 800e8f8:	3708      	adds	r7, #8
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bd80      	pop	{r7, pc}

0800e8fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e8fe:	b580      	push	{r7, lr}
 800e900:	b086      	sub	sp, #24
 800e902:	af00      	add	r7, sp, #0
 800e904:	4603      	mov	r3, r0
 800e906:	60b9      	str	r1, [r7, #8]
 800e908:	607a      	str	r2, [r7, #4]
 800e90a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800e90c:	2300      	movs	r3, #0
 800e90e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800e910:	f7ff ff3e 	bl	800e790 <__NVIC_GetPriorityGrouping>
 800e914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800e916:	687a      	ldr	r2, [r7, #4]
 800e918:	68b9      	ldr	r1, [r7, #8]
 800e91a:	6978      	ldr	r0, [r7, #20]
 800e91c:	f7ff ff8e 	bl	800e83c <NVIC_EncodePriority>
 800e920:	4602      	mov	r2, r0
 800e922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e926:	4611      	mov	r1, r2
 800e928:	4618      	mov	r0, r3
 800e92a:	f7ff ff5d 	bl	800e7e8 <__NVIC_SetPriority>
}
 800e92e:	bf00      	nop
 800e930:	3718      	adds	r7, #24
 800e932:	46bd      	mov	sp, r7
 800e934:	bd80      	pop	{r7, pc}

0800e936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e936:	b580      	push	{r7, lr}
 800e938:	b082      	sub	sp, #8
 800e93a:	af00      	add	r7, sp, #0
 800e93c:	4603      	mov	r3, r0
 800e93e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800e940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e944:	4618      	mov	r0, r3
 800e946:	f7ff ff31 	bl	800e7ac <__NVIC_EnableIRQ>
}
 800e94a:	bf00      	nop
 800e94c:	3708      	adds	r7, #8
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}

0800e952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e952:	b580      	push	{r7, lr}
 800e954:	b082      	sub	sp, #8
 800e956:	af00      	add	r7, sp, #0
 800e958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f7ff ffa2 	bl	800e8a4 <SysTick_Config>
 800e960:	4603      	mov	r3, r0
}
 800e962:	4618      	mov	r0, r3
 800e964:	3708      	adds	r7, #8
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}
	...

0800e96c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b089      	sub	sp, #36	@ 0x24
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
 800e974:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800e976:	2300      	movs	r3, #0
 800e978:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800e97a:	2300      	movs	r3, #0
 800e97c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800e97e:	2300      	movs	r3, #0
 800e980:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800e982:	2300      	movs	r3, #0
 800e984:	61fb      	str	r3, [r7, #28]
 800e986:	e165      	b.n	800ec54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800e988:	2201      	movs	r2, #1
 800e98a:	69fb      	ldr	r3, [r7, #28]
 800e98c:	fa02 f303 	lsl.w	r3, r2, r3
 800e990:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	697a      	ldr	r2, [r7, #20]
 800e998:	4013      	ands	r3, r2
 800e99a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800e99c:	693a      	ldr	r2, [r7, #16]
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	429a      	cmp	r2, r3
 800e9a2:	f040 8154 	bne.w	800ec4e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	685b      	ldr	r3, [r3, #4]
 800e9aa:	f003 0303 	and.w	r3, r3, #3
 800e9ae:	2b01      	cmp	r3, #1
 800e9b0:	d005      	beq.n	800e9be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e9b2:	683b      	ldr	r3, [r7, #0]
 800e9b4:	685b      	ldr	r3, [r3, #4]
 800e9b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800e9ba:	2b02      	cmp	r3, #2
 800e9bc:	d130      	bne.n	800ea20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	689b      	ldr	r3, [r3, #8]
 800e9c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800e9c4:	69fb      	ldr	r3, [r7, #28]
 800e9c6:	005b      	lsls	r3, r3, #1
 800e9c8:	2203      	movs	r2, #3
 800e9ca:	fa02 f303 	lsl.w	r3, r2, r3
 800e9ce:	43db      	mvns	r3, r3
 800e9d0:	69ba      	ldr	r2, [r7, #24]
 800e9d2:	4013      	ands	r3, r2
 800e9d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	68da      	ldr	r2, [r3, #12]
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	005b      	lsls	r3, r3, #1
 800e9de:	fa02 f303 	lsl.w	r3, r2, r3
 800e9e2:	69ba      	ldr	r2, [r7, #24]
 800e9e4:	4313      	orrs	r3, r2
 800e9e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	69ba      	ldr	r2, [r7, #24]
 800e9ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	685b      	ldr	r3, [r3, #4]
 800e9f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800e9f4:	2201      	movs	r2, #1
 800e9f6:	69fb      	ldr	r3, [r7, #28]
 800e9f8:	fa02 f303 	lsl.w	r3, r2, r3
 800e9fc:	43db      	mvns	r3, r3
 800e9fe:	69ba      	ldr	r2, [r7, #24]
 800ea00:	4013      	ands	r3, r2
 800ea02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ea04:	683b      	ldr	r3, [r7, #0]
 800ea06:	685b      	ldr	r3, [r3, #4]
 800ea08:	091b      	lsrs	r3, r3, #4
 800ea0a:	f003 0201 	and.w	r2, r3, #1
 800ea0e:	69fb      	ldr	r3, [r7, #28]
 800ea10:	fa02 f303 	lsl.w	r3, r2, r3
 800ea14:	69ba      	ldr	r2, [r7, #24]
 800ea16:	4313      	orrs	r3, r2
 800ea18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	69ba      	ldr	r2, [r7, #24]
 800ea1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	685b      	ldr	r3, [r3, #4]
 800ea24:	f003 0303 	and.w	r3, r3, #3
 800ea28:	2b03      	cmp	r3, #3
 800ea2a:	d017      	beq.n	800ea5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	68db      	ldr	r3, [r3, #12]
 800ea30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ea32:	69fb      	ldr	r3, [r7, #28]
 800ea34:	005b      	lsls	r3, r3, #1
 800ea36:	2203      	movs	r2, #3
 800ea38:	fa02 f303 	lsl.w	r3, r2, r3
 800ea3c:	43db      	mvns	r3, r3
 800ea3e:	69ba      	ldr	r2, [r7, #24]
 800ea40:	4013      	ands	r3, r2
 800ea42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	689a      	ldr	r2, [r3, #8]
 800ea48:	69fb      	ldr	r3, [r7, #28]
 800ea4a:	005b      	lsls	r3, r3, #1
 800ea4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ea50:	69ba      	ldr	r2, [r7, #24]
 800ea52:	4313      	orrs	r3, r2
 800ea54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	69ba      	ldr	r2, [r7, #24]
 800ea5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	685b      	ldr	r3, [r3, #4]
 800ea60:	f003 0303 	and.w	r3, r3, #3
 800ea64:	2b02      	cmp	r3, #2
 800ea66:	d123      	bne.n	800eab0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ea68:	69fb      	ldr	r3, [r7, #28]
 800ea6a:	08da      	lsrs	r2, r3, #3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	3208      	adds	r2, #8
 800ea70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ea76:	69fb      	ldr	r3, [r7, #28]
 800ea78:	f003 0307 	and.w	r3, r3, #7
 800ea7c:	009b      	lsls	r3, r3, #2
 800ea7e:	220f      	movs	r2, #15
 800ea80:	fa02 f303 	lsl.w	r3, r2, r3
 800ea84:	43db      	mvns	r3, r3
 800ea86:	69ba      	ldr	r2, [r7, #24]
 800ea88:	4013      	ands	r3, r2
 800ea8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	691a      	ldr	r2, [r3, #16]
 800ea90:	69fb      	ldr	r3, [r7, #28]
 800ea92:	f003 0307 	and.w	r3, r3, #7
 800ea96:	009b      	lsls	r3, r3, #2
 800ea98:	fa02 f303 	lsl.w	r3, r2, r3
 800ea9c:	69ba      	ldr	r2, [r7, #24]
 800ea9e:	4313      	orrs	r3, r2
 800eaa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800eaa2:	69fb      	ldr	r3, [r7, #28]
 800eaa4:	08da      	lsrs	r2, r3, #3
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	3208      	adds	r2, #8
 800eaaa:	69b9      	ldr	r1, [r7, #24]
 800eaac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800eab6:	69fb      	ldr	r3, [r7, #28]
 800eab8:	005b      	lsls	r3, r3, #1
 800eaba:	2203      	movs	r2, #3
 800eabc:	fa02 f303 	lsl.w	r3, r2, r3
 800eac0:	43db      	mvns	r3, r3
 800eac2:	69ba      	ldr	r2, [r7, #24]
 800eac4:	4013      	ands	r3, r2
 800eac6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	685b      	ldr	r3, [r3, #4]
 800eacc:	f003 0203 	and.w	r2, r3, #3
 800ead0:	69fb      	ldr	r3, [r7, #28]
 800ead2:	005b      	lsls	r3, r3, #1
 800ead4:	fa02 f303 	lsl.w	r3, r2, r3
 800ead8:	69ba      	ldr	r2, [r7, #24]
 800eada:	4313      	orrs	r3, r2
 800eadc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	69ba      	ldr	r2, [r7, #24]
 800eae2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	685b      	ldr	r3, [r3, #4]
 800eae8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	f000 80ae 	beq.w	800ec4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	60fb      	str	r3, [r7, #12]
 800eaf6:	4b5d      	ldr	r3, [pc, #372]	@ (800ec6c <HAL_GPIO_Init+0x300>)
 800eaf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eafa:	4a5c      	ldr	r2, [pc, #368]	@ (800ec6c <HAL_GPIO_Init+0x300>)
 800eafc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800eb00:	6453      	str	r3, [r2, #68]	@ 0x44
 800eb02:	4b5a      	ldr	r3, [pc, #360]	@ (800ec6c <HAL_GPIO_Init+0x300>)
 800eb04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eb06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eb0a:	60fb      	str	r3, [r7, #12]
 800eb0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800eb0e:	4a58      	ldr	r2, [pc, #352]	@ (800ec70 <HAL_GPIO_Init+0x304>)
 800eb10:	69fb      	ldr	r3, [r7, #28]
 800eb12:	089b      	lsrs	r3, r3, #2
 800eb14:	3302      	adds	r3, #2
 800eb16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800eb1c:	69fb      	ldr	r3, [r7, #28]
 800eb1e:	f003 0303 	and.w	r3, r3, #3
 800eb22:	009b      	lsls	r3, r3, #2
 800eb24:	220f      	movs	r2, #15
 800eb26:	fa02 f303 	lsl.w	r3, r2, r3
 800eb2a:	43db      	mvns	r3, r3
 800eb2c:	69ba      	ldr	r2, [r7, #24]
 800eb2e:	4013      	ands	r3, r2
 800eb30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	4a4f      	ldr	r2, [pc, #316]	@ (800ec74 <HAL_GPIO_Init+0x308>)
 800eb36:	4293      	cmp	r3, r2
 800eb38:	d025      	beq.n	800eb86 <HAL_GPIO_Init+0x21a>
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	4a4e      	ldr	r2, [pc, #312]	@ (800ec78 <HAL_GPIO_Init+0x30c>)
 800eb3e:	4293      	cmp	r3, r2
 800eb40:	d01f      	beq.n	800eb82 <HAL_GPIO_Init+0x216>
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	4a4d      	ldr	r2, [pc, #308]	@ (800ec7c <HAL_GPIO_Init+0x310>)
 800eb46:	4293      	cmp	r3, r2
 800eb48:	d019      	beq.n	800eb7e <HAL_GPIO_Init+0x212>
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	4a4c      	ldr	r2, [pc, #304]	@ (800ec80 <HAL_GPIO_Init+0x314>)
 800eb4e:	4293      	cmp	r3, r2
 800eb50:	d013      	beq.n	800eb7a <HAL_GPIO_Init+0x20e>
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	4a4b      	ldr	r2, [pc, #300]	@ (800ec84 <HAL_GPIO_Init+0x318>)
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d00d      	beq.n	800eb76 <HAL_GPIO_Init+0x20a>
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	4a4a      	ldr	r2, [pc, #296]	@ (800ec88 <HAL_GPIO_Init+0x31c>)
 800eb5e:	4293      	cmp	r3, r2
 800eb60:	d007      	beq.n	800eb72 <HAL_GPIO_Init+0x206>
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	4a49      	ldr	r2, [pc, #292]	@ (800ec8c <HAL_GPIO_Init+0x320>)
 800eb66:	4293      	cmp	r3, r2
 800eb68:	d101      	bne.n	800eb6e <HAL_GPIO_Init+0x202>
 800eb6a:	2306      	movs	r3, #6
 800eb6c:	e00c      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb6e:	2307      	movs	r3, #7
 800eb70:	e00a      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb72:	2305      	movs	r3, #5
 800eb74:	e008      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb76:	2304      	movs	r3, #4
 800eb78:	e006      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb7a:	2303      	movs	r3, #3
 800eb7c:	e004      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb7e:	2302      	movs	r3, #2
 800eb80:	e002      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb82:	2301      	movs	r3, #1
 800eb84:	e000      	b.n	800eb88 <HAL_GPIO_Init+0x21c>
 800eb86:	2300      	movs	r3, #0
 800eb88:	69fa      	ldr	r2, [r7, #28]
 800eb8a:	f002 0203 	and.w	r2, r2, #3
 800eb8e:	0092      	lsls	r2, r2, #2
 800eb90:	4093      	lsls	r3, r2
 800eb92:	69ba      	ldr	r2, [r7, #24]
 800eb94:	4313      	orrs	r3, r2
 800eb96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800eb98:	4935      	ldr	r1, [pc, #212]	@ (800ec70 <HAL_GPIO_Init+0x304>)
 800eb9a:	69fb      	ldr	r3, [r7, #28]
 800eb9c:	089b      	lsrs	r3, r3, #2
 800eb9e:	3302      	adds	r3, #2
 800eba0:	69ba      	ldr	r2, [r7, #24]
 800eba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800eba6:	4b3a      	ldr	r3, [pc, #232]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800eba8:	689b      	ldr	r3, [r3, #8]
 800ebaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ebac:	693b      	ldr	r3, [r7, #16]
 800ebae:	43db      	mvns	r3, r3
 800ebb0:	69ba      	ldr	r2, [r7, #24]
 800ebb2:	4013      	ands	r3, r2
 800ebb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	685b      	ldr	r3, [r3, #4]
 800ebba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d003      	beq.n	800ebca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800ebc2:	69ba      	ldr	r2, [r7, #24]
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	4313      	orrs	r3, r2
 800ebc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ebca:	4a31      	ldr	r2, [pc, #196]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ebcc:	69bb      	ldr	r3, [r7, #24]
 800ebce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ebd0:	4b2f      	ldr	r3, [pc, #188]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ebd2:	68db      	ldr	r3, [r3, #12]
 800ebd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	43db      	mvns	r3, r3
 800ebda:	69ba      	ldr	r2, [r7, #24]
 800ebdc:	4013      	ands	r3, r2
 800ebde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	685b      	ldr	r3, [r3, #4]
 800ebe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d003      	beq.n	800ebf4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800ebec:	69ba      	ldr	r2, [r7, #24]
 800ebee:	693b      	ldr	r3, [r7, #16]
 800ebf0:	4313      	orrs	r3, r2
 800ebf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ebf4:	4a26      	ldr	r2, [pc, #152]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ebf6:	69bb      	ldr	r3, [r7, #24]
 800ebf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ebfa:	4b25      	ldr	r3, [pc, #148]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ebfc:	685b      	ldr	r3, [r3, #4]
 800ebfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	43db      	mvns	r3, r3
 800ec04:	69ba      	ldr	r2, [r7, #24]
 800ec06:	4013      	ands	r3, r2
 800ec08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	685b      	ldr	r3, [r3, #4]
 800ec0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d003      	beq.n	800ec1e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800ec16:	69ba      	ldr	r2, [r7, #24]
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	4313      	orrs	r3, r2
 800ec1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ec1e:	4a1c      	ldr	r2, [pc, #112]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ec20:	69bb      	ldr	r3, [r7, #24]
 800ec22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ec24:	4b1a      	ldr	r3, [pc, #104]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ec2a:	693b      	ldr	r3, [r7, #16]
 800ec2c:	43db      	mvns	r3, r3
 800ec2e:	69ba      	ldr	r2, [r7, #24]
 800ec30:	4013      	ands	r3, r2
 800ec32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	685b      	ldr	r3, [r3, #4]
 800ec38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d003      	beq.n	800ec48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800ec40:	69ba      	ldr	r2, [r7, #24]
 800ec42:	693b      	ldr	r3, [r7, #16]
 800ec44:	4313      	orrs	r3, r2
 800ec46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ec48:	4a11      	ldr	r2, [pc, #68]	@ (800ec90 <HAL_GPIO_Init+0x324>)
 800ec4a:	69bb      	ldr	r3, [r7, #24]
 800ec4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ec4e:	69fb      	ldr	r3, [r7, #28]
 800ec50:	3301      	adds	r3, #1
 800ec52:	61fb      	str	r3, [r7, #28]
 800ec54:	69fb      	ldr	r3, [r7, #28]
 800ec56:	2b0f      	cmp	r3, #15
 800ec58:	f67f ae96 	bls.w	800e988 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ec5c:	bf00      	nop
 800ec5e:	bf00      	nop
 800ec60:	3724      	adds	r7, #36	@ 0x24
 800ec62:	46bd      	mov	sp, r7
 800ec64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec68:	4770      	bx	lr
 800ec6a:	bf00      	nop
 800ec6c:	40023800 	.word	0x40023800
 800ec70:	40013800 	.word	0x40013800
 800ec74:	40020000 	.word	0x40020000
 800ec78:	40020400 	.word	0x40020400
 800ec7c:	40020800 	.word	0x40020800
 800ec80:	40020c00 	.word	0x40020c00
 800ec84:	40021000 	.word	0x40021000
 800ec88:	40021400 	.word	0x40021400
 800ec8c:	40021800 	.word	0x40021800
 800ec90:	40013c00 	.word	0x40013c00

0800ec94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ec94:	b480      	push	{r7}
 800ec96:	b083      	sub	sp, #12
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
 800ec9c:	460b      	mov	r3, r1
 800ec9e:	807b      	strh	r3, [r7, #2]
 800eca0:	4613      	mov	r3, r2
 800eca2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800eca4:	787b      	ldrb	r3, [r7, #1]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d003      	beq.n	800ecb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ecaa:	887a      	ldrh	r2, [r7, #2]
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ecb0:	e003      	b.n	800ecba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ecb2:	887b      	ldrh	r3, [r7, #2]
 800ecb4:	041a      	lsls	r2, r3, #16
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	619a      	str	r2, [r3, #24]
}
 800ecba:	bf00      	nop
 800ecbc:	370c      	adds	r7, #12
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc4:	4770      	bx	lr
	...

0800ecc8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b082      	sub	sp, #8
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	4603      	mov	r3, r0
 800ecd0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800ecd2:	4b08      	ldr	r3, [pc, #32]	@ (800ecf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ecd4:	695a      	ldr	r2, [r3, #20]
 800ecd6:	88fb      	ldrh	r3, [r7, #6]
 800ecd8:	4013      	ands	r3, r2
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d006      	beq.n	800ecec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800ecde:	4a05      	ldr	r2, [pc, #20]	@ (800ecf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ece0:	88fb      	ldrh	r3, [r7, #6]
 800ece2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800ece4:	88fb      	ldrh	r3, [r7, #6]
 800ece6:	4618      	mov	r0, r3
 800ece8:	f7f3 fa04 	bl	80020f4 <HAL_GPIO_EXTI_Callback>
  }
}
 800ecec:	bf00      	nop
 800ecee:	3708      	adds	r7, #8
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}
 800ecf4:	40013c00 	.word	0x40013c00

0800ecf8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b082      	sub	sp, #8
 800ecfc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800ed02:	2300      	movs	r3, #0
 800ed04:	603b      	str	r3, [r7, #0]
 800ed06:	4b20      	ldr	r3, [pc, #128]	@ (800ed88 <HAL_PWREx_EnableOverDrive+0x90>)
 800ed08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed0a:	4a1f      	ldr	r2, [pc, #124]	@ (800ed88 <HAL_PWREx_EnableOverDrive+0x90>)
 800ed0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed10:	6413      	str	r3, [r2, #64]	@ 0x40
 800ed12:	4b1d      	ldr	r3, [pc, #116]	@ (800ed88 <HAL_PWREx_EnableOverDrive+0x90>)
 800ed14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ed1a:	603b      	str	r3, [r7, #0]
 800ed1c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ed1e:	4b1b      	ldr	r3, [pc, #108]	@ (800ed8c <HAL_PWREx_EnableOverDrive+0x94>)
 800ed20:	2201      	movs	r2, #1
 800ed22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ed24:	f7ff fd04 	bl	800e730 <HAL_GetTick>
 800ed28:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ed2a:	e009      	b.n	800ed40 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ed2c:	f7ff fd00 	bl	800e730 <HAL_GetTick>
 800ed30:	4602      	mov	r2, r0
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	1ad3      	subs	r3, r2, r3
 800ed36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ed3a:	d901      	bls.n	800ed40 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800ed3c:	2303      	movs	r3, #3
 800ed3e:	e01f      	b.n	800ed80 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ed40:	4b13      	ldr	r3, [pc, #76]	@ (800ed90 <HAL_PWREx_EnableOverDrive+0x98>)
 800ed42:	685b      	ldr	r3, [r3, #4]
 800ed44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ed48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed4c:	d1ee      	bne.n	800ed2c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ed4e:	4b11      	ldr	r3, [pc, #68]	@ (800ed94 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ed50:	2201      	movs	r2, #1
 800ed52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ed54:	f7ff fcec 	bl	800e730 <HAL_GetTick>
 800ed58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ed5a:	e009      	b.n	800ed70 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ed5c:	f7ff fce8 	bl	800e730 <HAL_GetTick>
 800ed60:	4602      	mov	r2, r0
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	1ad3      	subs	r3, r2, r3
 800ed66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ed6a:	d901      	bls.n	800ed70 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800ed6c:	2303      	movs	r3, #3
 800ed6e:	e007      	b.n	800ed80 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ed70:	4b07      	ldr	r3, [pc, #28]	@ (800ed90 <HAL_PWREx_EnableOverDrive+0x98>)
 800ed72:	685b      	ldr	r3, [r3, #4]
 800ed74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ed78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed7c:	d1ee      	bne.n	800ed5c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800ed7e:	2300      	movs	r3, #0
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3708      	adds	r7, #8
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}
 800ed88:	40023800 	.word	0x40023800
 800ed8c:	420e0040 	.word	0x420e0040
 800ed90:	40007000 	.word	0x40007000
 800ed94:	420e0044 	.word	0x420e0044

0800ed98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b084      	sub	sp, #16
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
 800eda0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d101      	bne.n	800edac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800eda8:	2301      	movs	r3, #1
 800edaa:	e0cc      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800edac:	4b68      	ldr	r3, [pc, #416]	@ (800ef50 <HAL_RCC_ClockConfig+0x1b8>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f003 030f 	and.w	r3, r3, #15
 800edb4:	683a      	ldr	r2, [r7, #0]
 800edb6:	429a      	cmp	r2, r3
 800edb8:	d90c      	bls.n	800edd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800edba:	4b65      	ldr	r3, [pc, #404]	@ (800ef50 <HAL_RCC_ClockConfig+0x1b8>)
 800edbc:	683a      	ldr	r2, [r7, #0]
 800edbe:	b2d2      	uxtb	r2, r2
 800edc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800edc2:	4b63      	ldr	r3, [pc, #396]	@ (800ef50 <HAL_RCC_ClockConfig+0x1b8>)
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f003 030f 	and.w	r3, r3, #15
 800edca:	683a      	ldr	r2, [r7, #0]
 800edcc:	429a      	cmp	r2, r3
 800edce:	d001      	beq.n	800edd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800edd0:	2301      	movs	r3, #1
 800edd2:	e0b8      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	f003 0302 	and.w	r3, r3, #2
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d020      	beq.n	800ee22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	f003 0304 	and.w	r3, r3, #4
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d005      	beq.n	800edf8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800edec:	4b59      	ldr	r3, [pc, #356]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800edee:	689b      	ldr	r3, [r3, #8]
 800edf0:	4a58      	ldr	r2, [pc, #352]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800edf2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800edf6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	f003 0308 	and.w	r3, r3, #8
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d005      	beq.n	800ee10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ee04:	4b53      	ldr	r3, [pc, #332]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee06:	689b      	ldr	r3, [r3, #8]
 800ee08:	4a52      	ldr	r2, [pc, #328]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800ee0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ee10:	4b50      	ldr	r3, [pc, #320]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee12:	689b      	ldr	r3, [r3, #8]
 800ee14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	689b      	ldr	r3, [r3, #8]
 800ee1c:	494d      	ldr	r1, [pc, #308]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee1e:	4313      	orrs	r3, r2
 800ee20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	f003 0301 	and.w	r3, r3, #1
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d044      	beq.n	800eeb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	685b      	ldr	r3, [r3, #4]
 800ee32:	2b01      	cmp	r3, #1
 800ee34:	d107      	bne.n	800ee46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ee36:	4b47      	ldr	r3, [pc, #284]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d119      	bne.n	800ee76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ee42:	2301      	movs	r3, #1
 800ee44:	e07f      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	2b02      	cmp	r3, #2
 800ee4c:	d003      	beq.n	800ee56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ee52:	2b03      	cmp	r3, #3
 800ee54:	d107      	bne.n	800ee66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ee56:	4b3f      	ldr	r3, [pc, #252]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d109      	bne.n	800ee76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ee62:	2301      	movs	r3, #1
 800ee64:	e06f      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ee66:	4b3b      	ldr	r3, [pc, #236]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	f003 0302 	and.w	r3, r3, #2
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d101      	bne.n	800ee76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ee72:	2301      	movs	r3, #1
 800ee74:	e067      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ee76:	4b37      	ldr	r3, [pc, #220]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee78:	689b      	ldr	r3, [r3, #8]
 800ee7a:	f023 0203 	bic.w	r2, r3, #3
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	685b      	ldr	r3, [r3, #4]
 800ee82:	4934      	ldr	r1, [pc, #208]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ee84:	4313      	orrs	r3, r2
 800ee86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ee88:	f7ff fc52 	bl	800e730 <HAL_GetTick>
 800ee8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ee8e:	e00a      	b.n	800eea6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ee90:	f7ff fc4e 	bl	800e730 <HAL_GetTick>
 800ee94:	4602      	mov	r2, r0
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	1ad3      	subs	r3, r2, r3
 800ee9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	d901      	bls.n	800eea6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800eea2:	2303      	movs	r3, #3
 800eea4:	e04f      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eea6:	4b2b      	ldr	r3, [pc, #172]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800eea8:	689b      	ldr	r3, [r3, #8]
 800eeaa:	f003 020c 	and.w	r2, r3, #12
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	685b      	ldr	r3, [r3, #4]
 800eeb2:	009b      	lsls	r3, r3, #2
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	d1eb      	bne.n	800ee90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800eeb8:	4b25      	ldr	r3, [pc, #148]	@ (800ef50 <HAL_RCC_ClockConfig+0x1b8>)
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	f003 030f 	and.w	r3, r3, #15
 800eec0:	683a      	ldr	r2, [r7, #0]
 800eec2:	429a      	cmp	r2, r3
 800eec4:	d20c      	bcs.n	800eee0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800eec6:	4b22      	ldr	r3, [pc, #136]	@ (800ef50 <HAL_RCC_ClockConfig+0x1b8>)
 800eec8:	683a      	ldr	r2, [r7, #0]
 800eeca:	b2d2      	uxtb	r2, r2
 800eecc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800eece:	4b20      	ldr	r3, [pc, #128]	@ (800ef50 <HAL_RCC_ClockConfig+0x1b8>)
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	f003 030f 	and.w	r3, r3, #15
 800eed6:	683a      	ldr	r2, [r7, #0]
 800eed8:	429a      	cmp	r2, r3
 800eeda:	d001      	beq.n	800eee0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800eedc:	2301      	movs	r3, #1
 800eede:	e032      	b.n	800ef46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f003 0304 	and.w	r3, r3, #4
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d008      	beq.n	800eefe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800eeec:	4b19      	ldr	r3, [pc, #100]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800eeee:	689b      	ldr	r3, [r3, #8]
 800eef0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	68db      	ldr	r3, [r3, #12]
 800eef8:	4916      	ldr	r1, [pc, #88]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800eefa:	4313      	orrs	r3, r2
 800eefc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	f003 0308 	and.w	r3, r3, #8
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d009      	beq.n	800ef1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ef0a:	4b12      	ldr	r3, [pc, #72]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ef0c:	689b      	ldr	r3, [r3, #8]
 800ef0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	691b      	ldr	r3, [r3, #16]
 800ef16:	00db      	lsls	r3, r3, #3
 800ef18:	490e      	ldr	r1, [pc, #56]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ef1a:	4313      	orrs	r3, r2
 800ef1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ef1e:	f000 f855 	bl	800efcc <HAL_RCC_GetSysClockFreq>
 800ef22:	4602      	mov	r2, r0
 800ef24:	4b0b      	ldr	r3, [pc, #44]	@ (800ef54 <HAL_RCC_ClockConfig+0x1bc>)
 800ef26:	689b      	ldr	r3, [r3, #8]
 800ef28:	091b      	lsrs	r3, r3, #4
 800ef2a:	f003 030f 	and.w	r3, r3, #15
 800ef2e:	490a      	ldr	r1, [pc, #40]	@ (800ef58 <HAL_RCC_ClockConfig+0x1c0>)
 800ef30:	5ccb      	ldrb	r3, [r1, r3]
 800ef32:	fa22 f303 	lsr.w	r3, r2, r3
 800ef36:	4a09      	ldr	r2, [pc, #36]	@ (800ef5c <HAL_RCC_ClockConfig+0x1c4>)
 800ef38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800ef3a:	4b09      	ldr	r3, [pc, #36]	@ (800ef60 <HAL_RCC_ClockConfig+0x1c8>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	4618      	mov	r0, r3
 800ef40:	f7ff fbb2 	bl	800e6a8 <HAL_InitTick>

  return HAL_OK;
 800ef44:	2300      	movs	r3, #0
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	3710      	adds	r7, #16
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd80      	pop	{r7, pc}
 800ef4e:	bf00      	nop
 800ef50:	40023c00 	.word	0x40023c00
 800ef54:	40023800 	.word	0x40023800
 800ef58:	0801b8dc 	.word	0x0801b8dc
 800ef5c:	20000000 	.word	0x20000000
 800ef60:	20000220 	.word	0x20000220

0800ef64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ef64:	b480      	push	{r7}
 800ef66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ef68:	4b03      	ldr	r3, [pc, #12]	@ (800ef78 <HAL_RCC_GetHCLKFreq+0x14>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef74:	4770      	bx	lr
 800ef76:	bf00      	nop
 800ef78:	20000000 	.word	0x20000000

0800ef7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800ef80:	f7ff fff0 	bl	800ef64 <HAL_RCC_GetHCLKFreq>
 800ef84:	4602      	mov	r2, r0
 800ef86:	4b05      	ldr	r3, [pc, #20]	@ (800ef9c <HAL_RCC_GetPCLK1Freq+0x20>)
 800ef88:	689b      	ldr	r3, [r3, #8]
 800ef8a:	0a9b      	lsrs	r3, r3, #10
 800ef8c:	f003 0307 	and.w	r3, r3, #7
 800ef90:	4903      	ldr	r1, [pc, #12]	@ (800efa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ef92:	5ccb      	ldrb	r3, [r1, r3]
 800ef94:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	40023800 	.word	0x40023800
 800efa0:	0801b8ec 	.word	0x0801b8ec

0800efa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800efa8:	f7ff ffdc 	bl	800ef64 <HAL_RCC_GetHCLKFreq>
 800efac:	4602      	mov	r2, r0
 800efae:	4b05      	ldr	r3, [pc, #20]	@ (800efc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800efb0:	689b      	ldr	r3, [r3, #8]
 800efb2:	0b5b      	lsrs	r3, r3, #13
 800efb4:	f003 0307 	and.w	r3, r3, #7
 800efb8:	4903      	ldr	r1, [pc, #12]	@ (800efc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800efba:	5ccb      	ldrb	r3, [r1, r3]
 800efbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	bd80      	pop	{r7, pc}
 800efc4:	40023800 	.word	0x40023800
 800efc8:	0801b8ec 	.word	0x0801b8ec

0800efcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800efcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800efd0:	b0ae      	sub	sp, #184	@ 0xb8
 800efd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800efd4:	2300      	movs	r3, #0
 800efd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800efda:	2300      	movs	r3, #0
 800efdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800efe0:	2300      	movs	r3, #0
 800efe2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800efe6:	2300      	movs	r3, #0
 800efe8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800efec:	2300      	movs	r3, #0
 800efee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800eff2:	4bcb      	ldr	r3, [pc, #812]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800eff4:	689b      	ldr	r3, [r3, #8]
 800eff6:	f003 030c 	and.w	r3, r3, #12
 800effa:	2b0c      	cmp	r3, #12
 800effc:	f200 8206 	bhi.w	800f40c <HAL_RCC_GetSysClockFreq+0x440>
 800f000:	a201      	add	r2, pc, #4	@ (adr r2, 800f008 <HAL_RCC_GetSysClockFreq+0x3c>)
 800f002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f006:	bf00      	nop
 800f008:	0800f03d 	.word	0x0800f03d
 800f00c:	0800f40d 	.word	0x0800f40d
 800f010:	0800f40d 	.word	0x0800f40d
 800f014:	0800f40d 	.word	0x0800f40d
 800f018:	0800f045 	.word	0x0800f045
 800f01c:	0800f40d 	.word	0x0800f40d
 800f020:	0800f40d 	.word	0x0800f40d
 800f024:	0800f40d 	.word	0x0800f40d
 800f028:	0800f04d 	.word	0x0800f04d
 800f02c:	0800f40d 	.word	0x0800f40d
 800f030:	0800f40d 	.word	0x0800f40d
 800f034:	0800f40d 	.word	0x0800f40d
 800f038:	0800f23d 	.word	0x0800f23d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f03c:	4bb9      	ldr	r3, [pc, #740]	@ (800f324 <HAL_RCC_GetSysClockFreq+0x358>)
 800f03e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800f042:	e1e7      	b.n	800f414 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f044:	4bb8      	ldr	r3, [pc, #736]	@ (800f328 <HAL_RCC_GetSysClockFreq+0x35c>)
 800f046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f04a:	e1e3      	b.n	800f414 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f04c:	4bb4      	ldr	r3, [pc, #720]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f04e:	685b      	ldr	r3, [r3, #4]
 800f050:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f054:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f058:	4bb1      	ldr	r3, [pc, #708]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f05a:	685b      	ldr	r3, [r3, #4]
 800f05c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f060:	2b00      	cmp	r3, #0
 800f062:	d071      	beq.n	800f148 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f064:	4bae      	ldr	r3, [pc, #696]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f066:	685b      	ldr	r3, [r3, #4]
 800f068:	099b      	lsrs	r3, r3, #6
 800f06a:	2200      	movs	r2, #0
 800f06c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f070:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800f074:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f078:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f07c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f080:	2300      	movs	r3, #0
 800f082:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f086:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800f08a:	4622      	mov	r2, r4
 800f08c:	462b      	mov	r3, r5
 800f08e:	f04f 0000 	mov.w	r0, #0
 800f092:	f04f 0100 	mov.w	r1, #0
 800f096:	0159      	lsls	r1, r3, #5
 800f098:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f09c:	0150      	lsls	r0, r2, #5
 800f09e:	4602      	mov	r2, r0
 800f0a0:	460b      	mov	r3, r1
 800f0a2:	4621      	mov	r1, r4
 800f0a4:	1a51      	subs	r1, r2, r1
 800f0a6:	6439      	str	r1, [r7, #64]	@ 0x40
 800f0a8:	4629      	mov	r1, r5
 800f0aa:	eb63 0301 	sbc.w	r3, r3, r1
 800f0ae:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0b0:	f04f 0200 	mov.w	r2, #0
 800f0b4:	f04f 0300 	mov.w	r3, #0
 800f0b8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800f0bc:	4649      	mov	r1, r9
 800f0be:	018b      	lsls	r3, r1, #6
 800f0c0:	4641      	mov	r1, r8
 800f0c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f0c6:	4641      	mov	r1, r8
 800f0c8:	018a      	lsls	r2, r1, #6
 800f0ca:	4641      	mov	r1, r8
 800f0cc:	1a51      	subs	r1, r2, r1
 800f0ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f0d0:	4649      	mov	r1, r9
 800f0d2:	eb63 0301 	sbc.w	r3, r3, r1
 800f0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f0d8:	f04f 0200 	mov.w	r2, #0
 800f0dc:	f04f 0300 	mov.w	r3, #0
 800f0e0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800f0e4:	4649      	mov	r1, r9
 800f0e6:	00cb      	lsls	r3, r1, #3
 800f0e8:	4641      	mov	r1, r8
 800f0ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f0ee:	4641      	mov	r1, r8
 800f0f0:	00ca      	lsls	r2, r1, #3
 800f0f2:	4610      	mov	r0, r2
 800f0f4:	4619      	mov	r1, r3
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	4622      	mov	r2, r4
 800f0fa:	189b      	adds	r3, r3, r2
 800f0fc:	633b      	str	r3, [r7, #48]	@ 0x30
 800f0fe:	462b      	mov	r3, r5
 800f100:	460a      	mov	r2, r1
 800f102:	eb42 0303 	adc.w	r3, r2, r3
 800f106:	637b      	str	r3, [r7, #52]	@ 0x34
 800f108:	f04f 0200 	mov.w	r2, #0
 800f10c:	f04f 0300 	mov.w	r3, #0
 800f110:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f114:	4629      	mov	r1, r5
 800f116:	024b      	lsls	r3, r1, #9
 800f118:	4621      	mov	r1, r4
 800f11a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f11e:	4621      	mov	r1, r4
 800f120:	024a      	lsls	r2, r1, #9
 800f122:	4610      	mov	r0, r2
 800f124:	4619      	mov	r1, r3
 800f126:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f12a:	2200      	movs	r2, #0
 800f12c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f130:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800f134:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800f138:	f7f1 fd56 	bl	8000be8 <__aeabi_uldivmod>
 800f13c:	4602      	mov	r2, r0
 800f13e:	460b      	mov	r3, r1
 800f140:	4613      	mov	r3, r2
 800f142:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f146:	e067      	b.n	800f218 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f148:	4b75      	ldr	r3, [pc, #468]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f14a:	685b      	ldr	r3, [r3, #4]
 800f14c:	099b      	lsrs	r3, r3, #6
 800f14e:	2200      	movs	r2, #0
 800f150:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f154:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800f158:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f15c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f160:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f162:	2300      	movs	r3, #0
 800f164:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f166:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800f16a:	4622      	mov	r2, r4
 800f16c:	462b      	mov	r3, r5
 800f16e:	f04f 0000 	mov.w	r0, #0
 800f172:	f04f 0100 	mov.w	r1, #0
 800f176:	0159      	lsls	r1, r3, #5
 800f178:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f17c:	0150      	lsls	r0, r2, #5
 800f17e:	4602      	mov	r2, r0
 800f180:	460b      	mov	r3, r1
 800f182:	4621      	mov	r1, r4
 800f184:	1a51      	subs	r1, r2, r1
 800f186:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f188:	4629      	mov	r1, r5
 800f18a:	eb63 0301 	sbc.w	r3, r3, r1
 800f18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f190:	f04f 0200 	mov.w	r2, #0
 800f194:	f04f 0300 	mov.w	r3, #0
 800f198:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800f19c:	4649      	mov	r1, r9
 800f19e:	018b      	lsls	r3, r1, #6
 800f1a0:	4641      	mov	r1, r8
 800f1a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f1a6:	4641      	mov	r1, r8
 800f1a8:	018a      	lsls	r2, r1, #6
 800f1aa:	4641      	mov	r1, r8
 800f1ac:	ebb2 0a01 	subs.w	sl, r2, r1
 800f1b0:	4649      	mov	r1, r9
 800f1b2:	eb63 0b01 	sbc.w	fp, r3, r1
 800f1b6:	f04f 0200 	mov.w	r2, #0
 800f1ba:	f04f 0300 	mov.w	r3, #0
 800f1be:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f1c2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800f1c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f1ca:	4692      	mov	sl, r2
 800f1cc:	469b      	mov	fp, r3
 800f1ce:	4623      	mov	r3, r4
 800f1d0:	eb1a 0303 	adds.w	r3, sl, r3
 800f1d4:	623b      	str	r3, [r7, #32]
 800f1d6:	462b      	mov	r3, r5
 800f1d8:	eb4b 0303 	adc.w	r3, fp, r3
 800f1dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800f1de:	f04f 0200 	mov.w	r2, #0
 800f1e2:	f04f 0300 	mov.w	r3, #0
 800f1e6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800f1ea:	4629      	mov	r1, r5
 800f1ec:	028b      	lsls	r3, r1, #10
 800f1ee:	4621      	mov	r1, r4
 800f1f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f1f4:	4621      	mov	r1, r4
 800f1f6:	028a      	lsls	r2, r1, #10
 800f1f8:	4610      	mov	r0, r2
 800f1fa:	4619      	mov	r1, r3
 800f1fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f200:	2200      	movs	r2, #0
 800f202:	673b      	str	r3, [r7, #112]	@ 0x70
 800f204:	677a      	str	r2, [r7, #116]	@ 0x74
 800f206:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800f20a:	f7f1 fced 	bl	8000be8 <__aeabi_uldivmod>
 800f20e:	4602      	mov	r2, r0
 800f210:	460b      	mov	r3, r1
 800f212:	4613      	mov	r3, r2
 800f214:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f218:	4b41      	ldr	r3, [pc, #260]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f21a:	685b      	ldr	r3, [r3, #4]
 800f21c:	0c1b      	lsrs	r3, r3, #16
 800f21e:	f003 0303 	and.w	r3, r3, #3
 800f222:	3301      	adds	r3, #1
 800f224:	005b      	lsls	r3, r3, #1
 800f226:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800f22a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f22e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f232:	fbb2 f3f3 	udiv	r3, r2, r3
 800f236:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f23a:	e0eb      	b.n	800f414 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f23c:	4b38      	ldr	r3, [pc, #224]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f244:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f248:	4b35      	ldr	r3, [pc, #212]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f24a:	685b      	ldr	r3, [r3, #4]
 800f24c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f250:	2b00      	cmp	r3, #0
 800f252:	d06b      	beq.n	800f32c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f254:	4b32      	ldr	r3, [pc, #200]	@ (800f320 <HAL_RCC_GetSysClockFreq+0x354>)
 800f256:	685b      	ldr	r3, [r3, #4]
 800f258:	099b      	lsrs	r3, r3, #6
 800f25a:	2200      	movs	r2, #0
 800f25c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f25e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f260:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f266:	663b      	str	r3, [r7, #96]	@ 0x60
 800f268:	2300      	movs	r3, #0
 800f26a:	667b      	str	r3, [r7, #100]	@ 0x64
 800f26c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800f270:	4622      	mov	r2, r4
 800f272:	462b      	mov	r3, r5
 800f274:	f04f 0000 	mov.w	r0, #0
 800f278:	f04f 0100 	mov.w	r1, #0
 800f27c:	0159      	lsls	r1, r3, #5
 800f27e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f282:	0150      	lsls	r0, r2, #5
 800f284:	4602      	mov	r2, r0
 800f286:	460b      	mov	r3, r1
 800f288:	4621      	mov	r1, r4
 800f28a:	1a51      	subs	r1, r2, r1
 800f28c:	61b9      	str	r1, [r7, #24]
 800f28e:	4629      	mov	r1, r5
 800f290:	eb63 0301 	sbc.w	r3, r3, r1
 800f294:	61fb      	str	r3, [r7, #28]
 800f296:	f04f 0200 	mov.w	r2, #0
 800f29a:	f04f 0300 	mov.w	r3, #0
 800f29e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800f2a2:	4659      	mov	r1, fp
 800f2a4:	018b      	lsls	r3, r1, #6
 800f2a6:	4651      	mov	r1, sl
 800f2a8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f2ac:	4651      	mov	r1, sl
 800f2ae:	018a      	lsls	r2, r1, #6
 800f2b0:	4651      	mov	r1, sl
 800f2b2:	ebb2 0801 	subs.w	r8, r2, r1
 800f2b6:	4659      	mov	r1, fp
 800f2b8:	eb63 0901 	sbc.w	r9, r3, r1
 800f2bc:	f04f 0200 	mov.w	r2, #0
 800f2c0:	f04f 0300 	mov.w	r3, #0
 800f2c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f2c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f2cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f2d0:	4690      	mov	r8, r2
 800f2d2:	4699      	mov	r9, r3
 800f2d4:	4623      	mov	r3, r4
 800f2d6:	eb18 0303 	adds.w	r3, r8, r3
 800f2da:	613b      	str	r3, [r7, #16]
 800f2dc:	462b      	mov	r3, r5
 800f2de:	eb49 0303 	adc.w	r3, r9, r3
 800f2e2:	617b      	str	r3, [r7, #20]
 800f2e4:	f04f 0200 	mov.w	r2, #0
 800f2e8:	f04f 0300 	mov.w	r3, #0
 800f2ec:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800f2f0:	4629      	mov	r1, r5
 800f2f2:	024b      	lsls	r3, r1, #9
 800f2f4:	4621      	mov	r1, r4
 800f2f6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f2fa:	4621      	mov	r1, r4
 800f2fc:	024a      	lsls	r2, r1, #9
 800f2fe:	4610      	mov	r0, r2
 800f300:	4619      	mov	r1, r3
 800f302:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f306:	2200      	movs	r2, #0
 800f308:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f30a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800f30c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800f310:	f7f1 fc6a 	bl	8000be8 <__aeabi_uldivmod>
 800f314:	4602      	mov	r2, r0
 800f316:	460b      	mov	r3, r1
 800f318:	4613      	mov	r3, r2
 800f31a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f31e:	e065      	b.n	800f3ec <HAL_RCC_GetSysClockFreq+0x420>
 800f320:	40023800 	.word	0x40023800
 800f324:	00f42400 	.word	0x00f42400
 800f328:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f32c:	4b3d      	ldr	r3, [pc, #244]	@ (800f424 <HAL_RCC_GetSysClockFreq+0x458>)
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	099b      	lsrs	r3, r3, #6
 800f332:	2200      	movs	r2, #0
 800f334:	4618      	mov	r0, r3
 800f336:	4611      	mov	r1, r2
 800f338:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800f33c:	653b      	str	r3, [r7, #80]	@ 0x50
 800f33e:	2300      	movs	r3, #0
 800f340:	657b      	str	r3, [r7, #84]	@ 0x54
 800f342:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800f346:	4642      	mov	r2, r8
 800f348:	464b      	mov	r3, r9
 800f34a:	f04f 0000 	mov.w	r0, #0
 800f34e:	f04f 0100 	mov.w	r1, #0
 800f352:	0159      	lsls	r1, r3, #5
 800f354:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f358:	0150      	lsls	r0, r2, #5
 800f35a:	4602      	mov	r2, r0
 800f35c:	460b      	mov	r3, r1
 800f35e:	4641      	mov	r1, r8
 800f360:	1a51      	subs	r1, r2, r1
 800f362:	60b9      	str	r1, [r7, #8]
 800f364:	4649      	mov	r1, r9
 800f366:	eb63 0301 	sbc.w	r3, r3, r1
 800f36a:	60fb      	str	r3, [r7, #12]
 800f36c:	f04f 0200 	mov.w	r2, #0
 800f370:	f04f 0300 	mov.w	r3, #0
 800f374:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800f378:	4659      	mov	r1, fp
 800f37a:	018b      	lsls	r3, r1, #6
 800f37c:	4651      	mov	r1, sl
 800f37e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f382:	4651      	mov	r1, sl
 800f384:	018a      	lsls	r2, r1, #6
 800f386:	4651      	mov	r1, sl
 800f388:	1a54      	subs	r4, r2, r1
 800f38a:	4659      	mov	r1, fp
 800f38c:	eb63 0501 	sbc.w	r5, r3, r1
 800f390:	f04f 0200 	mov.w	r2, #0
 800f394:	f04f 0300 	mov.w	r3, #0
 800f398:	00eb      	lsls	r3, r5, #3
 800f39a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f39e:	00e2      	lsls	r2, r4, #3
 800f3a0:	4614      	mov	r4, r2
 800f3a2:	461d      	mov	r5, r3
 800f3a4:	4643      	mov	r3, r8
 800f3a6:	18e3      	adds	r3, r4, r3
 800f3a8:	603b      	str	r3, [r7, #0]
 800f3aa:	464b      	mov	r3, r9
 800f3ac:	eb45 0303 	adc.w	r3, r5, r3
 800f3b0:	607b      	str	r3, [r7, #4]
 800f3b2:	f04f 0200 	mov.w	r2, #0
 800f3b6:	f04f 0300 	mov.w	r3, #0
 800f3ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f3be:	4629      	mov	r1, r5
 800f3c0:	028b      	lsls	r3, r1, #10
 800f3c2:	4621      	mov	r1, r4
 800f3c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f3c8:	4621      	mov	r1, r4
 800f3ca:	028a      	lsls	r2, r1, #10
 800f3cc:	4610      	mov	r0, r2
 800f3ce:	4619      	mov	r1, r3
 800f3d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f3d8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f3da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f3de:	f7f1 fc03 	bl	8000be8 <__aeabi_uldivmod>
 800f3e2:	4602      	mov	r2, r0
 800f3e4:	460b      	mov	r3, r1
 800f3e6:	4613      	mov	r3, r2
 800f3e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800f3ec:	4b0d      	ldr	r3, [pc, #52]	@ (800f424 <HAL_RCC_GetSysClockFreq+0x458>)
 800f3ee:	685b      	ldr	r3, [r3, #4]
 800f3f0:	0f1b      	lsrs	r3, r3, #28
 800f3f2:	f003 0307 	and.w	r3, r3, #7
 800f3f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800f3fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f3fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f402:	fbb2 f3f3 	udiv	r3, r2, r3
 800f406:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f40a:	e003      	b.n	800f414 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f40c:	4b06      	ldr	r3, [pc, #24]	@ (800f428 <HAL_RCC_GetSysClockFreq+0x45c>)
 800f40e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f412:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f414:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800f418:	4618      	mov	r0, r3
 800f41a:	37b8      	adds	r7, #184	@ 0xb8
 800f41c:	46bd      	mov	sp, r7
 800f41e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f422:	bf00      	nop
 800f424:	40023800 	.word	0x40023800
 800f428:	00f42400 	.word	0x00f42400

0800f42c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b086      	sub	sp, #24
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d101      	bne.n	800f43e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800f43a:	2301      	movs	r3, #1
 800f43c:	e28d      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	f003 0301 	and.w	r3, r3, #1
 800f446:	2b00      	cmp	r3, #0
 800f448:	f000 8083 	beq.w	800f552 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800f44c:	4b94      	ldr	r3, [pc, #592]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f44e:	689b      	ldr	r3, [r3, #8]
 800f450:	f003 030c 	and.w	r3, r3, #12
 800f454:	2b04      	cmp	r3, #4
 800f456:	d019      	beq.n	800f48c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f458:	4b91      	ldr	r3, [pc, #580]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800f460:	2b08      	cmp	r3, #8
 800f462:	d106      	bne.n	800f472 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f464:	4b8e      	ldr	r3, [pc, #568]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f466:	685b      	ldr	r3, [r3, #4]
 800f468:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f46c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f470:	d00c      	beq.n	800f48c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f472:	4b8b      	ldr	r3, [pc, #556]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f474:	689b      	ldr	r3, [r3, #8]
 800f476:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f47a:	2b0c      	cmp	r3, #12
 800f47c:	d112      	bne.n	800f4a4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f47e:	4b88      	ldr	r3, [pc, #544]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f480:	685b      	ldr	r3, [r3, #4]
 800f482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f486:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f48a:	d10b      	bne.n	800f4a4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f48c:	4b84      	ldr	r3, [pc, #528]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f494:	2b00      	cmp	r3, #0
 800f496:	d05b      	beq.n	800f550 <HAL_RCC_OscConfig+0x124>
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	685b      	ldr	r3, [r3, #4]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d157      	bne.n	800f550 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800f4a0:	2301      	movs	r3, #1
 800f4a2:	e25a      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	685b      	ldr	r3, [r3, #4]
 800f4a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f4ac:	d106      	bne.n	800f4bc <HAL_RCC_OscConfig+0x90>
 800f4ae:	4b7c      	ldr	r3, [pc, #496]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	4a7b      	ldr	r2, [pc, #492]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f4b8:	6013      	str	r3, [r2, #0]
 800f4ba:	e01d      	b.n	800f4f8 <HAL_RCC_OscConfig+0xcc>
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	685b      	ldr	r3, [r3, #4]
 800f4c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f4c4:	d10c      	bne.n	800f4e0 <HAL_RCC_OscConfig+0xb4>
 800f4c6:	4b76      	ldr	r3, [pc, #472]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	4a75      	ldr	r2, [pc, #468]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800f4d0:	6013      	str	r3, [r2, #0]
 800f4d2:	4b73      	ldr	r3, [pc, #460]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	4a72      	ldr	r2, [pc, #456]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f4dc:	6013      	str	r3, [r2, #0]
 800f4de:	e00b      	b.n	800f4f8 <HAL_RCC_OscConfig+0xcc>
 800f4e0:	4b6f      	ldr	r3, [pc, #444]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	4a6e      	ldr	r2, [pc, #440]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f4ea:	6013      	str	r3, [r2, #0]
 800f4ec:	4b6c      	ldr	r3, [pc, #432]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	4a6b      	ldr	r2, [pc, #428]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f4f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f4f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	685b      	ldr	r3, [r3, #4]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d013      	beq.n	800f528 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f500:	f7ff f916 	bl	800e730 <HAL_GetTick>
 800f504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f506:	e008      	b.n	800f51a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f508:	f7ff f912 	bl	800e730 <HAL_GetTick>
 800f50c:	4602      	mov	r2, r0
 800f50e:	693b      	ldr	r3, [r7, #16]
 800f510:	1ad3      	subs	r3, r2, r3
 800f512:	2b64      	cmp	r3, #100	@ 0x64
 800f514:	d901      	bls.n	800f51a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800f516:	2303      	movs	r3, #3
 800f518:	e21f      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f51a:	4b61      	ldr	r3, [pc, #388]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f522:	2b00      	cmp	r3, #0
 800f524:	d0f0      	beq.n	800f508 <HAL_RCC_OscConfig+0xdc>
 800f526:	e014      	b.n	800f552 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f528:	f7ff f902 	bl	800e730 <HAL_GetTick>
 800f52c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f52e:	e008      	b.n	800f542 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f530:	f7ff f8fe 	bl	800e730 <HAL_GetTick>
 800f534:	4602      	mov	r2, r0
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	1ad3      	subs	r3, r2, r3
 800f53a:	2b64      	cmp	r3, #100	@ 0x64
 800f53c:	d901      	bls.n	800f542 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800f53e:	2303      	movs	r3, #3
 800f540:	e20b      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f542:	4b57      	ldr	r3, [pc, #348]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d1f0      	bne.n	800f530 <HAL_RCC_OscConfig+0x104>
 800f54e:	e000      	b.n	800f552 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f003 0302 	and.w	r3, r3, #2
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d06f      	beq.n	800f63e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800f55e:	4b50      	ldr	r3, [pc, #320]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f560:	689b      	ldr	r3, [r3, #8]
 800f562:	f003 030c 	and.w	r3, r3, #12
 800f566:	2b00      	cmp	r3, #0
 800f568:	d017      	beq.n	800f59a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f56a:	4b4d      	ldr	r3, [pc, #308]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f56c:	689b      	ldr	r3, [r3, #8]
 800f56e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800f572:	2b08      	cmp	r3, #8
 800f574:	d105      	bne.n	800f582 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f576:	4b4a      	ldr	r3, [pc, #296]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f578:	685b      	ldr	r3, [r3, #4]
 800f57a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d00b      	beq.n	800f59a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f582:	4b47      	ldr	r3, [pc, #284]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f584:	689b      	ldr	r3, [r3, #8]
 800f586:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f58a:	2b0c      	cmp	r3, #12
 800f58c:	d11c      	bne.n	800f5c8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f58e:	4b44      	ldr	r3, [pc, #272]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f590:	685b      	ldr	r3, [r3, #4]
 800f592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f596:	2b00      	cmp	r3, #0
 800f598:	d116      	bne.n	800f5c8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f59a:	4b41      	ldr	r3, [pc, #260]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	f003 0302 	and.w	r3, r3, #2
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d005      	beq.n	800f5b2 <HAL_RCC_OscConfig+0x186>
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	2b01      	cmp	r3, #1
 800f5ac:	d001      	beq.n	800f5b2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800f5ae:	2301      	movs	r3, #1
 800f5b0:	e1d3      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f5b2:	4b3b      	ldr	r3, [pc, #236]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	691b      	ldr	r3, [r3, #16]
 800f5be:	00db      	lsls	r3, r3, #3
 800f5c0:	4937      	ldr	r1, [pc, #220]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f5c2:	4313      	orrs	r3, r2
 800f5c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f5c6:	e03a      	b.n	800f63e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	68db      	ldr	r3, [r3, #12]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d020      	beq.n	800f612 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800f5d0:	4b34      	ldr	r3, [pc, #208]	@ (800f6a4 <HAL_RCC_OscConfig+0x278>)
 800f5d2:	2201      	movs	r2, #1
 800f5d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f5d6:	f7ff f8ab 	bl	800e730 <HAL_GetTick>
 800f5da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f5dc:	e008      	b.n	800f5f0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f5de:	f7ff f8a7 	bl	800e730 <HAL_GetTick>
 800f5e2:	4602      	mov	r2, r0
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	1ad3      	subs	r3, r2, r3
 800f5e8:	2b02      	cmp	r3, #2
 800f5ea:	d901      	bls.n	800f5f0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800f5ec:	2303      	movs	r3, #3
 800f5ee:	e1b4      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f5f0:	4b2b      	ldr	r3, [pc, #172]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	f003 0302 	and.w	r3, r3, #2
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d0f0      	beq.n	800f5de <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f5fc:	4b28      	ldr	r3, [pc, #160]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	691b      	ldr	r3, [r3, #16]
 800f608:	00db      	lsls	r3, r3, #3
 800f60a:	4925      	ldr	r1, [pc, #148]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f60c:	4313      	orrs	r3, r2
 800f60e:	600b      	str	r3, [r1, #0]
 800f610:	e015      	b.n	800f63e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800f612:	4b24      	ldr	r3, [pc, #144]	@ (800f6a4 <HAL_RCC_OscConfig+0x278>)
 800f614:	2200      	movs	r2, #0
 800f616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f618:	f7ff f88a 	bl	800e730 <HAL_GetTick>
 800f61c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f61e:	e008      	b.n	800f632 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f620:	f7ff f886 	bl	800e730 <HAL_GetTick>
 800f624:	4602      	mov	r2, r0
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	1ad3      	subs	r3, r2, r3
 800f62a:	2b02      	cmp	r3, #2
 800f62c:	d901      	bls.n	800f632 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800f62e:	2303      	movs	r3, #3
 800f630:	e193      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f632:	4b1b      	ldr	r3, [pc, #108]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	f003 0302 	and.w	r3, r3, #2
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d1f0      	bne.n	800f620 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	f003 0308 	and.w	r3, r3, #8
 800f646:	2b00      	cmp	r3, #0
 800f648:	d036      	beq.n	800f6b8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	695b      	ldr	r3, [r3, #20]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d016      	beq.n	800f680 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f652:	4b15      	ldr	r3, [pc, #84]	@ (800f6a8 <HAL_RCC_OscConfig+0x27c>)
 800f654:	2201      	movs	r2, #1
 800f656:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f658:	f7ff f86a 	bl	800e730 <HAL_GetTick>
 800f65c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f65e:	e008      	b.n	800f672 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f660:	f7ff f866 	bl	800e730 <HAL_GetTick>
 800f664:	4602      	mov	r2, r0
 800f666:	693b      	ldr	r3, [r7, #16]
 800f668:	1ad3      	subs	r3, r2, r3
 800f66a:	2b02      	cmp	r3, #2
 800f66c:	d901      	bls.n	800f672 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800f66e:	2303      	movs	r3, #3
 800f670:	e173      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f672:	4b0b      	ldr	r3, [pc, #44]	@ (800f6a0 <HAL_RCC_OscConfig+0x274>)
 800f674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f676:	f003 0302 	and.w	r3, r3, #2
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d0f0      	beq.n	800f660 <HAL_RCC_OscConfig+0x234>
 800f67e:	e01b      	b.n	800f6b8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800f680:	4b09      	ldr	r3, [pc, #36]	@ (800f6a8 <HAL_RCC_OscConfig+0x27c>)
 800f682:	2200      	movs	r2, #0
 800f684:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f686:	f7ff f853 	bl	800e730 <HAL_GetTick>
 800f68a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f68c:	e00e      	b.n	800f6ac <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f68e:	f7ff f84f 	bl	800e730 <HAL_GetTick>
 800f692:	4602      	mov	r2, r0
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	1ad3      	subs	r3, r2, r3
 800f698:	2b02      	cmp	r3, #2
 800f69a:	d907      	bls.n	800f6ac <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800f69c:	2303      	movs	r3, #3
 800f69e:	e15c      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
 800f6a0:	40023800 	.word	0x40023800
 800f6a4:	42470000 	.word	0x42470000
 800f6a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f6ac:	4b8a      	ldr	r3, [pc, #552]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f6ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6b0:	f003 0302 	and.w	r3, r3, #2
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d1ea      	bne.n	800f68e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	f003 0304 	and.w	r3, r3, #4
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	f000 8097 	beq.w	800f7f4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f6ca:	4b83      	ldr	r3, [pc, #524]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f6cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d10f      	bne.n	800f6f6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	60bb      	str	r3, [r7, #8]
 800f6da:	4b7f      	ldr	r3, [pc, #508]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f6dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6de:	4a7e      	ldr	r2, [pc, #504]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f6e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f6e4:	6413      	str	r3, [r2, #64]	@ 0x40
 800f6e6:	4b7c      	ldr	r3, [pc, #496]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f6e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f6ee:	60bb      	str	r3, [r7, #8]
 800f6f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f6f6:	4b79      	ldr	r3, [pc, #484]	@ (800f8dc <HAL_RCC_OscConfig+0x4b0>)
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d118      	bne.n	800f734 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f702:	4b76      	ldr	r3, [pc, #472]	@ (800f8dc <HAL_RCC_OscConfig+0x4b0>)
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	4a75      	ldr	r2, [pc, #468]	@ (800f8dc <HAL_RCC_OscConfig+0x4b0>)
 800f708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f70c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800f70e:	f7ff f80f 	bl	800e730 <HAL_GetTick>
 800f712:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f714:	e008      	b.n	800f728 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f716:	f7ff f80b 	bl	800e730 <HAL_GetTick>
 800f71a:	4602      	mov	r2, r0
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	1ad3      	subs	r3, r2, r3
 800f720:	2b02      	cmp	r3, #2
 800f722:	d901      	bls.n	800f728 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800f724:	2303      	movs	r3, #3
 800f726:	e118      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f728:	4b6c      	ldr	r3, [pc, #432]	@ (800f8dc <HAL_RCC_OscConfig+0x4b0>)
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f730:	2b00      	cmp	r3, #0
 800f732:	d0f0      	beq.n	800f716 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	689b      	ldr	r3, [r3, #8]
 800f738:	2b01      	cmp	r3, #1
 800f73a:	d106      	bne.n	800f74a <HAL_RCC_OscConfig+0x31e>
 800f73c:	4b66      	ldr	r3, [pc, #408]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f73e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f740:	4a65      	ldr	r2, [pc, #404]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f742:	f043 0301 	orr.w	r3, r3, #1
 800f746:	6713      	str	r3, [r2, #112]	@ 0x70
 800f748:	e01c      	b.n	800f784 <HAL_RCC_OscConfig+0x358>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	689b      	ldr	r3, [r3, #8]
 800f74e:	2b05      	cmp	r3, #5
 800f750:	d10c      	bne.n	800f76c <HAL_RCC_OscConfig+0x340>
 800f752:	4b61      	ldr	r3, [pc, #388]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f756:	4a60      	ldr	r2, [pc, #384]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f758:	f043 0304 	orr.w	r3, r3, #4
 800f75c:	6713      	str	r3, [r2, #112]	@ 0x70
 800f75e:	4b5e      	ldr	r3, [pc, #376]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f762:	4a5d      	ldr	r2, [pc, #372]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f764:	f043 0301 	orr.w	r3, r3, #1
 800f768:	6713      	str	r3, [r2, #112]	@ 0x70
 800f76a:	e00b      	b.n	800f784 <HAL_RCC_OscConfig+0x358>
 800f76c:	4b5a      	ldr	r3, [pc, #360]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f76e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f770:	4a59      	ldr	r2, [pc, #356]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f772:	f023 0301 	bic.w	r3, r3, #1
 800f776:	6713      	str	r3, [r2, #112]	@ 0x70
 800f778:	4b57      	ldr	r3, [pc, #348]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f77a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f77c:	4a56      	ldr	r2, [pc, #344]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f77e:	f023 0304 	bic.w	r3, r3, #4
 800f782:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	689b      	ldr	r3, [r3, #8]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d015      	beq.n	800f7b8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f78c:	f7fe ffd0 	bl	800e730 <HAL_GetTick>
 800f790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f792:	e00a      	b.n	800f7aa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f794:	f7fe ffcc 	bl	800e730 <HAL_GetTick>
 800f798:	4602      	mov	r2, r0
 800f79a:	693b      	ldr	r3, [r7, #16]
 800f79c:	1ad3      	subs	r3, r2, r3
 800f79e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f7a2:	4293      	cmp	r3, r2
 800f7a4:	d901      	bls.n	800f7aa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800f7a6:	2303      	movs	r3, #3
 800f7a8:	e0d7      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f7aa:	4b4b      	ldr	r3, [pc, #300]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f7ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f7ae:	f003 0302 	and.w	r3, r3, #2
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d0ee      	beq.n	800f794 <HAL_RCC_OscConfig+0x368>
 800f7b6:	e014      	b.n	800f7e2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f7b8:	f7fe ffba 	bl	800e730 <HAL_GetTick>
 800f7bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f7be:	e00a      	b.n	800f7d6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f7c0:	f7fe ffb6 	bl	800e730 <HAL_GetTick>
 800f7c4:	4602      	mov	r2, r0
 800f7c6:	693b      	ldr	r3, [r7, #16]
 800f7c8:	1ad3      	subs	r3, r2, r3
 800f7ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f7ce:	4293      	cmp	r3, r2
 800f7d0:	d901      	bls.n	800f7d6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800f7d2:	2303      	movs	r3, #3
 800f7d4:	e0c1      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f7d6:	4b40      	ldr	r3, [pc, #256]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f7d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f7da:	f003 0302 	and.w	r3, r3, #2
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d1ee      	bne.n	800f7c0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f7e2:	7dfb      	ldrb	r3, [r7, #23]
 800f7e4:	2b01      	cmp	r3, #1
 800f7e6:	d105      	bne.n	800f7f4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f7e8:	4b3b      	ldr	r3, [pc, #236]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f7ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ec:	4a3a      	ldr	r2, [pc, #232]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f7ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f7f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	699b      	ldr	r3, [r3, #24]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	f000 80ad 	beq.w	800f958 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f7fe:	4b36      	ldr	r3, [pc, #216]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f800:	689b      	ldr	r3, [r3, #8]
 800f802:	f003 030c 	and.w	r3, r3, #12
 800f806:	2b08      	cmp	r3, #8
 800f808:	d060      	beq.n	800f8cc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	699b      	ldr	r3, [r3, #24]
 800f80e:	2b02      	cmp	r3, #2
 800f810:	d145      	bne.n	800f89e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f812:	4b33      	ldr	r3, [pc, #204]	@ (800f8e0 <HAL_RCC_OscConfig+0x4b4>)
 800f814:	2200      	movs	r2, #0
 800f816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f818:	f7fe ff8a 	bl	800e730 <HAL_GetTick>
 800f81c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f81e:	e008      	b.n	800f832 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f820:	f7fe ff86 	bl	800e730 <HAL_GetTick>
 800f824:	4602      	mov	r2, r0
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	1ad3      	subs	r3, r2, r3
 800f82a:	2b02      	cmp	r3, #2
 800f82c:	d901      	bls.n	800f832 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800f82e:	2303      	movs	r3, #3
 800f830:	e093      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f832:	4b29      	ldr	r3, [pc, #164]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d1f0      	bne.n	800f820 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	69da      	ldr	r2, [r3, #28]
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	6a1b      	ldr	r3, [r3, #32]
 800f846:	431a      	orrs	r2, r3
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f84c:	019b      	lsls	r3, r3, #6
 800f84e:	431a      	orrs	r2, r3
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f854:	085b      	lsrs	r3, r3, #1
 800f856:	3b01      	subs	r3, #1
 800f858:	041b      	lsls	r3, r3, #16
 800f85a:	431a      	orrs	r2, r3
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f860:	061b      	lsls	r3, r3, #24
 800f862:	431a      	orrs	r2, r3
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f868:	071b      	lsls	r3, r3, #28
 800f86a:	491b      	ldr	r1, [pc, #108]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f86c:	4313      	orrs	r3, r2
 800f86e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f870:	4b1b      	ldr	r3, [pc, #108]	@ (800f8e0 <HAL_RCC_OscConfig+0x4b4>)
 800f872:	2201      	movs	r2, #1
 800f874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f876:	f7fe ff5b 	bl	800e730 <HAL_GetTick>
 800f87a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f87c:	e008      	b.n	800f890 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f87e:	f7fe ff57 	bl	800e730 <HAL_GetTick>
 800f882:	4602      	mov	r2, r0
 800f884:	693b      	ldr	r3, [r7, #16]
 800f886:	1ad3      	subs	r3, r2, r3
 800f888:	2b02      	cmp	r3, #2
 800f88a:	d901      	bls.n	800f890 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800f88c:	2303      	movs	r3, #3
 800f88e:	e064      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f890:	4b11      	ldr	r3, [pc, #68]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d0f0      	beq.n	800f87e <HAL_RCC_OscConfig+0x452>
 800f89c:	e05c      	b.n	800f958 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f89e:	4b10      	ldr	r3, [pc, #64]	@ (800f8e0 <HAL_RCC_OscConfig+0x4b4>)
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f8a4:	f7fe ff44 	bl	800e730 <HAL_GetTick>
 800f8a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f8aa:	e008      	b.n	800f8be <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f8ac:	f7fe ff40 	bl	800e730 <HAL_GetTick>
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	693b      	ldr	r3, [r7, #16]
 800f8b4:	1ad3      	subs	r3, r2, r3
 800f8b6:	2b02      	cmp	r3, #2
 800f8b8:	d901      	bls.n	800f8be <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800f8ba:	2303      	movs	r3, #3
 800f8bc:	e04d      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f8be:	4b06      	ldr	r3, [pc, #24]	@ (800f8d8 <HAL_RCC_OscConfig+0x4ac>)
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d1f0      	bne.n	800f8ac <HAL_RCC_OscConfig+0x480>
 800f8ca:	e045      	b.n	800f958 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	699b      	ldr	r3, [r3, #24]
 800f8d0:	2b01      	cmp	r3, #1
 800f8d2:	d107      	bne.n	800f8e4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800f8d4:	2301      	movs	r3, #1
 800f8d6:	e040      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
 800f8d8:	40023800 	.word	0x40023800
 800f8dc:	40007000 	.word	0x40007000
 800f8e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800f8e4:	4b1f      	ldr	r3, [pc, #124]	@ (800f964 <HAL_RCC_OscConfig+0x538>)
 800f8e6:	685b      	ldr	r3, [r3, #4]
 800f8e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	699b      	ldr	r3, [r3, #24]
 800f8ee:	2b01      	cmp	r3, #1
 800f8f0:	d030      	beq.n	800f954 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f8fc:	429a      	cmp	r2, r3
 800f8fe:	d129      	bne.n	800f954 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d122      	bne.n	800f954 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f90e:	68fa      	ldr	r2, [r7, #12]
 800f910:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800f914:	4013      	ands	r3, r2
 800f916:	687a      	ldr	r2, [r7, #4]
 800f918:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800f91a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f91c:	4293      	cmp	r3, r2
 800f91e:	d119      	bne.n	800f954 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f92a:	085b      	lsrs	r3, r3, #1
 800f92c:	3b01      	subs	r3, #1
 800f92e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f930:	429a      	cmp	r2, r3
 800f932:	d10f      	bne.n	800f954 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f93e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f940:	429a      	cmp	r2, r3
 800f942:	d107      	bne.n	800f954 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f94e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800f950:	429a      	cmp	r2, r3
 800f952:	d001      	beq.n	800f958 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800f954:	2301      	movs	r3, #1
 800f956:	e000      	b.n	800f95a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800f958:	2300      	movs	r3, #0
}
 800f95a:	4618      	mov	r0, r3
 800f95c:	3718      	adds	r7, #24
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}
 800f962:	bf00      	nop
 800f964:	40023800 	.word	0x40023800

0800f968 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b082      	sub	sp, #8
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d101      	bne.n	800f97a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f976:	2301      	movs	r3, #1
 800f978:	e07b      	b.n	800fa72 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d108      	bne.n	800f994 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	685b      	ldr	r3, [r3, #4]
 800f986:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f98a:	d009      	beq.n	800f9a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2200      	movs	r2, #0
 800f990:	61da      	str	r2, [r3, #28]
 800f992:	e005      	b.n	800f9a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	2200      	movs	r2, #0
 800f998:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	2200      	movs	r2, #0
 800f99e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f9ac:	b2db      	uxtb	r3, r3
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d106      	bne.n	800f9c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f9ba:	6878      	ldr	r0, [r7, #4]
 800f9bc:	f7f2 fc34 	bl	8002228 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	2202      	movs	r2, #2
 800f9c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	681a      	ldr	r2, [r3, #0]
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f9d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	685b      	ldr	r3, [r3, #4]
 800f9dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	689b      	ldr	r3, [r3, #8]
 800f9e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f9e8:	431a      	orrs	r2, r3
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	68db      	ldr	r3, [r3, #12]
 800f9ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f9f2:	431a      	orrs	r2, r3
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	691b      	ldr	r3, [r3, #16]
 800f9f8:	f003 0302 	and.w	r3, r3, #2
 800f9fc:	431a      	orrs	r2, r3
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	695b      	ldr	r3, [r3, #20]
 800fa02:	f003 0301 	and.w	r3, r3, #1
 800fa06:	431a      	orrs	r2, r3
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	699b      	ldr	r3, [r3, #24]
 800fa0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fa10:	431a      	orrs	r2, r3
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	69db      	ldr	r3, [r3, #28]
 800fa16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fa1a:	431a      	orrs	r2, r3
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	6a1b      	ldr	r3, [r3, #32]
 800fa20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa24:	ea42 0103 	orr.w	r1, r2, r3
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa2c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	430a      	orrs	r2, r1
 800fa36:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	699b      	ldr	r3, [r3, #24]
 800fa3c:	0c1b      	lsrs	r3, r3, #16
 800fa3e:	f003 0104 	and.w	r1, r3, #4
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa46:	f003 0210 	and.w	r2, r3, #16
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	430a      	orrs	r2, r1
 800fa50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	69da      	ldr	r2, [r3, #28]
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800fa60:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	2200      	movs	r2, #0
 800fa66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	2201      	movs	r2, #1
 800fa6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800fa70:	2300      	movs	r3, #0
}
 800fa72:	4618      	mov	r0, r3
 800fa74:	3708      	adds	r7, #8
 800fa76:	46bd      	mov	sp, r7
 800fa78:	bd80      	pop	{r7, pc}

0800fa7a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fa7a:	b580      	push	{r7, lr}
 800fa7c:	b088      	sub	sp, #32
 800fa7e:	af00      	add	r7, sp, #0
 800fa80:	60f8      	str	r0, [r7, #12]
 800fa82:	60b9      	str	r1, [r7, #8]
 800fa84:	603b      	str	r3, [r7, #0]
 800fa86:	4613      	mov	r3, r2
 800fa88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	d101      	bne.n	800fa9c <HAL_SPI_Transmit+0x22>
 800fa98:	2302      	movs	r3, #2
 800fa9a:	e12d      	b.n	800fcf8 <HAL_SPI_Transmit+0x27e>
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	2201      	movs	r2, #1
 800faa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800faa4:	f7fe fe44 	bl	800e730 <HAL_GetTick>
 800faa8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800faaa:	88fb      	ldrh	r3, [r7, #6]
 800faac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fab4:	b2db      	uxtb	r3, r3
 800fab6:	2b01      	cmp	r3, #1
 800fab8:	d002      	beq.n	800fac0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800faba:	2302      	movs	r3, #2
 800fabc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800fabe:	e116      	b.n	800fcee <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d002      	beq.n	800facc <HAL_SPI_Transmit+0x52>
 800fac6:	88fb      	ldrh	r3, [r7, #6]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d102      	bne.n	800fad2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800facc:	2301      	movs	r3, #1
 800face:	77fb      	strb	r3, [r7, #31]
    goto error;
 800fad0:	e10d      	b.n	800fcee <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	2203      	movs	r2, #3
 800fad6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2200      	movs	r2, #0
 800fade:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	68ba      	ldr	r2, [r7, #8]
 800fae4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	88fa      	ldrh	r2, [r7, #6]
 800faea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	88fa      	ldrh	r2, [r7, #6]
 800faf0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	2200      	movs	r2, #0
 800faf6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	2200      	movs	r2, #0
 800fafc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	2200      	movs	r2, #0
 800fb02:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	2200      	movs	r2, #0
 800fb08:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	689b      	ldr	r3, [r3, #8]
 800fb14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fb18:	d10f      	bne.n	800fb3a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	681a      	ldr	r2, [r3, #0]
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fb28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	681a      	ldr	r2, [r3, #0]
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fb38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb44:	2b40      	cmp	r3, #64	@ 0x40
 800fb46:	d007      	beq.n	800fb58 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	681a      	ldr	r2, [r3, #0]
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fb56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	68db      	ldr	r3, [r3, #12]
 800fb5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fb60:	d14f      	bne.n	800fc02 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	685b      	ldr	r3, [r3, #4]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d002      	beq.n	800fb70 <HAL_SPI_Transmit+0xf6>
 800fb6a:	8afb      	ldrh	r3, [r7, #22]
 800fb6c:	2b01      	cmp	r3, #1
 800fb6e:	d142      	bne.n	800fbf6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb74:	881a      	ldrh	r2, [r3, #0]
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb80:	1c9a      	adds	r2, r3, #2
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fb8a:	b29b      	uxth	r3, r3
 800fb8c:	3b01      	subs	r3, #1
 800fb8e:	b29a      	uxth	r2, r3
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800fb94:	e02f      	b.n	800fbf6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	689b      	ldr	r3, [r3, #8]
 800fb9c:	f003 0302 	and.w	r3, r3, #2
 800fba0:	2b02      	cmp	r3, #2
 800fba2:	d112      	bne.n	800fbca <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fba8:	881a      	ldrh	r2, [r3, #0]
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbb4:	1c9a      	adds	r2, r3, #2
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fbbe:	b29b      	uxth	r3, r3
 800fbc0:	3b01      	subs	r3, #1
 800fbc2:	b29a      	uxth	r2, r3
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	86da      	strh	r2, [r3, #54]	@ 0x36
 800fbc8:	e015      	b.n	800fbf6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fbca:	f7fe fdb1 	bl	800e730 <HAL_GetTick>
 800fbce:	4602      	mov	r2, r0
 800fbd0:	69bb      	ldr	r3, [r7, #24]
 800fbd2:	1ad3      	subs	r3, r2, r3
 800fbd4:	683a      	ldr	r2, [r7, #0]
 800fbd6:	429a      	cmp	r2, r3
 800fbd8:	d803      	bhi.n	800fbe2 <HAL_SPI_Transmit+0x168>
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbe0:	d102      	bne.n	800fbe8 <HAL_SPI_Transmit+0x16e>
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d106      	bne.n	800fbf6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800fbe8:	2303      	movs	r3, #3
 800fbea:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2201      	movs	r2, #1
 800fbf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fbf4:	e07b      	b.n	800fcee <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d1ca      	bne.n	800fb96 <HAL_SPI_Transmit+0x11c>
 800fc00:	e050      	b.n	800fca4 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	685b      	ldr	r3, [r3, #4]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d002      	beq.n	800fc10 <HAL_SPI_Transmit+0x196>
 800fc0a:	8afb      	ldrh	r3, [r7, #22]
 800fc0c:	2b01      	cmp	r3, #1
 800fc0e:	d144      	bne.n	800fc9a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	330c      	adds	r3, #12
 800fc1a:	7812      	ldrb	r2, [r2, #0]
 800fc1c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc22:	1c5a      	adds	r2, r3, #1
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fc2c:	b29b      	uxth	r3, r3
 800fc2e:	3b01      	subs	r3, #1
 800fc30:	b29a      	uxth	r2, r3
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800fc36:	e030      	b.n	800fc9a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	689b      	ldr	r3, [r3, #8]
 800fc3e:	f003 0302 	and.w	r3, r3, #2
 800fc42:	2b02      	cmp	r3, #2
 800fc44:	d113      	bne.n	800fc6e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	330c      	adds	r3, #12
 800fc50:	7812      	ldrb	r2, [r2, #0]
 800fc52:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc58:	1c5a      	adds	r2, r3, #1
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fc62:	b29b      	uxth	r3, r3
 800fc64:	3b01      	subs	r3, #1
 800fc66:	b29a      	uxth	r2, r3
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800fc6c:	e015      	b.n	800fc9a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fc6e:	f7fe fd5f 	bl	800e730 <HAL_GetTick>
 800fc72:	4602      	mov	r2, r0
 800fc74:	69bb      	ldr	r3, [r7, #24]
 800fc76:	1ad3      	subs	r3, r2, r3
 800fc78:	683a      	ldr	r2, [r7, #0]
 800fc7a:	429a      	cmp	r2, r3
 800fc7c:	d803      	bhi.n	800fc86 <HAL_SPI_Transmit+0x20c>
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc84:	d102      	bne.n	800fc8c <HAL_SPI_Transmit+0x212>
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d106      	bne.n	800fc9a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800fc8c:	2303      	movs	r3, #3
 800fc8e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	2201      	movs	r2, #1
 800fc94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fc98:	e029      	b.n	800fcee <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fc9e:	b29b      	uxth	r3, r3
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d1c9      	bne.n	800fc38 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fca4:	69ba      	ldr	r2, [r7, #24]
 800fca6:	6839      	ldr	r1, [r7, #0]
 800fca8:	68f8      	ldr	r0, [r7, #12]
 800fcaa:	f000 fbdf 	bl	801046c <SPI_EndRxTxTransaction>
 800fcae:	4603      	mov	r3, r0
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d002      	beq.n	800fcba <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	2220      	movs	r2, #32
 800fcb8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	689b      	ldr	r3, [r3, #8]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d10a      	bne.n	800fcd8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	613b      	str	r3, [r7, #16]
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	68db      	ldr	r3, [r3, #12]
 800fccc:	613b      	str	r3, [r7, #16]
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	689b      	ldr	r3, [r3, #8]
 800fcd4:	613b      	str	r3, [r7, #16]
 800fcd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d002      	beq.n	800fce6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800fce0:	2301      	movs	r3, #1
 800fce2:	77fb      	strb	r3, [r7, #31]
 800fce4:	e003      	b.n	800fcee <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	2201      	movs	r2, #1
 800fcea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800fcf6:	7ffb      	ldrb	r3, [r7, #31]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3720      	adds	r7, #32
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b088      	sub	sp, #32
 800fd04:	af02      	add	r7, sp, #8
 800fd06:	60f8      	str	r0, [r7, #12]
 800fd08:	60b9      	str	r1, [r7, #8]
 800fd0a:	603b      	str	r3, [r7, #0]
 800fd0c:	4613      	mov	r3, r2
 800fd0e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fd10:	2300      	movs	r3, #0
 800fd12:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fd1a:	b2db      	uxtb	r3, r3
 800fd1c:	2b01      	cmp	r3, #1
 800fd1e:	d002      	beq.n	800fd26 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800fd20:	2302      	movs	r3, #2
 800fd22:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fd24:	e0fb      	b.n	800ff1e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	685b      	ldr	r3, [r3, #4]
 800fd2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fd2e:	d112      	bne.n	800fd56 <HAL_SPI_Receive+0x56>
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	689b      	ldr	r3, [r3, #8]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d10e      	bne.n	800fd56 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	2204      	movs	r2, #4
 800fd3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800fd40:	88fa      	ldrh	r2, [r7, #6]
 800fd42:	683b      	ldr	r3, [r7, #0]
 800fd44:	9300      	str	r3, [sp, #0]
 800fd46:	4613      	mov	r3, r2
 800fd48:	68ba      	ldr	r2, [r7, #8]
 800fd4a:	68b9      	ldr	r1, [r7, #8]
 800fd4c:	68f8      	ldr	r0, [r7, #12]
 800fd4e:	f000 f8ef 	bl	800ff30 <HAL_SPI_TransmitReceive>
 800fd52:	4603      	mov	r3, r0
 800fd54:	e0e8      	b.n	800ff28 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fd5c:	2b01      	cmp	r3, #1
 800fd5e:	d101      	bne.n	800fd64 <HAL_SPI_Receive+0x64>
 800fd60:	2302      	movs	r3, #2
 800fd62:	e0e1      	b.n	800ff28 <HAL_SPI_Receive+0x228>
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	2201      	movs	r2, #1
 800fd68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fd6c:	f7fe fce0 	bl	800e730 <HAL_GetTick>
 800fd70:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800fd72:	68bb      	ldr	r3, [r7, #8]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d002      	beq.n	800fd7e <HAL_SPI_Receive+0x7e>
 800fd78:	88fb      	ldrh	r3, [r7, #6]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d102      	bne.n	800fd84 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800fd7e:	2301      	movs	r3, #1
 800fd80:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fd82:	e0cc      	b.n	800ff1e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2204      	movs	r2, #4
 800fd88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2200      	movs	r2, #0
 800fd90:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	68ba      	ldr	r2, [r7, #8]
 800fd96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	88fa      	ldrh	r2, [r7, #6]
 800fd9c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	88fa      	ldrh	r2, [r7, #6]
 800fda2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	2200      	movs	r2, #0
 800fda8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	2200      	movs	r2, #0
 800fdae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	689b      	ldr	r3, [r3, #8]
 800fdc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fdca:	d10f      	bne.n	800fdec <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	681a      	ldr	r2, [r3, #0]
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fdda:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800fdea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdf6:	2b40      	cmp	r3, #64	@ 0x40
 800fdf8:	d007      	beq.n	800fe0a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	681a      	ldr	r2, [r3, #0]
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fe08:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	68db      	ldr	r3, [r3, #12]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d16a      	bne.n	800fee8 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800fe12:	e032      	b.n	800fe7a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	689b      	ldr	r3, [r3, #8]
 800fe1a:	f003 0301 	and.w	r3, r3, #1
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d115      	bne.n	800fe4e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	f103 020c 	add.w	r2, r3, #12
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe2e:	7812      	ldrb	r2, [r2, #0]
 800fe30:	b2d2      	uxtb	r2, r2
 800fe32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe38:	1c5a      	adds	r2, r3, #1
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fe42:	b29b      	uxth	r3, r3
 800fe44:	3b01      	subs	r3, #1
 800fe46:	b29a      	uxth	r2, r3
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800fe4c:	e015      	b.n	800fe7a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fe4e:	f7fe fc6f 	bl	800e730 <HAL_GetTick>
 800fe52:	4602      	mov	r2, r0
 800fe54:	693b      	ldr	r3, [r7, #16]
 800fe56:	1ad3      	subs	r3, r2, r3
 800fe58:	683a      	ldr	r2, [r7, #0]
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	d803      	bhi.n	800fe66 <HAL_SPI_Receive+0x166>
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe64:	d102      	bne.n	800fe6c <HAL_SPI_Receive+0x16c>
 800fe66:	683b      	ldr	r3, [r7, #0]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d106      	bne.n	800fe7a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800fe6c:	2303      	movs	r3, #3
 800fe6e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	2201      	movs	r2, #1
 800fe74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fe78:	e051      	b.n	800ff1e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fe7e:	b29b      	uxth	r3, r3
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d1c7      	bne.n	800fe14 <HAL_SPI_Receive+0x114>
 800fe84:	e035      	b.n	800fef2 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	689b      	ldr	r3, [r3, #8]
 800fe8c:	f003 0301 	and.w	r3, r3, #1
 800fe90:	2b01      	cmp	r3, #1
 800fe92:	d113      	bne.n	800febc <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	68da      	ldr	r2, [r3, #12]
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe9e:	b292      	uxth	r2, r2
 800fea0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea6:	1c9a      	adds	r2, r3, #2
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800feb0:	b29b      	uxth	r3, r3
 800feb2:	3b01      	subs	r3, #1
 800feb4:	b29a      	uxth	r2, r3
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800feba:	e015      	b.n	800fee8 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800febc:	f7fe fc38 	bl	800e730 <HAL_GetTick>
 800fec0:	4602      	mov	r2, r0
 800fec2:	693b      	ldr	r3, [r7, #16]
 800fec4:	1ad3      	subs	r3, r2, r3
 800fec6:	683a      	ldr	r2, [r7, #0]
 800fec8:	429a      	cmp	r2, r3
 800feca:	d803      	bhi.n	800fed4 <HAL_SPI_Receive+0x1d4>
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fed2:	d102      	bne.n	800feda <HAL_SPI_Receive+0x1da>
 800fed4:	683b      	ldr	r3, [r7, #0]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d106      	bne.n	800fee8 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800feda:	2303      	movs	r3, #3
 800fedc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	2201      	movs	r2, #1
 800fee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fee6:	e01a      	b.n	800ff1e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800feec:	b29b      	uxth	r3, r3
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d1c9      	bne.n	800fe86 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fef2:	693a      	ldr	r2, [r7, #16]
 800fef4:	6839      	ldr	r1, [r7, #0]
 800fef6:	68f8      	ldr	r0, [r7, #12]
 800fef8:	f000 fa52 	bl	80103a0 <SPI_EndRxTransaction>
 800fefc:	4603      	mov	r3, r0
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d002      	beq.n	800ff08 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	2220      	movs	r2, #32
 800ff06:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d002      	beq.n	800ff16 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800ff10:	2301      	movs	r3, #1
 800ff12:	75fb      	strb	r3, [r7, #23]
 800ff14:	e003      	b.n	800ff1e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	2201      	movs	r2, #1
 800ff1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	2200      	movs	r2, #0
 800ff22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800ff26:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff28:	4618      	mov	r0, r3
 800ff2a:	3718      	adds	r7, #24
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	bd80      	pop	{r7, pc}

0800ff30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b08c      	sub	sp, #48	@ 0x30
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	60f8      	str	r0, [r7, #12]
 800ff38:	60b9      	str	r1, [r7, #8]
 800ff3a:	607a      	str	r2, [r7, #4]
 800ff3c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ff3e:	2301      	movs	r3, #1
 800ff40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ff42:	2300      	movs	r3, #0
 800ff44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ff4e:	2b01      	cmp	r3, #1
 800ff50:	d101      	bne.n	800ff56 <HAL_SPI_TransmitReceive+0x26>
 800ff52:	2302      	movs	r3, #2
 800ff54:	e198      	b.n	8010288 <HAL_SPI_TransmitReceive+0x358>
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	2201      	movs	r2, #1
 800ff5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ff5e:	f7fe fbe7 	bl	800e730 <HAL_GetTick>
 800ff62:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ff6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	685b      	ldr	r3, [r3, #4]
 800ff72:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ff74:	887b      	ldrh	r3, [r7, #2]
 800ff76:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ff78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ff7c:	2b01      	cmp	r3, #1
 800ff7e:	d00f      	beq.n	800ffa0 <HAL_SPI_TransmitReceive+0x70>
 800ff80:	69fb      	ldr	r3, [r7, #28]
 800ff82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ff86:	d107      	bne.n	800ff98 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	689b      	ldr	r3, [r3, #8]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d103      	bne.n	800ff98 <HAL_SPI_TransmitReceive+0x68>
 800ff90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ff94:	2b04      	cmp	r3, #4
 800ff96:	d003      	beq.n	800ffa0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800ff98:	2302      	movs	r3, #2
 800ff9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800ff9e:	e16d      	b.n	801027c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d005      	beq.n	800ffb2 <HAL_SPI_TransmitReceive+0x82>
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d002      	beq.n	800ffb2 <HAL_SPI_TransmitReceive+0x82>
 800ffac:	887b      	ldrh	r3, [r7, #2]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d103      	bne.n	800ffba <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800ffb8:	e160      	b.n	801027c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ffc0:	b2db      	uxtb	r3, r3
 800ffc2:	2b04      	cmp	r3, #4
 800ffc4:	d003      	beq.n	800ffce <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	2205      	movs	r2, #5
 800ffca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	687a      	ldr	r2, [r7, #4]
 800ffd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	887a      	ldrh	r2, [r7, #2]
 800ffde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	887a      	ldrh	r2, [r7, #2]
 800ffe4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	68ba      	ldr	r2, [r7, #8]
 800ffea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	887a      	ldrh	r2, [r7, #2]
 800fff0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	887a      	ldrh	r2, [r7, #2]
 800fff6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	2200      	movs	r2, #0
 800fffc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	2200      	movs	r2, #0
 8010002:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801000e:	2b40      	cmp	r3, #64	@ 0x40
 8010010:	d007      	beq.n	8010022 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010020:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	68db      	ldr	r3, [r3, #12]
 8010026:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801002a:	d17c      	bne.n	8010126 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	685b      	ldr	r3, [r3, #4]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d002      	beq.n	801003a <HAL_SPI_TransmitReceive+0x10a>
 8010034:	8b7b      	ldrh	r3, [r7, #26]
 8010036:	2b01      	cmp	r3, #1
 8010038:	d16a      	bne.n	8010110 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801003e:	881a      	ldrh	r2, [r3, #0]
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801004a:	1c9a      	adds	r2, r3, #2
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010054:	b29b      	uxth	r3, r3
 8010056:	3b01      	subs	r3, #1
 8010058:	b29a      	uxth	r2, r3
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801005e:	e057      	b.n	8010110 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	689b      	ldr	r3, [r3, #8]
 8010066:	f003 0302 	and.w	r3, r3, #2
 801006a:	2b02      	cmp	r3, #2
 801006c:	d11b      	bne.n	80100a6 <HAL_SPI_TransmitReceive+0x176>
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010072:	b29b      	uxth	r3, r3
 8010074:	2b00      	cmp	r3, #0
 8010076:	d016      	beq.n	80100a6 <HAL_SPI_TransmitReceive+0x176>
 8010078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801007a:	2b01      	cmp	r3, #1
 801007c:	d113      	bne.n	80100a6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010082:	881a      	ldrh	r2, [r3, #0]
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801008e:	1c9a      	adds	r2, r3, #2
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010098:	b29b      	uxth	r3, r3
 801009a:	3b01      	subs	r3, #1
 801009c:	b29a      	uxth	r2, r3
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80100a2:	2300      	movs	r3, #0
 80100a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	689b      	ldr	r3, [r3, #8]
 80100ac:	f003 0301 	and.w	r3, r3, #1
 80100b0:	2b01      	cmp	r3, #1
 80100b2:	d119      	bne.n	80100e8 <HAL_SPI_TransmitReceive+0x1b8>
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80100b8:	b29b      	uxth	r3, r3
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d014      	beq.n	80100e8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	68da      	ldr	r2, [r3, #12]
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100c8:	b292      	uxth	r2, r2
 80100ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100d0:	1c9a      	adds	r2, r3, #2
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80100da:	b29b      	uxth	r3, r3
 80100dc:	3b01      	subs	r3, #1
 80100de:	b29a      	uxth	r2, r3
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80100e4:	2301      	movs	r3, #1
 80100e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80100e8:	f7fe fb22 	bl	800e730 <HAL_GetTick>
 80100ec:	4602      	mov	r2, r0
 80100ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100f0:	1ad3      	subs	r3, r2, r3
 80100f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80100f4:	429a      	cmp	r2, r3
 80100f6:	d80b      	bhi.n	8010110 <HAL_SPI_TransmitReceive+0x1e0>
 80100f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100fe:	d007      	beq.n	8010110 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8010100:	2303      	movs	r3, #3
 8010102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	2201      	movs	r2, #1
 801010a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 801010e:	e0b5      	b.n	801027c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010114:	b29b      	uxth	r3, r3
 8010116:	2b00      	cmp	r3, #0
 8010118:	d1a2      	bne.n	8010060 <HAL_SPI_TransmitReceive+0x130>
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801011e:	b29b      	uxth	r3, r3
 8010120:	2b00      	cmp	r3, #0
 8010122:	d19d      	bne.n	8010060 <HAL_SPI_TransmitReceive+0x130>
 8010124:	e080      	b.n	8010228 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	685b      	ldr	r3, [r3, #4]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d002      	beq.n	8010134 <HAL_SPI_TransmitReceive+0x204>
 801012e:	8b7b      	ldrh	r3, [r7, #26]
 8010130:	2b01      	cmp	r3, #1
 8010132:	d16f      	bne.n	8010214 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	330c      	adds	r3, #12
 801013e:	7812      	ldrb	r2, [r2, #0]
 8010140:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010146:	1c5a      	adds	r2, r3, #1
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010150:	b29b      	uxth	r3, r3
 8010152:	3b01      	subs	r3, #1
 8010154:	b29a      	uxth	r2, r3
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801015a:	e05b      	b.n	8010214 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	689b      	ldr	r3, [r3, #8]
 8010162:	f003 0302 	and.w	r3, r3, #2
 8010166:	2b02      	cmp	r3, #2
 8010168:	d11c      	bne.n	80101a4 <HAL_SPI_TransmitReceive+0x274>
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 801016e:	b29b      	uxth	r3, r3
 8010170:	2b00      	cmp	r3, #0
 8010172:	d017      	beq.n	80101a4 <HAL_SPI_TransmitReceive+0x274>
 8010174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010176:	2b01      	cmp	r3, #1
 8010178:	d114      	bne.n	80101a4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	330c      	adds	r3, #12
 8010184:	7812      	ldrb	r2, [r2, #0]
 8010186:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801018c:	1c5a      	adds	r2, r3, #1
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010196:	b29b      	uxth	r3, r3
 8010198:	3b01      	subs	r3, #1
 801019a:	b29a      	uxth	r2, r3
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80101a0:	2300      	movs	r3, #0
 80101a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	689b      	ldr	r3, [r3, #8]
 80101aa:	f003 0301 	and.w	r3, r3, #1
 80101ae:	2b01      	cmp	r3, #1
 80101b0:	d119      	bne.n	80101e6 <HAL_SPI_TransmitReceive+0x2b6>
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80101b6:	b29b      	uxth	r3, r3
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d014      	beq.n	80101e6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	68da      	ldr	r2, [r3, #12]
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101c6:	b2d2      	uxtb	r2, r2
 80101c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101ce:	1c5a      	adds	r2, r3, #1
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80101d8:	b29b      	uxth	r3, r3
 80101da:	3b01      	subs	r3, #1
 80101dc:	b29a      	uxth	r2, r3
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80101e2:	2301      	movs	r3, #1
 80101e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80101e6:	f7fe faa3 	bl	800e730 <HAL_GetTick>
 80101ea:	4602      	mov	r2, r0
 80101ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101ee:	1ad3      	subs	r3, r2, r3
 80101f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80101f2:	429a      	cmp	r2, r3
 80101f4:	d803      	bhi.n	80101fe <HAL_SPI_TransmitReceive+0x2ce>
 80101f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101fc:	d102      	bne.n	8010204 <HAL_SPI_TransmitReceive+0x2d4>
 80101fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010200:	2b00      	cmp	r3, #0
 8010202:	d107      	bne.n	8010214 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8010204:	2303      	movs	r3, #3
 8010206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	2201      	movs	r2, #1
 801020e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8010212:	e033      	b.n	801027c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010218:	b29b      	uxth	r3, r3
 801021a:	2b00      	cmp	r3, #0
 801021c:	d19e      	bne.n	801015c <HAL_SPI_TransmitReceive+0x22c>
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8010222:	b29b      	uxth	r3, r3
 8010224:	2b00      	cmp	r3, #0
 8010226:	d199      	bne.n	801015c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801022a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801022c:	68f8      	ldr	r0, [r7, #12]
 801022e:	f000 f91d 	bl	801046c <SPI_EndRxTxTransaction>
 8010232:	4603      	mov	r3, r0
 8010234:	2b00      	cmp	r3, #0
 8010236:	d006      	beq.n	8010246 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8010238:	2301      	movs	r3, #1
 801023a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	2220      	movs	r2, #32
 8010242:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8010244:	e01a      	b.n	801027c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	689b      	ldr	r3, [r3, #8]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d10a      	bne.n	8010264 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801024e:	2300      	movs	r3, #0
 8010250:	617b      	str	r3, [r7, #20]
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	68db      	ldr	r3, [r3, #12]
 8010258:	617b      	str	r3, [r7, #20]
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	689b      	ldr	r3, [r3, #8]
 8010260:	617b      	str	r3, [r7, #20]
 8010262:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010268:	2b00      	cmp	r3, #0
 801026a:	d003      	beq.n	8010274 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 801026c:	2301      	movs	r3, #1
 801026e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010272:	e003      	b.n	801027c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	2201      	movs	r2, #1
 8010278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	2200      	movs	r2, #0
 8010280:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8010284:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8010288:	4618      	mov	r0, r3
 801028a:	3730      	adds	r7, #48	@ 0x30
 801028c:	46bd      	mov	sp, r7
 801028e:	bd80      	pop	{r7, pc}

08010290 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b088      	sub	sp, #32
 8010294:	af00      	add	r7, sp, #0
 8010296:	60f8      	str	r0, [r7, #12]
 8010298:	60b9      	str	r1, [r7, #8]
 801029a:	603b      	str	r3, [r7, #0]
 801029c:	4613      	mov	r3, r2
 801029e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80102a0:	f7fe fa46 	bl	800e730 <HAL_GetTick>
 80102a4:	4602      	mov	r2, r0
 80102a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102a8:	1a9b      	subs	r3, r3, r2
 80102aa:	683a      	ldr	r2, [r7, #0]
 80102ac:	4413      	add	r3, r2
 80102ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80102b0:	f7fe fa3e 	bl	800e730 <HAL_GetTick>
 80102b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80102b6:	4b39      	ldr	r3, [pc, #228]	@ (801039c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	015b      	lsls	r3, r3, #5
 80102bc:	0d1b      	lsrs	r3, r3, #20
 80102be:	69fa      	ldr	r2, [r7, #28]
 80102c0:	fb02 f303 	mul.w	r3, r2, r3
 80102c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80102c6:	e054      	b.n	8010372 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ce:	d050      	beq.n	8010372 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80102d0:	f7fe fa2e 	bl	800e730 <HAL_GetTick>
 80102d4:	4602      	mov	r2, r0
 80102d6:	69bb      	ldr	r3, [r7, #24]
 80102d8:	1ad3      	subs	r3, r2, r3
 80102da:	69fa      	ldr	r2, [r7, #28]
 80102dc:	429a      	cmp	r2, r3
 80102de:	d902      	bls.n	80102e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80102e0:	69fb      	ldr	r3, [r7, #28]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d13d      	bne.n	8010362 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	685a      	ldr	r2, [r3, #4]
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80102f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80102fe:	d111      	bne.n	8010324 <SPI_WaitFlagStateUntilTimeout+0x94>
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	689b      	ldr	r3, [r3, #8]
 8010304:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010308:	d004      	beq.n	8010314 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	689b      	ldr	r3, [r3, #8]
 801030e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010312:	d107      	bne.n	8010324 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	681a      	ldr	r2, [r3, #0]
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010322:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010328:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801032c:	d10f      	bne.n	801034e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	681a      	ldr	r2, [r3, #0]
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801033c:	601a      	str	r2, [r3, #0]
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	681a      	ldr	r2, [r3, #0]
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801034c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	2201      	movs	r2, #1
 8010352:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	2200      	movs	r2, #0
 801035a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 801035e:	2303      	movs	r3, #3
 8010360:	e017      	b.n	8010392 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8010362:	697b      	ldr	r3, [r7, #20]
 8010364:	2b00      	cmp	r3, #0
 8010366:	d101      	bne.n	801036c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8010368:	2300      	movs	r3, #0
 801036a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801036c:	697b      	ldr	r3, [r7, #20]
 801036e:	3b01      	subs	r3, #1
 8010370:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	689a      	ldr	r2, [r3, #8]
 8010378:	68bb      	ldr	r3, [r7, #8]
 801037a:	4013      	ands	r3, r2
 801037c:	68ba      	ldr	r2, [r7, #8]
 801037e:	429a      	cmp	r2, r3
 8010380:	bf0c      	ite	eq
 8010382:	2301      	moveq	r3, #1
 8010384:	2300      	movne	r3, #0
 8010386:	b2db      	uxtb	r3, r3
 8010388:	461a      	mov	r2, r3
 801038a:	79fb      	ldrb	r3, [r7, #7]
 801038c:	429a      	cmp	r2, r3
 801038e:	d19b      	bne.n	80102c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8010390:	2300      	movs	r3, #0
}
 8010392:	4618      	mov	r0, r3
 8010394:	3720      	adds	r7, #32
 8010396:	46bd      	mov	sp, r7
 8010398:	bd80      	pop	{r7, pc}
 801039a:	bf00      	nop
 801039c:	20000000 	.word	0x20000000

080103a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b086      	sub	sp, #24
 80103a4:	af02      	add	r7, sp, #8
 80103a6:	60f8      	str	r0, [r7, #12]
 80103a8:	60b9      	str	r1, [r7, #8]
 80103aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	685b      	ldr	r3, [r3, #4]
 80103b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80103b4:	d111      	bne.n	80103da <SPI_EndRxTransaction+0x3a>
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	689b      	ldr	r3, [r3, #8]
 80103ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80103be:	d004      	beq.n	80103ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	689b      	ldr	r3, [r3, #8]
 80103c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80103c8:	d107      	bne.n	80103da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	681a      	ldr	r2, [r3, #0]
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80103d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	685b      	ldr	r3, [r3, #4]
 80103de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80103e2:	d12a      	bne.n	801043a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	689b      	ldr	r3, [r3, #8]
 80103e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80103ec:	d012      	beq.n	8010414 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	9300      	str	r3, [sp, #0]
 80103f2:	68bb      	ldr	r3, [r7, #8]
 80103f4:	2200      	movs	r2, #0
 80103f6:	2180      	movs	r1, #128	@ 0x80
 80103f8:	68f8      	ldr	r0, [r7, #12]
 80103fa:	f7ff ff49 	bl	8010290 <SPI_WaitFlagStateUntilTimeout>
 80103fe:	4603      	mov	r3, r0
 8010400:	2b00      	cmp	r3, #0
 8010402:	d02d      	beq.n	8010460 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010408:	f043 0220 	orr.w	r2, r3, #32
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010410:	2303      	movs	r3, #3
 8010412:	e026      	b.n	8010462 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	9300      	str	r3, [sp, #0]
 8010418:	68bb      	ldr	r3, [r7, #8]
 801041a:	2200      	movs	r2, #0
 801041c:	2101      	movs	r1, #1
 801041e:	68f8      	ldr	r0, [r7, #12]
 8010420:	f7ff ff36 	bl	8010290 <SPI_WaitFlagStateUntilTimeout>
 8010424:	4603      	mov	r3, r0
 8010426:	2b00      	cmp	r3, #0
 8010428:	d01a      	beq.n	8010460 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801042e:	f043 0220 	orr.w	r2, r3, #32
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010436:	2303      	movs	r3, #3
 8010438:	e013      	b.n	8010462 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	9300      	str	r3, [sp, #0]
 801043e:	68bb      	ldr	r3, [r7, #8]
 8010440:	2200      	movs	r2, #0
 8010442:	2101      	movs	r1, #1
 8010444:	68f8      	ldr	r0, [r7, #12]
 8010446:	f7ff ff23 	bl	8010290 <SPI_WaitFlagStateUntilTimeout>
 801044a:	4603      	mov	r3, r0
 801044c:	2b00      	cmp	r3, #0
 801044e:	d007      	beq.n	8010460 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010454:	f043 0220 	orr.w	r2, r3, #32
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 801045c:	2303      	movs	r3, #3
 801045e:	e000      	b.n	8010462 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8010460:	2300      	movs	r3, #0
}
 8010462:	4618      	mov	r0, r3
 8010464:	3710      	adds	r7, #16
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}
	...

0801046c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b088      	sub	sp, #32
 8010470:	af02      	add	r7, sp, #8
 8010472:	60f8      	str	r0, [r7, #12]
 8010474:	60b9      	str	r1, [r7, #8]
 8010476:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	9300      	str	r3, [sp, #0]
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	2201      	movs	r2, #1
 8010480:	2102      	movs	r1, #2
 8010482:	68f8      	ldr	r0, [r7, #12]
 8010484:	f7ff ff04 	bl	8010290 <SPI_WaitFlagStateUntilTimeout>
 8010488:	4603      	mov	r3, r0
 801048a:	2b00      	cmp	r3, #0
 801048c:	d007      	beq.n	801049e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010492:	f043 0220 	orr.w	r2, r3, #32
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 801049a:	2303      	movs	r3, #3
 801049c:	e032      	b.n	8010504 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 801049e:	4b1b      	ldr	r3, [pc, #108]	@ (801050c <SPI_EndRxTxTransaction+0xa0>)
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	4a1b      	ldr	r2, [pc, #108]	@ (8010510 <SPI_EndRxTxTransaction+0xa4>)
 80104a4:	fba2 2303 	umull	r2, r3, r2, r3
 80104a8:	0d5b      	lsrs	r3, r3, #21
 80104aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80104ae:	fb02 f303 	mul.w	r3, r2, r3
 80104b2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	685b      	ldr	r3, [r3, #4]
 80104b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80104bc:	d112      	bne.n	80104e4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	9300      	str	r3, [sp, #0]
 80104c2:	68bb      	ldr	r3, [r7, #8]
 80104c4:	2200      	movs	r2, #0
 80104c6:	2180      	movs	r1, #128	@ 0x80
 80104c8:	68f8      	ldr	r0, [r7, #12]
 80104ca:	f7ff fee1 	bl	8010290 <SPI_WaitFlagStateUntilTimeout>
 80104ce:	4603      	mov	r3, r0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d016      	beq.n	8010502 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104d8:	f043 0220 	orr.w	r2, r3, #32
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80104e0:	2303      	movs	r3, #3
 80104e2:	e00f      	b.n	8010504 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80104e4:	697b      	ldr	r3, [r7, #20]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d00a      	beq.n	8010500 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80104ea:	697b      	ldr	r3, [r7, #20]
 80104ec:	3b01      	subs	r3, #1
 80104ee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	689b      	ldr	r3, [r3, #8]
 80104f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104fa:	2b80      	cmp	r3, #128	@ 0x80
 80104fc:	d0f2      	beq.n	80104e4 <SPI_EndRxTxTransaction+0x78>
 80104fe:	e000      	b.n	8010502 <SPI_EndRxTxTransaction+0x96>
        break;
 8010500:	bf00      	nop
  }

  return HAL_OK;
 8010502:	2300      	movs	r3, #0
}
 8010504:	4618      	mov	r0, r3
 8010506:	3718      	adds	r7, #24
 8010508:	46bd      	mov	sp, r7
 801050a:	bd80      	pop	{r7, pc}
 801050c:	20000000 	.word	0x20000000
 8010510:	165e9f81 	.word	0x165e9f81

08010514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010514:	b580      	push	{r7, lr}
 8010516:	b082      	sub	sp, #8
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d101      	bne.n	8010526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010522:	2301      	movs	r3, #1
 8010524:	e041      	b.n	80105aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801052c:	b2db      	uxtb	r3, r3
 801052e:	2b00      	cmp	r3, #0
 8010530:	d106      	bne.n	8010540 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2200      	movs	r2, #0
 8010536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801053a:	6878      	ldr	r0, [r7, #4]
 801053c:	f7f2 f88a 	bl	8002654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	2202      	movs	r2, #2
 8010544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681a      	ldr	r2, [r3, #0]
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	3304      	adds	r3, #4
 8010550:	4619      	mov	r1, r3
 8010552:	4610      	mov	r0, r2
 8010554:	f000 fab6 	bl	8010ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	2201      	movs	r2, #1
 801055c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	2201      	movs	r2, #1
 8010564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	2201      	movs	r2, #1
 801056c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	2201      	movs	r2, #1
 8010574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2201      	movs	r2, #1
 801057c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2201      	movs	r2, #1
 8010584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2201      	movs	r2, #1
 801058c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	2201      	movs	r2, #1
 8010594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2201      	movs	r2, #1
 801059c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	2201      	movs	r2, #1
 80105a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80105a8:	2300      	movs	r3, #0
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3708      	adds	r7, #8
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}
	...

080105b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80105b4:	b480      	push	{r7}
 80105b6:	b085      	sub	sp, #20
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80105c2:	b2db      	uxtb	r3, r3
 80105c4:	2b01      	cmp	r3, #1
 80105c6:	d001      	beq.n	80105cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80105c8:	2301      	movs	r3, #1
 80105ca:	e04e      	b.n	801066a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	2202      	movs	r2, #2
 80105d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	68da      	ldr	r2, [r3, #12]
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	f042 0201 	orr.w	r2, r2, #1
 80105e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	4a23      	ldr	r2, [pc, #140]	@ (8010678 <HAL_TIM_Base_Start_IT+0xc4>)
 80105ea:	4293      	cmp	r3, r2
 80105ec:	d022      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80105f6:	d01d      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	4a1f      	ldr	r2, [pc, #124]	@ (801067c <HAL_TIM_Base_Start_IT+0xc8>)
 80105fe:	4293      	cmp	r3, r2
 8010600:	d018      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	4a1e      	ldr	r2, [pc, #120]	@ (8010680 <HAL_TIM_Base_Start_IT+0xcc>)
 8010608:	4293      	cmp	r3, r2
 801060a:	d013      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	4a1c      	ldr	r2, [pc, #112]	@ (8010684 <HAL_TIM_Base_Start_IT+0xd0>)
 8010612:	4293      	cmp	r3, r2
 8010614:	d00e      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	4a1b      	ldr	r2, [pc, #108]	@ (8010688 <HAL_TIM_Base_Start_IT+0xd4>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d009      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	4a19      	ldr	r2, [pc, #100]	@ (801068c <HAL_TIM_Base_Start_IT+0xd8>)
 8010626:	4293      	cmp	r3, r2
 8010628:	d004      	beq.n	8010634 <HAL_TIM_Base_Start_IT+0x80>
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	4a18      	ldr	r2, [pc, #96]	@ (8010690 <HAL_TIM_Base_Start_IT+0xdc>)
 8010630:	4293      	cmp	r3, r2
 8010632:	d111      	bne.n	8010658 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	689b      	ldr	r3, [r3, #8]
 801063a:	f003 0307 	and.w	r3, r3, #7
 801063e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	2b06      	cmp	r3, #6
 8010644:	d010      	beq.n	8010668 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	681a      	ldr	r2, [r3, #0]
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	f042 0201 	orr.w	r2, r2, #1
 8010654:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010656:	e007      	b.n	8010668 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	681a      	ldr	r2, [r3, #0]
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	f042 0201 	orr.w	r2, r2, #1
 8010666:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010668:	2300      	movs	r3, #0
}
 801066a:	4618      	mov	r0, r3
 801066c:	3714      	adds	r7, #20
 801066e:	46bd      	mov	sp, r7
 8010670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010674:	4770      	bx	lr
 8010676:	bf00      	nop
 8010678:	40010000 	.word	0x40010000
 801067c:	40000400 	.word	0x40000400
 8010680:	40000800 	.word	0x40000800
 8010684:	40000c00 	.word	0x40000c00
 8010688:	40010400 	.word	0x40010400
 801068c:	40014000 	.word	0x40014000
 8010690:	40001800 	.word	0x40001800

08010694 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8010694:	b480      	push	{r7}
 8010696:	b083      	sub	sp, #12
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	68da      	ldr	r2, [r3, #12]
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	f022 0201 	bic.w	r2, r2, #1
 80106aa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	6a1a      	ldr	r2, [r3, #32]
 80106b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80106b6:	4013      	ands	r3, r2
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10f      	bne.n	80106dc <HAL_TIM_Base_Stop_IT+0x48>
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	6a1a      	ldr	r2, [r3, #32]
 80106c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80106c6:	4013      	ands	r3, r2
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d107      	bne.n	80106dc <HAL_TIM_Base_Stop_IT+0x48>
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	681a      	ldr	r2, [r3, #0]
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	f022 0201 	bic.w	r2, r2, #1
 80106da:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2201      	movs	r2, #1
 80106e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80106e4:	2300      	movs	r3, #0
}
 80106e6:	4618      	mov	r0, r3
 80106e8:	370c      	adds	r7, #12
 80106ea:	46bd      	mov	sp, r7
 80106ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f0:	4770      	bx	lr

080106f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80106f2:	b580      	push	{r7, lr}
 80106f4:	b084      	sub	sp, #16
 80106f6:	af00      	add	r7, sp, #0
 80106f8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	68db      	ldr	r3, [r3, #12]
 8010700:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	691b      	ldr	r3, [r3, #16]
 8010708:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801070a:	68bb      	ldr	r3, [r7, #8]
 801070c:	f003 0302 	and.w	r3, r3, #2
 8010710:	2b00      	cmp	r3, #0
 8010712:	d020      	beq.n	8010756 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f003 0302 	and.w	r3, r3, #2
 801071a:	2b00      	cmp	r3, #0
 801071c:	d01b      	beq.n	8010756 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	f06f 0202 	mvn.w	r2, #2
 8010726:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	2201      	movs	r2, #1
 801072c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	699b      	ldr	r3, [r3, #24]
 8010734:	f003 0303 	and.w	r3, r3, #3
 8010738:	2b00      	cmp	r3, #0
 801073a:	d003      	beq.n	8010744 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801073c:	6878      	ldr	r0, [r7, #4]
 801073e:	f000 f9a3 	bl	8010a88 <HAL_TIM_IC_CaptureCallback>
 8010742:	e005      	b.n	8010750 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010744:	6878      	ldr	r0, [r7, #4]
 8010746:	f000 f995 	bl	8010a74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801074a:	6878      	ldr	r0, [r7, #4]
 801074c:	f000 f9a6 	bl	8010a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2200      	movs	r2, #0
 8010754:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010756:	68bb      	ldr	r3, [r7, #8]
 8010758:	f003 0304 	and.w	r3, r3, #4
 801075c:	2b00      	cmp	r3, #0
 801075e:	d020      	beq.n	80107a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	f003 0304 	and.w	r3, r3, #4
 8010766:	2b00      	cmp	r3, #0
 8010768:	d01b      	beq.n	80107a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	f06f 0204 	mvn.w	r2, #4
 8010772:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	2202      	movs	r2, #2
 8010778:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	699b      	ldr	r3, [r3, #24]
 8010780:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010784:	2b00      	cmp	r3, #0
 8010786:	d003      	beq.n	8010790 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010788:	6878      	ldr	r0, [r7, #4]
 801078a:	f000 f97d 	bl	8010a88 <HAL_TIM_IC_CaptureCallback>
 801078e:	e005      	b.n	801079c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010790:	6878      	ldr	r0, [r7, #4]
 8010792:	f000 f96f 	bl	8010a74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f000 f980 	bl	8010a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	2200      	movs	r2, #0
 80107a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80107a2:	68bb      	ldr	r3, [r7, #8]
 80107a4:	f003 0308 	and.w	r3, r3, #8
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d020      	beq.n	80107ee <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f003 0308 	and.w	r3, r3, #8
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d01b      	beq.n	80107ee <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	f06f 0208 	mvn.w	r2, #8
 80107be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	2204      	movs	r2, #4
 80107c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	69db      	ldr	r3, [r3, #28]
 80107cc:	f003 0303 	and.w	r3, r3, #3
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d003      	beq.n	80107dc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80107d4:	6878      	ldr	r0, [r7, #4]
 80107d6:	f000 f957 	bl	8010a88 <HAL_TIM_IC_CaptureCallback>
 80107da:	e005      	b.n	80107e8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80107dc:	6878      	ldr	r0, [r7, #4]
 80107de:	f000 f949 	bl	8010a74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f000 f95a 	bl	8010a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	2200      	movs	r2, #0
 80107ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	f003 0310 	and.w	r3, r3, #16
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d020      	beq.n	801083a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	f003 0310 	and.w	r3, r3, #16
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d01b      	beq.n	801083a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	f06f 0210 	mvn.w	r2, #16
 801080a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	2208      	movs	r2, #8
 8010810:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	69db      	ldr	r3, [r3, #28]
 8010818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801081c:	2b00      	cmp	r3, #0
 801081e:	d003      	beq.n	8010828 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010820:	6878      	ldr	r0, [r7, #4]
 8010822:	f000 f931 	bl	8010a88 <HAL_TIM_IC_CaptureCallback>
 8010826:	e005      	b.n	8010834 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010828:	6878      	ldr	r0, [r7, #4]
 801082a:	f000 f923 	bl	8010a74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801082e:	6878      	ldr	r0, [r7, #4]
 8010830:	f000 f934 	bl	8010a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	2200      	movs	r2, #0
 8010838:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	f003 0301 	and.w	r3, r3, #1
 8010840:	2b00      	cmp	r3, #0
 8010842:	d00c      	beq.n	801085e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	f003 0301 	and.w	r3, r3, #1
 801084a:	2b00      	cmp	r3, #0
 801084c:	d007      	beq.n	801085e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	f06f 0201 	mvn.w	r2, #1
 8010856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010858:	6878      	ldr	r0, [r7, #4]
 801085a:	f000 f901 	bl	8010a60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 801085e:	68bb      	ldr	r3, [r7, #8]
 8010860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010864:	2b00      	cmp	r3, #0
 8010866:	d00c      	beq.n	8010882 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801086e:	2b00      	cmp	r3, #0
 8010870:	d007      	beq.n	8010882 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 801087a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801087c:	6878      	ldr	r0, [r7, #4]
 801087e:	f000 faed 	bl	8010e5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010882:	68bb      	ldr	r3, [r7, #8]
 8010884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010888:	2b00      	cmp	r3, #0
 801088a:	d00c      	beq.n	80108a6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010892:	2b00      	cmp	r3, #0
 8010894:	d007      	beq.n	80108a6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801089e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	f000 f905 	bl	8010ab0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	f003 0320 	and.w	r3, r3, #32
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d00c      	beq.n	80108ca <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	f003 0320 	and.w	r3, r3, #32
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d007      	beq.n	80108ca <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	f06f 0220 	mvn.w	r2, #32
 80108c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80108c4:	6878      	ldr	r0, [r7, #4]
 80108c6:	f000 fabf 	bl	8010e48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80108ca:	bf00      	nop
 80108cc:	3710      	adds	r7, #16
 80108ce:	46bd      	mov	sp, r7
 80108d0:	bd80      	pop	{r7, pc}

080108d2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80108d2:	b580      	push	{r7, lr}
 80108d4:	b084      	sub	sp, #16
 80108d6:	af00      	add	r7, sp, #0
 80108d8:	6078      	str	r0, [r7, #4]
 80108da:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80108dc:	2300      	movs	r3, #0
 80108de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80108e6:	2b01      	cmp	r3, #1
 80108e8:	d101      	bne.n	80108ee <HAL_TIM_ConfigClockSource+0x1c>
 80108ea:	2302      	movs	r3, #2
 80108ec:	e0b4      	b.n	8010a58 <HAL_TIM_ConfigClockSource+0x186>
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2201      	movs	r2, #1
 80108f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	2202      	movs	r2, #2
 80108fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	689b      	ldr	r3, [r3, #8]
 8010904:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010906:	68bb      	ldr	r3, [r7, #8]
 8010908:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801090c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801090e:	68bb      	ldr	r3, [r7, #8]
 8010910:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010914:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	68ba      	ldr	r2, [r7, #8]
 801091c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010926:	d03e      	beq.n	80109a6 <HAL_TIM_ConfigClockSource+0xd4>
 8010928:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801092c:	f200 8087 	bhi.w	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 8010930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010934:	f000 8086 	beq.w	8010a44 <HAL_TIM_ConfigClockSource+0x172>
 8010938:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801093c:	d87f      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 801093e:	2b70      	cmp	r3, #112	@ 0x70
 8010940:	d01a      	beq.n	8010978 <HAL_TIM_ConfigClockSource+0xa6>
 8010942:	2b70      	cmp	r3, #112	@ 0x70
 8010944:	d87b      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 8010946:	2b60      	cmp	r3, #96	@ 0x60
 8010948:	d050      	beq.n	80109ec <HAL_TIM_ConfigClockSource+0x11a>
 801094a:	2b60      	cmp	r3, #96	@ 0x60
 801094c:	d877      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 801094e:	2b50      	cmp	r3, #80	@ 0x50
 8010950:	d03c      	beq.n	80109cc <HAL_TIM_ConfigClockSource+0xfa>
 8010952:	2b50      	cmp	r3, #80	@ 0x50
 8010954:	d873      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 8010956:	2b40      	cmp	r3, #64	@ 0x40
 8010958:	d058      	beq.n	8010a0c <HAL_TIM_ConfigClockSource+0x13a>
 801095a:	2b40      	cmp	r3, #64	@ 0x40
 801095c:	d86f      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 801095e:	2b30      	cmp	r3, #48	@ 0x30
 8010960:	d064      	beq.n	8010a2c <HAL_TIM_ConfigClockSource+0x15a>
 8010962:	2b30      	cmp	r3, #48	@ 0x30
 8010964:	d86b      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 8010966:	2b20      	cmp	r3, #32
 8010968:	d060      	beq.n	8010a2c <HAL_TIM_ConfigClockSource+0x15a>
 801096a:	2b20      	cmp	r3, #32
 801096c:	d867      	bhi.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
 801096e:	2b00      	cmp	r3, #0
 8010970:	d05c      	beq.n	8010a2c <HAL_TIM_ConfigClockSource+0x15a>
 8010972:	2b10      	cmp	r3, #16
 8010974:	d05a      	beq.n	8010a2c <HAL_TIM_ConfigClockSource+0x15a>
 8010976:	e062      	b.n	8010a3e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801097c:	683b      	ldr	r3, [r7, #0]
 801097e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010988:	f000 f9c2 	bl	8010d10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	689b      	ldr	r3, [r3, #8]
 8010992:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010994:	68bb      	ldr	r3, [r7, #8]
 8010996:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801099a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	68ba      	ldr	r2, [r7, #8]
 80109a2:	609a      	str	r2, [r3, #8]
      break;
 80109a4:	e04f      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80109aa:	683b      	ldr	r3, [r7, #0]
 80109ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80109b6:	f000 f9ab 	bl	8010d10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	689a      	ldr	r2, [r3, #8]
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80109c8:	609a      	str	r2, [r3, #8]
      break;
 80109ca:	e03c      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80109d4:	683b      	ldr	r3, [r7, #0]
 80109d6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80109d8:	461a      	mov	r2, r3
 80109da:	f000 f91f 	bl	8010c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	2150      	movs	r1, #80	@ 0x50
 80109e4:	4618      	mov	r0, r3
 80109e6:	f000 f978 	bl	8010cda <TIM_ITRx_SetConfig>
      break;
 80109ea:	e02c      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80109f4:	683b      	ldr	r3, [r7, #0]
 80109f6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80109f8:	461a      	mov	r2, r3
 80109fa:	f000 f93e 	bl	8010c7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	2160      	movs	r1, #96	@ 0x60
 8010a04:	4618      	mov	r0, r3
 8010a06:	f000 f968 	bl	8010cda <TIM_ITRx_SetConfig>
      break;
 8010a0a:	e01c      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010a10:	683b      	ldr	r3, [r7, #0]
 8010a12:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010a18:	461a      	mov	r2, r3
 8010a1a:	f000 f8ff 	bl	8010c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	2140      	movs	r1, #64	@ 0x40
 8010a24:	4618      	mov	r0, r3
 8010a26:	f000 f958 	bl	8010cda <TIM_ITRx_SetConfig>
      break;
 8010a2a:	e00c      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681a      	ldr	r2, [r3, #0]
 8010a30:	683b      	ldr	r3, [r7, #0]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	4619      	mov	r1, r3
 8010a36:	4610      	mov	r0, r2
 8010a38:	f000 f94f 	bl	8010cda <TIM_ITRx_SetConfig>
      break;
 8010a3c:	e003      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8010a3e:	2301      	movs	r3, #1
 8010a40:	73fb      	strb	r3, [r7, #15]
      break;
 8010a42:	e000      	b.n	8010a46 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8010a44:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	2201      	movs	r2, #1
 8010a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	2200      	movs	r2, #0
 8010a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a58:	4618      	mov	r0, r3
 8010a5a:	3710      	adds	r7, #16
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010a60:	b480      	push	{r7}
 8010a62:	b083      	sub	sp, #12
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010a68:	bf00      	nop
 8010a6a:	370c      	adds	r7, #12
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a72:	4770      	bx	lr

08010a74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010a74:	b480      	push	{r7}
 8010a76:	b083      	sub	sp, #12
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010a7c:	bf00      	nop
 8010a7e:	370c      	adds	r7, #12
 8010a80:	46bd      	mov	sp, r7
 8010a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a86:	4770      	bx	lr

08010a88 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010a88:	b480      	push	{r7}
 8010a8a:	b083      	sub	sp, #12
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010a90:	bf00      	nop
 8010a92:	370c      	adds	r7, #12
 8010a94:	46bd      	mov	sp, r7
 8010a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9a:	4770      	bx	lr

08010a9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b083      	sub	sp, #12
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010aa4:	bf00      	nop
 8010aa6:	370c      	adds	r7, #12
 8010aa8:	46bd      	mov	sp, r7
 8010aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aae:	4770      	bx	lr

08010ab0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010ab0:	b480      	push	{r7}
 8010ab2:	b083      	sub	sp, #12
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010ab8:	bf00      	nop
 8010aba:	370c      	adds	r7, #12
 8010abc:	46bd      	mov	sp, r7
 8010abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac2:	4770      	bx	lr

08010ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010ac4:	b480      	push	{r7}
 8010ac6:	b085      	sub	sp, #20
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	4a46      	ldr	r2, [pc, #280]	@ (8010bf0 <TIM_Base_SetConfig+0x12c>)
 8010ad8:	4293      	cmp	r3, r2
 8010ada:	d013      	beq.n	8010b04 <TIM_Base_SetConfig+0x40>
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010ae2:	d00f      	beq.n	8010b04 <TIM_Base_SetConfig+0x40>
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	4a43      	ldr	r2, [pc, #268]	@ (8010bf4 <TIM_Base_SetConfig+0x130>)
 8010ae8:	4293      	cmp	r3, r2
 8010aea:	d00b      	beq.n	8010b04 <TIM_Base_SetConfig+0x40>
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	4a42      	ldr	r2, [pc, #264]	@ (8010bf8 <TIM_Base_SetConfig+0x134>)
 8010af0:	4293      	cmp	r3, r2
 8010af2:	d007      	beq.n	8010b04 <TIM_Base_SetConfig+0x40>
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	4a41      	ldr	r2, [pc, #260]	@ (8010bfc <TIM_Base_SetConfig+0x138>)
 8010af8:	4293      	cmp	r3, r2
 8010afa:	d003      	beq.n	8010b04 <TIM_Base_SetConfig+0x40>
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	4a40      	ldr	r2, [pc, #256]	@ (8010c00 <TIM_Base_SetConfig+0x13c>)
 8010b00:	4293      	cmp	r3, r2
 8010b02:	d108      	bne.n	8010b16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	685b      	ldr	r3, [r3, #4]
 8010b10:	68fa      	ldr	r2, [r7, #12]
 8010b12:	4313      	orrs	r3, r2
 8010b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	4a35      	ldr	r2, [pc, #212]	@ (8010bf0 <TIM_Base_SetConfig+0x12c>)
 8010b1a:	4293      	cmp	r3, r2
 8010b1c:	d02b      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b24:	d027      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	4a32      	ldr	r2, [pc, #200]	@ (8010bf4 <TIM_Base_SetConfig+0x130>)
 8010b2a:	4293      	cmp	r3, r2
 8010b2c:	d023      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	4a31      	ldr	r2, [pc, #196]	@ (8010bf8 <TIM_Base_SetConfig+0x134>)
 8010b32:	4293      	cmp	r3, r2
 8010b34:	d01f      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	4a30      	ldr	r2, [pc, #192]	@ (8010bfc <TIM_Base_SetConfig+0x138>)
 8010b3a:	4293      	cmp	r3, r2
 8010b3c:	d01b      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	4a2f      	ldr	r2, [pc, #188]	@ (8010c00 <TIM_Base_SetConfig+0x13c>)
 8010b42:	4293      	cmp	r3, r2
 8010b44:	d017      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	4a2e      	ldr	r2, [pc, #184]	@ (8010c04 <TIM_Base_SetConfig+0x140>)
 8010b4a:	4293      	cmp	r3, r2
 8010b4c:	d013      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	4a2d      	ldr	r2, [pc, #180]	@ (8010c08 <TIM_Base_SetConfig+0x144>)
 8010b52:	4293      	cmp	r3, r2
 8010b54:	d00f      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	4a2c      	ldr	r2, [pc, #176]	@ (8010c0c <TIM_Base_SetConfig+0x148>)
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	d00b      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	4a2b      	ldr	r2, [pc, #172]	@ (8010c10 <TIM_Base_SetConfig+0x14c>)
 8010b62:	4293      	cmp	r3, r2
 8010b64:	d007      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	4a2a      	ldr	r2, [pc, #168]	@ (8010c14 <TIM_Base_SetConfig+0x150>)
 8010b6a:	4293      	cmp	r3, r2
 8010b6c:	d003      	beq.n	8010b76 <TIM_Base_SetConfig+0xb2>
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	4a29      	ldr	r2, [pc, #164]	@ (8010c18 <TIM_Base_SetConfig+0x154>)
 8010b72:	4293      	cmp	r3, r2
 8010b74:	d108      	bne.n	8010b88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010b7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	68db      	ldr	r3, [r3, #12]
 8010b82:	68fa      	ldr	r2, [r7, #12]
 8010b84:	4313      	orrs	r3, r2
 8010b86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	695b      	ldr	r3, [r3, #20]
 8010b92:	4313      	orrs	r3, r2
 8010b94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	68fa      	ldr	r2, [r7, #12]
 8010b9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	689a      	ldr	r2, [r3, #8]
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	681a      	ldr	r2, [r3, #0]
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	4a10      	ldr	r2, [pc, #64]	@ (8010bf0 <TIM_Base_SetConfig+0x12c>)
 8010bb0:	4293      	cmp	r3, r2
 8010bb2:	d003      	beq.n	8010bbc <TIM_Base_SetConfig+0xf8>
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	4a12      	ldr	r2, [pc, #72]	@ (8010c00 <TIM_Base_SetConfig+0x13c>)
 8010bb8:	4293      	cmp	r3, r2
 8010bba:	d103      	bne.n	8010bc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	691a      	ldr	r2, [r3, #16]
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	2201      	movs	r2, #1
 8010bc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	691b      	ldr	r3, [r3, #16]
 8010bce:	f003 0301 	and.w	r3, r3, #1
 8010bd2:	2b01      	cmp	r3, #1
 8010bd4:	d105      	bne.n	8010be2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	691b      	ldr	r3, [r3, #16]
 8010bda:	f023 0201 	bic.w	r2, r3, #1
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	611a      	str	r2, [r3, #16]
  }
}
 8010be2:	bf00      	nop
 8010be4:	3714      	adds	r7, #20
 8010be6:	46bd      	mov	sp, r7
 8010be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bec:	4770      	bx	lr
 8010bee:	bf00      	nop
 8010bf0:	40010000 	.word	0x40010000
 8010bf4:	40000400 	.word	0x40000400
 8010bf8:	40000800 	.word	0x40000800
 8010bfc:	40000c00 	.word	0x40000c00
 8010c00:	40010400 	.word	0x40010400
 8010c04:	40014000 	.word	0x40014000
 8010c08:	40014400 	.word	0x40014400
 8010c0c:	40014800 	.word	0x40014800
 8010c10:	40001800 	.word	0x40001800
 8010c14:	40001c00 	.word	0x40001c00
 8010c18:	40002000 	.word	0x40002000

08010c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010c1c:	b480      	push	{r7}
 8010c1e:	b087      	sub	sp, #28
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	60f8      	str	r0, [r7, #12]
 8010c24:	60b9      	str	r1, [r7, #8]
 8010c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	6a1b      	ldr	r3, [r3, #32]
 8010c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	6a1b      	ldr	r3, [r3, #32]
 8010c32:	f023 0201 	bic.w	r2, r3, #1
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	699b      	ldr	r3, [r3, #24]
 8010c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010c40:	693b      	ldr	r3, [r7, #16]
 8010c42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	011b      	lsls	r3, r3, #4
 8010c4c:	693a      	ldr	r2, [r7, #16]
 8010c4e:	4313      	orrs	r3, r2
 8010c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010c52:	697b      	ldr	r3, [r7, #20]
 8010c54:	f023 030a 	bic.w	r3, r3, #10
 8010c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010c5a:	697a      	ldr	r2, [r7, #20]
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	4313      	orrs	r3, r2
 8010c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	693a      	ldr	r2, [r7, #16]
 8010c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	697a      	ldr	r2, [r7, #20]
 8010c6c:	621a      	str	r2, [r3, #32]
}
 8010c6e:	bf00      	nop
 8010c70:	371c      	adds	r7, #28
 8010c72:	46bd      	mov	sp, r7
 8010c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c78:	4770      	bx	lr

08010c7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010c7a:	b480      	push	{r7}
 8010c7c:	b087      	sub	sp, #28
 8010c7e:	af00      	add	r7, sp, #0
 8010c80:	60f8      	str	r0, [r7, #12]
 8010c82:	60b9      	str	r1, [r7, #8]
 8010c84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	6a1b      	ldr	r3, [r3, #32]
 8010c8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	6a1b      	ldr	r3, [r3, #32]
 8010c90:	f023 0210 	bic.w	r2, r3, #16
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	699b      	ldr	r3, [r3, #24]
 8010c9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010c9e:	693b      	ldr	r3, [r7, #16]
 8010ca0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	031b      	lsls	r3, r3, #12
 8010caa:	693a      	ldr	r2, [r7, #16]
 8010cac:	4313      	orrs	r3, r2
 8010cae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010cb0:	697b      	ldr	r3, [r7, #20]
 8010cb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010cb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010cb8:	68bb      	ldr	r3, [r7, #8]
 8010cba:	011b      	lsls	r3, r3, #4
 8010cbc:	697a      	ldr	r2, [r7, #20]
 8010cbe:	4313      	orrs	r3, r2
 8010cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	693a      	ldr	r2, [r7, #16]
 8010cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	697a      	ldr	r2, [r7, #20]
 8010ccc:	621a      	str	r2, [r3, #32]
}
 8010cce:	bf00      	nop
 8010cd0:	371c      	adds	r7, #28
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd8:	4770      	bx	lr

08010cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010cda:	b480      	push	{r7}
 8010cdc:	b085      	sub	sp, #20
 8010cde:	af00      	add	r7, sp, #0
 8010ce0:	6078      	str	r0, [r7, #4]
 8010ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	689b      	ldr	r3, [r3, #8]
 8010ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010cea:	68fb      	ldr	r3, [r7, #12]
 8010cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010cf2:	683a      	ldr	r2, [r7, #0]
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	4313      	orrs	r3, r2
 8010cf8:	f043 0307 	orr.w	r3, r3, #7
 8010cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	68fa      	ldr	r2, [r7, #12]
 8010d02:	609a      	str	r2, [r3, #8]
}
 8010d04:	bf00      	nop
 8010d06:	3714      	adds	r7, #20
 8010d08:	46bd      	mov	sp, r7
 8010d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d0e:	4770      	bx	lr

08010d10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010d10:	b480      	push	{r7}
 8010d12:	b087      	sub	sp, #28
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	60f8      	str	r0, [r7, #12]
 8010d18:	60b9      	str	r1, [r7, #8]
 8010d1a:	607a      	str	r2, [r7, #4]
 8010d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	689b      	ldr	r3, [r3, #8]
 8010d22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010d24:	697b      	ldr	r3, [r7, #20]
 8010d26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010d2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	021a      	lsls	r2, r3, #8
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	431a      	orrs	r2, r3
 8010d34:	68bb      	ldr	r3, [r7, #8]
 8010d36:	4313      	orrs	r3, r2
 8010d38:	697a      	ldr	r2, [r7, #20]
 8010d3a:	4313      	orrs	r3, r2
 8010d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	697a      	ldr	r2, [r7, #20]
 8010d42:	609a      	str	r2, [r3, #8]
}
 8010d44:	bf00      	nop
 8010d46:	371c      	adds	r7, #28
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d4e:	4770      	bx	lr

08010d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010d50:	b480      	push	{r7}
 8010d52:	b085      	sub	sp, #20
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
 8010d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010d60:	2b01      	cmp	r3, #1
 8010d62:	d101      	bne.n	8010d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010d64:	2302      	movs	r3, #2
 8010d66:	e05a      	b.n	8010e1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	2201      	movs	r2, #1
 8010d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	2202      	movs	r2, #2
 8010d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	685b      	ldr	r3, [r3, #4]
 8010d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	689b      	ldr	r3, [r3, #8]
 8010d86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	68fa      	ldr	r2, [r7, #12]
 8010d96:	4313      	orrs	r3, r2
 8010d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	68fa      	ldr	r2, [r7, #12]
 8010da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	4a21      	ldr	r2, [pc, #132]	@ (8010e2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8010da8:	4293      	cmp	r3, r2
 8010daa:	d022      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010db4:	d01d      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	4a1d      	ldr	r2, [pc, #116]	@ (8010e30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010dbc:	4293      	cmp	r3, r2
 8010dbe:	d018      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8010e34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010dc6:	4293      	cmp	r3, r2
 8010dc8:	d013      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	4a1a      	ldr	r2, [pc, #104]	@ (8010e38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010dd0:	4293      	cmp	r3, r2
 8010dd2:	d00e      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	4a18      	ldr	r2, [pc, #96]	@ (8010e3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8010dda:	4293      	cmp	r3, r2
 8010ddc:	d009      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	4a17      	ldr	r2, [pc, #92]	@ (8010e40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010de4:	4293      	cmp	r3, r2
 8010de6:	d004      	beq.n	8010df2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	4a15      	ldr	r2, [pc, #84]	@ (8010e44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010dee:	4293      	cmp	r3, r2
 8010df0:	d10c      	bne.n	8010e0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010df2:	68bb      	ldr	r3, [r7, #8]
 8010df4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010df8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010dfa:	683b      	ldr	r3, [r7, #0]
 8010dfc:	685b      	ldr	r3, [r3, #4]
 8010dfe:	68ba      	ldr	r2, [r7, #8]
 8010e00:	4313      	orrs	r3, r2
 8010e02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	68ba      	ldr	r2, [r7, #8]
 8010e0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	2201      	movs	r2, #1
 8010e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2200      	movs	r2, #0
 8010e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010e1c:	2300      	movs	r3, #0
}
 8010e1e:	4618      	mov	r0, r3
 8010e20:	3714      	adds	r7, #20
 8010e22:	46bd      	mov	sp, r7
 8010e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e28:	4770      	bx	lr
 8010e2a:	bf00      	nop
 8010e2c:	40010000 	.word	0x40010000
 8010e30:	40000400 	.word	0x40000400
 8010e34:	40000800 	.word	0x40000800
 8010e38:	40000c00 	.word	0x40000c00
 8010e3c:	40010400 	.word	0x40010400
 8010e40:	40014000 	.word	0x40014000
 8010e44:	40001800 	.word	0x40001800

08010e48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010e48:	b480      	push	{r7}
 8010e4a:	b083      	sub	sp, #12
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010e50:	bf00      	nop
 8010e52:	370c      	adds	r7, #12
 8010e54:	46bd      	mov	sp, r7
 8010e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e5a:	4770      	bx	lr

08010e5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010e5c:	b480      	push	{r7}
 8010e5e:	b083      	sub	sp, #12
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010e64:	bf00      	nop
 8010e66:	370c      	adds	r7, #12
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr

08010e70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	b082      	sub	sp, #8
 8010e74:	af00      	add	r7, sp, #0
 8010e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d101      	bne.n	8010e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010e7e:	2301      	movs	r3, #1
 8010e80:	e042      	b.n	8010f08 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010e88:	b2db      	uxtb	r3, r3
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d106      	bne.n	8010e9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	2200      	movs	r2, #0
 8010e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010e96:	6878      	ldr	r0, [r7, #4]
 8010e98:	f7f1 fcb8 	bl	800280c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	2224      	movs	r2, #36	@ 0x24
 8010ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	68da      	ldr	r2, [r3, #12]
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010eb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010eb4:	6878      	ldr	r0, [r7, #4]
 8010eb6:	f000 f973 	bl	80111a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	691a      	ldr	r2, [r3, #16]
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010ec8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	695a      	ldr	r2, [r3, #20]
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010ed8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	68da      	ldr	r2, [r3, #12]
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010ee8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2200      	movs	r2, #0
 8010eee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	2220      	movs	r2, #32
 8010ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	2220      	movs	r2, #32
 8010efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	2200      	movs	r2, #0
 8010f04:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8010f06:	2300      	movs	r3, #0
}
 8010f08:	4618      	mov	r0, r3
 8010f0a:	3708      	adds	r7, #8
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	bd80      	pop	{r7, pc}

08010f10 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b08a      	sub	sp, #40	@ 0x28
 8010f14:	af02      	add	r7, sp, #8
 8010f16:	60f8      	str	r0, [r7, #12]
 8010f18:	60b9      	str	r1, [r7, #8]
 8010f1a:	603b      	str	r3, [r7, #0]
 8010f1c:	4613      	mov	r3, r2
 8010f1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8010f20:	2300      	movs	r3, #0
 8010f22:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010f2a:	b2db      	uxtb	r3, r3
 8010f2c:	2b20      	cmp	r3, #32
 8010f2e:	d175      	bne.n	801101c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8010f30:	68bb      	ldr	r3, [r7, #8]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d002      	beq.n	8010f3c <HAL_UART_Transmit+0x2c>
 8010f36:	88fb      	ldrh	r3, [r7, #6]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d101      	bne.n	8010f40 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8010f3c:	2301      	movs	r3, #1
 8010f3e:	e06e      	b.n	801101e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	2200      	movs	r2, #0
 8010f44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	2221      	movs	r2, #33	@ 0x21
 8010f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010f4e:	f7fd fbef 	bl	800e730 <HAL_GetTick>
 8010f52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	88fa      	ldrh	r2, [r7, #6]
 8010f58:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	88fa      	ldrh	r2, [r7, #6]
 8010f5e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	689b      	ldr	r3, [r3, #8]
 8010f64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010f68:	d108      	bne.n	8010f7c <HAL_UART_Transmit+0x6c>
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	691b      	ldr	r3, [r3, #16]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d104      	bne.n	8010f7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010f72:	2300      	movs	r3, #0
 8010f74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010f76:	68bb      	ldr	r3, [r7, #8]
 8010f78:	61bb      	str	r3, [r7, #24]
 8010f7a:	e003      	b.n	8010f84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010f7c:	68bb      	ldr	r3, [r7, #8]
 8010f7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010f80:	2300      	movs	r3, #0
 8010f82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010f84:	e02e      	b.n	8010fe4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	9300      	str	r3, [sp, #0]
 8010f8a:	697b      	ldr	r3, [r7, #20]
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	2180      	movs	r1, #128	@ 0x80
 8010f90:	68f8      	ldr	r0, [r7, #12]
 8010f92:	f000 f848 	bl	8011026 <UART_WaitOnFlagUntilTimeout>
 8010f96:	4603      	mov	r3, r0
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d005      	beq.n	8010fa8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	2220      	movs	r2, #32
 8010fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8010fa4:	2303      	movs	r3, #3
 8010fa6:	e03a      	b.n	801101e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8010fa8:	69fb      	ldr	r3, [r7, #28]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d10b      	bne.n	8010fc6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010fae:	69bb      	ldr	r3, [r7, #24]
 8010fb0:	881b      	ldrh	r3, [r3, #0]
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010fbc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8010fbe:	69bb      	ldr	r3, [r7, #24]
 8010fc0:	3302      	adds	r3, #2
 8010fc2:	61bb      	str	r3, [r7, #24]
 8010fc4:	e007      	b.n	8010fd6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8010fc6:	69fb      	ldr	r3, [r7, #28]
 8010fc8:	781a      	ldrb	r2, [r3, #0]
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8010fd0:	69fb      	ldr	r3, [r7, #28]
 8010fd2:	3301      	adds	r3, #1
 8010fd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010fda:	b29b      	uxth	r3, r3
 8010fdc:	3b01      	subs	r3, #1
 8010fde:	b29a      	uxth	r2, r3
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d1cb      	bne.n	8010f86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	9300      	str	r3, [sp, #0]
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	2140      	movs	r1, #64	@ 0x40
 8010ff8:	68f8      	ldr	r0, [r7, #12]
 8010ffa:	f000 f814 	bl	8011026 <UART_WaitOnFlagUntilTimeout>
 8010ffe:	4603      	mov	r3, r0
 8011000:	2b00      	cmp	r3, #0
 8011002:	d005      	beq.n	8011010 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	2220      	movs	r2, #32
 8011008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 801100c:	2303      	movs	r3, #3
 801100e:	e006      	b.n	801101e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	2220      	movs	r2, #32
 8011014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8011018:	2300      	movs	r3, #0
 801101a:	e000      	b.n	801101e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 801101c:	2302      	movs	r3, #2
  }
}
 801101e:	4618      	mov	r0, r3
 8011020:	3720      	adds	r7, #32
 8011022:	46bd      	mov	sp, r7
 8011024:	bd80      	pop	{r7, pc}

08011026 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8011026:	b580      	push	{r7, lr}
 8011028:	b086      	sub	sp, #24
 801102a:	af00      	add	r7, sp, #0
 801102c:	60f8      	str	r0, [r7, #12]
 801102e:	60b9      	str	r1, [r7, #8]
 8011030:	603b      	str	r3, [r7, #0]
 8011032:	4613      	mov	r3, r2
 8011034:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011036:	e03b      	b.n	80110b0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011038:	6a3b      	ldr	r3, [r7, #32]
 801103a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801103e:	d037      	beq.n	80110b0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011040:	f7fd fb76 	bl	800e730 <HAL_GetTick>
 8011044:	4602      	mov	r2, r0
 8011046:	683b      	ldr	r3, [r7, #0]
 8011048:	1ad3      	subs	r3, r2, r3
 801104a:	6a3a      	ldr	r2, [r7, #32]
 801104c:	429a      	cmp	r2, r3
 801104e:	d302      	bcc.n	8011056 <UART_WaitOnFlagUntilTimeout+0x30>
 8011050:	6a3b      	ldr	r3, [r7, #32]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d101      	bne.n	801105a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011056:	2303      	movs	r3, #3
 8011058:	e03a      	b.n	80110d0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	68db      	ldr	r3, [r3, #12]
 8011060:	f003 0304 	and.w	r3, r3, #4
 8011064:	2b00      	cmp	r3, #0
 8011066:	d023      	beq.n	80110b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8011068:	68bb      	ldr	r3, [r7, #8]
 801106a:	2b80      	cmp	r3, #128	@ 0x80
 801106c:	d020      	beq.n	80110b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 801106e:	68bb      	ldr	r3, [r7, #8]
 8011070:	2b40      	cmp	r3, #64	@ 0x40
 8011072:	d01d      	beq.n	80110b0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f003 0308 	and.w	r3, r3, #8
 801107e:	2b08      	cmp	r3, #8
 8011080:	d116      	bne.n	80110b0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8011082:	2300      	movs	r3, #0
 8011084:	617b      	str	r3, [r7, #20]
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	617b      	str	r3, [r7, #20]
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	685b      	ldr	r3, [r3, #4]
 8011094:	617b      	str	r3, [r7, #20]
 8011096:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011098:	68f8      	ldr	r0, [r7, #12]
 801109a:	f000 f81d 	bl	80110d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	2208      	movs	r2, #8
 80110a2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	2200      	movs	r2, #0
 80110a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80110ac:	2301      	movs	r3, #1
 80110ae:	e00f      	b.n	80110d0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	681a      	ldr	r2, [r3, #0]
 80110b6:	68bb      	ldr	r3, [r7, #8]
 80110b8:	4013      	ands	r3, r2
 80110ba:	68ba      	ldr	r2, [r7, #8]
 80110bc:	429a      	cmp	r2, r3
 80110be:	bf0c      	ite	eq
 80110c0:	2301      	moveq	r3, #1
 80110c2:	2300      	movne	r3, #0
 80110c4:	b2db      	uxtb	r3, r3
 80110c6:	461a      	mov	r2, r3
 80110c8:	79fb      	ldrb	r3, [r7, #7]
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d0b4      	beq.n	8011038 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80110ce:	2300      	movs	r3, #0
}
 80110d0:	4618      	mov	r0, r3
 80110d2:	3718      	adds	r7, #24
 80110d4:	46bd      	mov	sp, r7
 80110d6:	bd80      	pop	{r7, pc}

080110d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80110d8:	b480      	push	{r7}
 80110da:	b095      	sub	sp, #84	@ 0x54
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	330c      	adds	r3, #12
 80110e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110ea:	e853 3f00 	ldrex	r3, [r3]
 80110ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80110f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80110f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	330c      	adds	r3, #12
 80110fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011100:	643a      	str	r2, [r7, #64]	@ 0x40
 8011102:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011104:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011106:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011108:	e841 2300 	strex	r3, r2, [r1]
 801110c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801110e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011110:	2b00      	cmp	r3, #0
 8011112:	d1e5      	bne.n	80110e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	3314      	adds	r3, #20
 801111a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801111c:	6a3b      	ldr	r3, [r7, #32]
 801111e:	e853 3f00 	ldrex	r3, [r3]
 8011122:	61fb      	str	r3, [r7, #28]
   return(result);
 8011124:	69fb      	ldr	r3, [r7, #28]
 8011126:	f023 0301 	bic.w	r3, r3, #1
 801112a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	3314      	adds	r3, #20
 8011132:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011134:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011136:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011138:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801113a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801113c:	e841 2300 	strex	r3, r2, [r1]
 8011140:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011144:	2b00      	cmp	r3, #0
 8011146:	d1e5      	bne.n	8011114 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801114c:	2b01      	cmp	r3, #1
 801114e:	d119      	bne.n	8011184 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	330c      	adds	r3, #12
 8011156:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	e853 3f00 	ldrex	r3, [r3]
 801115e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011160:	68bb      	ldr	r3, [r7, #8]
 8011162:	f023 0310 	bic.w	r3, r3, #16
 8011166:	647b      	str	r3, [r7, #68]	@ 0x44
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	330c      	adds	r3, #12
 801116e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011170:	61ba      	str	r2, [r7, #24]
 8011172:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011174:	6979      	ldr	r1, [r7, #20]
 8011176:	69ba      	ldr	r2, [r7, #24]
 8011178:	e841 2300 	strex	r3, r2, [r1]
 801117c:	613b      	str	r3, [r7, #16]
   return(result);
 801117e:	693b      	ldr	r3, [r7, #16]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d1e5      	bne.n	8011150 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	2220      	movs	r2, #32
 8011188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2200      	movs	r2, #0
 8011190:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8011192:	bf00      	nop
 8011194:	3754      	adds	r7, #84	@ 0x54
 8011196:	46bd      	mov	sp, r7
 8011198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119c:	4770      	bx	lr
	...

080111a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80111a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80111a4:	b0c0      	sub	sp, #256	@ 0x100
 80111a6:	af00      	add	r7, sp, #0
 80111a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80111ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	691b      	ldr	r3, [r3, #16]
 80111b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80111b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111bc:	68d9      	ldr	r1, [r3, #12]
 80111be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111c2:	681a      	ldr	r2, [r3, #0]
 80111c4:	ea40 0301 	orr.w	r3, r0, r1
 80111c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80111ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111ce:	689a      	ldr	r2, [r3, #8]
 80111d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111d4:	691b      	ldr	r3, [r3, #16]
 80111d6:	431a      	orrs	r2, r3
 80111d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111dc:	695b      	ldr	r3, [r3, #20]
 80111de:	431a      	orrs	r2, r3
 80111e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111e4:	69db      	ldr	r3, [r3, #28]
 80111e6:	4313      	orrs	r3, r2
 80111e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80111ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	68db      	ldr	r3, [r3, #12]
 80111f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80111f8:	f021 010c 	bic.w	r1, r1, #12
 80111fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011200:	681a      	ldr	r2, [r3, #0]
 8011202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011206:	430b      	orrs	r3, r1
 8011208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801120a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	695b      	ldr	r3, [r3, #20]
 8011212:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8011216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801121a:	6999      	ldr	r1, [r3, #24]
 801121c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011220:	681a      	ldr	r2, [r3, #0]
 8011222:	ea40 0301 	orr.w	r3, r0, r1
 8011226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801122c:	681a      	ldr	r2, [r3, #0]
 801122e:	4b8f      	ldr	r3, [pc, #572]	@ (801146c <UART_SetConfig+0x2cc>)
 8011230:	429a      	cmp	r2, r3
 8011232:	d005      	beq.n	8011240 <UART_SetConfig+0xa0>
 8011234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011238:	681a      	ldr	r2, [r3, #0]
 801123a:	4b8d      	ldr	r3, [pc, #564]	@ (8011470 <UART_SetConfig+0x2d0>)
 801123c:	429a      	cmp	r2, r3
 801123e:	d104      	bne.n	801124a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011240:	f7fd feb0 	bl	800efa4 <HAL_RCC_GetPCLK2Freq>
 8011244:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8011248:	e003      	b.n	8011252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801124a:	f7fd fe97 	bl	800ef7c <HAL_RCC_GetPCLK1Freq>
 801124e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011256:	69db      	ldr	r3, [r3, #28]
 8011258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801125c:	f040 810c 	bne.w	8011478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011264:	2200      	movs	r2, #0
 8011266:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801126a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801126e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8011272:	4622      	mov	r2, r4
 8011274:	462b      	mov	r3, r5
 8011276:	1891      	adds	r1, r2, r2
 8011278:	65b9      	str	r1, [r7, #88]	@ 0x58
 801127a:	415b      	adcs	r3, r3
 801127c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801127e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8011282:	4621      	mov	r1, r4
 8011284:	eb12 0801 	adds.w	r8, r2, r1
 8011288:	4629      	mov	r1, r5
 801128a:	eb43 0901 	adc.w	r9, r3, r1
 801128e:	f04f 0200 	mov.w	r2, #0
 8011292:	f04f 0300 	mov.w	r3, #0
 8011296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801129a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801129e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80112a2:	4690      	mov	r8, r2
 80112a4:	4699      	mov	r9, r3
 80112a6:	4623      	mov	r3, r4
 80112a8:	eb18 0303 	adds.w	r3, r8, r3
 80112ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80112b0:	462b      	mov	r3, r5
 80112b2:	eb49 0303 	adc.w	r3, r9, r3
 80112b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80112ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112be:	685b      	ldr	r3, [r3, #4]
 80112c0:	2200      	movs	r2, #0
 80112c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80112c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80112ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80112ce:	460b      	mov	r3, r1
 80112d0:	18db      	adds	r3, r3, r3
 80112d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80112d4:	4613      	mov	r3, r2
 80112d6:	eb42 0303 	adc.w	r3, r2, r3
 80112da:	657b      	str	r3, [r7, #84]	@ 0x54
 80112dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80112e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80112e4:	f7ef fc80 	bl	8000be8 <__aeabi_uldivmod>
 80112e8:	4602      	mov	r2, r0
 80112ea:	460b      	mov	r3, r1
 80112ec:	4b61      	ldr	r3, [pc, #388]	@ (8011474 <UART_SetConfig+0x2d4>)
 80112ee:	fba3 2302 	umull	r2, r3, r3, r2
 80112f2:	095b      	lsrs	r3, r3, #5
 80112f4:	011c      	lsls	r4, r3, #4
 80112f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80112fa:	2200      	movs	r2, #0
 80112fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011300:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8011304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8011308:	4642      	mov	r2, r8
 801130a:	464b      	mov	r3, r9
 801130c:	1891      	adds	r1, r2, r2
 801130e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011310:	415b      	adcs	r3, r3
 8011312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8011318:	4641      	mov	r1, r8
 801131a:	eb12 0a01 	adds.w	sl, r2, r1
 801131e:	4649      	mov	r1, r9
 8011320:	eb43 0b01 	adc.w	fp, r3, r1
 8011324:	f04f 0200 	mov.w	r2, #0
 8011328:	f04f 0300 	mov.w	r3, #0
 801132c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8011334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011338:	4692      	mov	sl, r2
 801133a:	469b      	mov	fp, r3
 801133c:	4643      	mov	r3, r8
 801133e:	eb1a 0303 	adds.w	r3, sl, r3
 8011342:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8011346:	464b      	mov	r3, r9
 8011348:	eb4b 0303 	adc.w	r3, fp, r3
 801134c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8011350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011354:	685b      	ldr	r3, [r3, #4]
 8011356:	2200      	movs	r2, #0
 8011358:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801135c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8011360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8011364:	460b      	mov	r3, r1
 8011366:	18db      	adds	r3, r3, r3
 8011368:	643b      	str	r3, [r7, #64]	@ 0x40
 801136a:	4613      	mov	r3, r2
 801136c:	eb42 0303 	adc.w	r3, r2, r3
 8011370:	647b      	str	r3, [r7, #68]	@ 0x44
 8011372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8011376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801137a:	f7ef fc35 	bl	8000be8 <__aeabi_uldivmod>
 801137e:	4602      	mov	r2, r0
 8011380:	460b      	mov	r3, r1
 8011382:	4611      	mov	r1, r2
 8011384:	4b3b      	ldr	r3, [pc, #236]	@ (8011474 <UART_SetConfig+0x2d4>)
 8011386:	fba3 2301 	umull	r2, r3, r3, r1
 801138a:	095b      	lsrs	r3, r3, #5
 801138c:	2264      	movs	r2, #100	@ 0x64
 801138e:	fb02 f303 	mul.w	r3, r2, r3
 8011392:	1acb      	subs	r3, r1, r3
 8011394:	00db      	lsls	r3, r3, #3
 8011396:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801139a:	4b36      	ldr	r3, [pc, #216]	@ (8011474 <UART_SetConfig+0x2d4>)
 801139c:	fba3 2302 	umull	r2, r3, r3, r2
 80113a0:	095b      	lsrs	r3, r3, #5
 80113a2:	005b      	lsls	r3, r3, #1
 80113a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80113a8:	441c      	add	r4, r3
 80113aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80113ae:	2200      	movs	r2, #0
 80113b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80113b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80113b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80113bc:	4642      	mov	r2, r8
 80113be:	464b      	mov	r3, r9
 80113c0:	1891      	adds	r1, r2, r2
 80113c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80113c4:	415b      	adcs	r3, r3
 80113c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80113c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80113cc:	4641      	mov	r1, r8
 80113ce:	1851      	adds	r1, r2, r1
 80113d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80113d2:	4649      	mov	r1, r9
 80113d4:	414b      	adcs	r3, r1
 80113d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80113d8:	f04f 0200 	mov.w	r2, #0
 80113dc:	f04f 0300 	mov.w	r3, #0
 80113e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80113e4:	4659      	mov	r1, fp
 80113e6:	00cb      	lsls	r3, r1, #3
 80113e8:	4651      	mov	r1, sl
 80113ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80113ee:	4651      	mov	r1, sl
 80113f0:	00ca      	lsls	r2, r1, #3
 80113f2:	4610      	mov	r0, r2
 80113f4:	4619      	mov	r1, r3
 80113f6:	4603      	mov	r3, r0
 80113f8:	4642      	mov	r2, r8
 80113fa:	189b      	adds	r3, r3, r2
 80113fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011400:	464b      	mov	r3, r9
 8011402:	460a      	mov	r2, r1
 8011404:	eb42 0303 	adc.w	r3, r2, r3
 8011408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801140c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011410:	685b      	ldr	r3, [r3, #4]
 8011412:	2200      	movs	r2, #0
 8011414:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011418:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801141c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8011420:	460b      	mov	r3, r1
 8011422:	18db      	adds	r3, r3, r3
 8011424:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011426:	4613      	mov	r3, r2
 8011428:	eb42 0303 	adc.w	r3, r2, r3
 801142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801142e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8011432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8011436:	f7ef fbd7 	bl	8000be8 <__aeabi_uldivmod>
 801143a:	4602      	mov	r2, r0
 801143c:	460b      	mov	r3, r1
 801143e:	4b0d      	ldr	r3, [pc, #52]	@ (8011474 <UART_SetConfig+0x2d4>)
 8011440:	fba3 1302 	umull	r1, r3, r3, r2
 8011444:	095b      	lsrs	r3, r3, #5
 8011446:	2164      	movs	r1, #100	@ 0x64
 8011448:	fb01 f303 	mul.w	r3, r1, r3
 801144c:	1ad3      	subs	r3, r2, r3
 801144e:	00db      	lsls	r3, r3, #3
 8011450:	3332      	adds	r3, #50	@ 0x32
 8011452:	4a08      	ldr	r2, [pc, #32]	@ (8011474 <UART_SetConfig+0x2d4>)
 8011454:	fba2 2303 	umull	r2, r3, r2, r3
 8011458:	095b      	lsrs	r3, r3, #5
 801145a:	f003 0207 	and.w	r2, r3, #7
 801145e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	4422      	add	r2, r4
 8011466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011468:	e106      	b.n	8011678 <UART_SetConfig+0x4d8>
 801146a:	bf00      	nop
 801146c:	40011000 	.word	0x40011000
 8011470:	40011400 	.word	0x40011400
 8011474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801147c:	2200      	movs	r2, #0
 801147e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011482:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8011486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801148a:	4642      	mov	r2, r8
 801148c:	464b      	mov	r3, r9
 801148e:	1891      	adds	r1, r2, r2
 8011490:	6239      	str	r1, [r7, #32]
 8011492:	415b      	adcs	r3, r3
 8011494:	627b      	str	r3, [r7, #36]	@ 0x24
 8011496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801149a:	4641      	mov	r1, r8
 801149c:	1854      	adds	r4, r2, r1
 801149e:	4649      	mov	r1, r9
 80114a0:	eb43 0501 	adc.w	r5, r3, r1
 80114a4:	f04f 0200 	mov.w	r2, #0
 80114a8:	f04f 0300 	mov.w	r3, #0
 80114ac:	00eb      	lsls	r3, r5, #3
 80114ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80114b2:	00e2      	lsls	r2, r4, #3
 80114b4:	4614      	mov	r4, r2
 80114b6:	461d      	mov	r5, r3
 80114b8:	4643      	mov	r3, r8
 80114ba:	18e3      	adds	r3, r4, r3
 80114bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80114c0:	464b      	mov	r3, r9
 80114c2:	eb45 0303 	adc.w	r3, r5, r3
 80114c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80114ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80114ce:	685b      	ldr	r3, [r3, #4]
 80114d0:	2200      	movs	r2, #0
 80114d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80114d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80114da:	f04f 0200 	mov.w	r2, #0
 80114de:	f04f 0300 	mov.w	r3, #0
 80114e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80114e6:	4629      	mov	r1, r5
 80114e8:	008b      	lsls	r3, r1, #2
 80114ea:	4621      	mov	r1, r4
 80114ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80114f0:	4621      	mov	r1, r4
 80114f2:	008a      	lsls	r2, r1, #2
 80114f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80114f8:	f7ef fb76 	bl	8000be8 <__aeabi_uldivmod>
 80114fc:	4602      	mov	r2, r0
 80114fe:	460b      	mov	r3, r1
 8011500:	4b60      	ldr	r3, [pc, #384]	@ (8011684 <UART_SetConfig+0x4e4>)
 8011502:	fba3 2302 	umull	r2, r3, r3, r2
 8011506:	095b      	lsrs	r3, r3, #5
 8011508:	011c      	lsls	r4, r3, #4
 801150a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801150e:	2200      	movs	r2, #0
 8011510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011514:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8011518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801151c:	4642      	mov	r2, r8
 801151e:	464b      	mov	r3, r9
 8011520:	1891      	adds	r1, r2, r2
 8011522:	61b9      	str	r1, [r7, #24]
 8011524:	415b      	adcs	r3, r3
 8011526:	61fb      	str	r3, [r7, #28]
 8011528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801152c:	4641      	mov	r1, r8
 801152e:	1851      	adds	r1, r2, r1
 8011530:	6139      	str	r1, [r7, #16]
 8011532:	4649      	mov	r1, r9
 8011534:	414b      	adcs	r3, r1
 8011536:	617b      	str	r3, [r7, #20]
 8011538:	f04f 0200 	mov.w	r2, #0
 801153c:	f04f 0300 	mov.w	r3, #0
 8011540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011544:	4659      	mov	r1, fp
 8011546:	00cb      	lsls	r3, r1, #3
 8011548:	4651      	mov	r1, sl
 801154a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801154e:	4651      	mov	r1, sl
 8011550:	00ca      	lsls	r2, r1, #3
 8011552:	4610      	mov	r0, r2
 8011554:	4619      	mov	r1, r3
 8011556:	4603      	mov	r3, r0
 8011558:	4642      	mov	r2, r8
 801155a:	189b      	adds	r3, r3, r2
 801155c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011560:	464b      	mov	r3, r9
 8011562:	460a      	mov	r2, r1
 8011564:	eb42 0303 	adc.w	r3, r2, r3
 8011568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801156c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011570:	685b      	ldr	r3, [r3, #4]
 8011572:	2200      	movs	r2, #0
 8011574:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011576:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8011578:	f04f 0200 	mov.w	r2, #0
 801157c:	f04f 0300 	mov.w	r3, #0
 8011580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8011584:	4649      	mov	r1, r9
 8011586:	008b      	lsls	r3, r1, #2
 8011588:	4641      	mov	r1, r8
 801158a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801158e:	4641      	mov	r1, r8
 8011590:	008a      	lsls	r2, r1, #2
 8011592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8011596:	f7ef fb27 	bl	8000be8 <__aeabi_uldivmod>
 801159a:	4602      	mov	r2, r0
 801159c:	460b      	mov	r3, r1
 801159e:	4611      	mov	r1, r2
 80115a0:	4b38      	ldr	r3, [pc, #224]	@ (8011684 <UART_SetConfig+0x4e4>)
 80115a2:	fba3 2301 	umull	r2, r3, r3, r1
 80115a6:	095b      	lsrs	r3, r3, #5
 80115a8:	2264      	movs	r2, #100	@ 0x64
 80115aa:	fb02 f303 	mul.w	r3, r2, r3
 80115ae:	1acb      	subs	r3, r1, r3
 80115b0:	011b      	lsls	r3, r3, #4
 80115b2:	3332      	adds	r3, #50	@ 0x32
 80115b4:	4a33      	ldr	r2, [pc, #204]	@ (8011684 <UART_SetConfig+0x4e4>)
 80115b6:	fba2 2303 	umull	r2, r3, r2, r3
 80115ba:	095b      	lsrs	r3, r3, #5
 80115bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80115c0:	441c      	add	r4, r3
 80115c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80115c6:	2200      	movs	r2, #0
 80115c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80115ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80115cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80115d0:	4642      	mov	r2, r8
 80115d2:	464b      	mov	r3, r9
 80115d4:	1891      	adds	r1, r2, r2
 80115d6:	60b9      	str	r1, [r7, #8]
 80115d8:	415b      	adcs	r3, r3
 80115da:	60fb      	str	r3, [r7, #12]
 80115dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80115e0:	4641      	mov	r1, r8
 80115e2:	1851      	adds	r1, r2, r1
 80115e4:	6039      	str	r1, [r7, #0]
 80115e6:	4649      	mov	r1, r9
 80115e8:	414b      	adcs	r3, r1
 80115ea:	607b      	str	r3, [r7, #4]
 80115ec:	f04f 0200 	mov.w	r2, #0
 80115f0:	f04f 0300 	mov.w	r3, #0
 80115f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80115f8:	4659      	mov	r1, fp
 80115fa:	00cb      	lsls	r3, r1, #3
 80115fc:	4651      	mov	r1, sl
 80115fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011602:	4651      	mov	r1, sl
 8011604:	00ca      	lsls	r2, r1, #3
 8011606:	4610      	mov	r0, r2
 8011608:	4619      	mov	r1, r3
 801160a:	4603      	mov	r3, r0
 801160c:	4642      	mov	r2, r8
 801160e:	189b      	adds	r3, r3, r2
 8011610:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011612:	464b      	mov	r3, r9
 8011614:	460a      	mov	r2, r1
 8011616:	eb42 0303 	adc.w	r3, r2, r3
 801161a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801161c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011620:	685b      	ldr	r3, [r3, #4]
 8011622:	2200      	movs	r2, #0
 8011624:	663b      	str	r3, [r7, #96]	@ 0x60
 8011626:	667a      	str	r2, [r7, #100]	@ 0x64
 8011628:	f04f 0200 	mov.w	r2, #0
 801162c:	f04f 0300 	mov.w	r3, #0
 8011630:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8011634:	4649      	mov	r1, r9
 8011636:	008b      	lsls	r3, r1, #2
 8011638:	4641      	mov	r1, r8
 801163a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801163e:	4641      	mov	r1, r8
 8011640:	008a      	lsls	r2, r1, #2
 8011642:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8011646:	f7ef facf 	bl	8000be8 <__aeabi_uldivmod>
 801164a:	4602      	mov	r2, r0
 801164c:	460b      	mov	r3, r1
 801164e:	4b0d      	ldr	r3, [pc, #52]	@ (8011684 <UART_SetConfig+0x4e4>)
 8011650:	fba3 1302 	umull	r1, r3, r3, r2
 8011654:	095b      	lsrs	r3, r3, #5
 8011656:	2164      	movs	r1, #100	@ 0x64
 8011658:	fb01 f303 	mul.w	r3, r1, r3
 801165c:	1ad3      	subs	r3, r2, r3
 801165e:	011b      	lsls	r3, r3, #4
 8011660:	3332      	adds	r3, #50	@ 0x32
 8011662:	4a08      	ldr	r2, [pc, #32]	@ (8011684 <UART_SetConfig+0x4e4>)
 8011664:	fba2 2303 	umull	r2, r3, r2, r3
 8011668:	095b      	lsrs	r3, r3, #5
 801166a:	f003 020f 	and.w	r2, r3, #15
 801166e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	4422      	add	r2, r4
 8011676:	609a      	str	r2, [r3, #8]
}
 8011678:	bf00      	nop
 801167a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801167e:	46bd      	mov	sp, r7
 8011680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011684:	51eb851f 	.word	0x51eb851f

08011688 <__assert_func>:
 8011688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801168a:	4614      	mov	r4, r2
 801168c:	461a      	mov	r2, r3
 801168e:	4b09      	ldr	r3, [pc, #36]	@ (80116b4 <__assert_func+0x2c>)
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	4605      	mov	r5, r0
 8011694:	68d8      	ldr	r0, [r3, #12]
 8011696:	b954      	cbnz	r4, 80116ae <__assert_func+0x26>
 8011698:	4b07      	ldr	r3, [pc, #28]	@ (80116b8 <__assert_func+0x30>)
 801169a:	461c      	mov	r4, r3
 801169c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80116a0:	9100      	str	r1, [sp, #0]
 80116a2:	462b      	mov	r3, r5
 80116a4:	4905      	ldr	r1, [pc, #20]	@ (80116bc <__assert_func+0x34>)
 80116a6:	f000 f80d 	bl	80116c4 <fiprintf>
 80116aa:	f001 fa9f 	bl	8012bec <abort>
 80116ae:	4b04      	ldr	r3, [pc, #16]	@ (80116c0 <__assert_func+0x38>)
 80116b0:	e7f4      	b.n	801169c <__assert_func+0x14>
 80116b2:	bf00      	nop
 80116b4:	200003a0 	.word	0x200003a0
 80116b8:	0801bc48 	.word	0x0801bc48
 80116bc:	0801bc1a 	.word	0x0801bc1a
 80116c0:	0801bc0d 	.word	0x0801bc0d

080116c4 <fiprintf>:
 80116c4:	b40e      	push	{r1, r2, r3}
 80116c6:	b503      	push	{r0, r1, lr}
 80116c8:	4601      	mov	r1, r0
 80116ca:	ab03      	add	r3, sp, #12
 80116cc:	4805      	ldr	r0, [pc, #20]	@ (80116e4 <fiprintf+0x20>)
 80116ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80116d2:	6800      	ldr	r0, [r0, #0]
 80116d4:	9301      	str	r3, [sp, #4]
 80116d6:	f000 f839 	bl	801174c <_vfiprintf_r>
 80116da:	b002      	add	sp, #8
 80116dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80116e0:	b003      	add	sp, #12
 80116e2:	4770      	bx	lr
 80116e4:	200003a0 	.word	0x200003a0

080116e8 <__sprint_r>:
 80116e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116ec:	6893      	ldr	r3, [r2, #8]
 80116ee:	4680      	mov	r8, r0
 80116f0:	460e      	mov	r6, r1
 80116f2:	4614      	mov	r4, r2
 80116f4:	b343      	cbz	r3, 8011748 <__sprint_r+0x60>
 80116f6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80116f8:	049d      	lsls	r5, r3, #18
 80116fa:	d522      	bpl.n	8011742 <__sprint_r+0x5a>
 80116fc:	6815      	ldr	r5, [r2, #0]
 80116fe:	68a0      	ldr	r0, [r4, #8]
 8011700:	3508      	adds	r5, #8
 8011702:	b928      	cbnz	r0, 8011710 <__sprint_r+0x28>
 8011704:	2300      	movs	r3, #0
 8011706:	60a3      	str	r3, [r4, #8]
 8011708:	2300      	movs	r3, #0
 801170a:	6063      	str	r3, [r4, #4]
 801170c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011710:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8011714:	f04f 0900 	mov.w	r9, #0
 8011718:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 801171c:	45ca      	cmp	sl, r9
 801171e:	dc05      	bgt.n	801172c <__sprint_r+0x44>
 8011720:	68a3      	ldr	r3, [r4, #8]
 8011722:	f027 0703 	bic.w	r7, r7, #3
 8011726:	1bdb      	subs	r3, r3, r7
 8011728:	60a3      	str	r3, [r4, #8]
 801172a:	e7e8      	b.n	80116fe <__sprint_r+0x16>
 801172c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8011730:	4632      	mov	r2, r6
 8011732:	4640      	mov	r0, r8
 8011734:	f001 f91f 	bl	8012976 <_fputwc_r>
 8011738:	1c43      	adds	r3, r0, #1
 801173a:	d0e3      	beq.n	8011704 <__sprint_r+0x1c>
 801173c:	f109 0901 	add.w	r9, r9, #1
 8011740:	e7ec      	b.n	801171c <__sprint_r+0x34>
 8011742:	f000 fe1d 	bl	8012380 <__sfvwrite_r>
 8011746:	e7dd      	b.n	8011704 <__sprint_r+0x1c>
 8011748:	4618      	mov	r0, r3
 801174a:	e7dd      	b.n	8011708 <__sprint_r+0x20>

0801174c <_vfiprintf_r>:
 801174c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011750:	b0bb      	sub	sp, #236	@ 0xec
 8011752:	460f      	mov	r7, r1
 8011754:	4693      	mov	fp, r2
 8011756:	461c      	mov	r4, r3
 8011758:	461d      	mov	r5, r3
 801175a:	9000      	str	r0, [sp, #0]
 801175c:	b118      	cbz	r0, 8011766 <_vfiprintf_r+0x1a>
 801175e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8011760:	b90b      	cbnz	r3, 8011766 <_vfiprintf_r+0x1a>
 8011762:	f000 fdf5 	bl	8012350 <__sinit>
 8011766:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011768:	07db      	lsls	r3, r3, #31
 801176a:	d405      	bmi.n	8011778 <_vfiprintf_r+0x2c>
 801176c:	89bb      	ldrh	r3, [r7, #12]
 801176e:	059e      	lsls	r6, r3, #22
 8011770:	d402      	bmi.n	8011778 <_vfiprintf_r+0x2c>
 8011772:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8011774:	f001 f9ea 	bl	8012b4c <__retarget_lock_acquire_recursive>
 8011778:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801177c:	0498      	lsls	r0, r3, #18
 801177e:	d406      	bmi.n	801178e <_vfiprintf_r+0x42>
 8011780:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8011784:	81bb      	strh	r3, [r7, #12]
 8011786:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011788:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801178c:	667b      	str	r3, [r7, #100]	@ 0x64
 801178e:	89bb      	ldrh	r3, [r7, #12]
 8011790:	0719      	lsls	r1, r3, #28
 8011792:	d501      	bpl.n	8011798 <_vfiprintf_r+0x4c>
 8011794:	693b      	ldr	r3, [r7, #16]
 8011796:	b9ab      	cbnz	r3, 80117c4 <_vfiprintf_r+0x78>
 8011798:	9800      	ldr	r0, [sp, #0]
 801179a:	4639      	mov	r1, r7
 801179c:	f001 f854 	bl	8012848 <__swsetup_r>
 80117a0:	b180      	cbz	r0, 80117c4 <_vfiprintf_r+0x78>
 80117a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80117a4:	07da      	lsls	r2, r3, #31
 80117a6:	d506      	bpl.n	80117b6 <_vfiprintf_r+0x6a>
 80117a8:	f04f 33ff 	mov.w	r3, #4294967295
 80117ac:	9303      	str	r3, [sp, #12]
 80117ae:	9803      	ldr	r0, [sp, #12]
 80117b0:	b03b      	add	sp, #236	@ 0xec
 80117b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117b6:	89bb      	ldrh	r3, [r7, #12]
 80117b8:	059b      	lsls	r3, r3, #22
 80117ba:	d4f5      	bmi.n	80117a8 <_vfiprintf_r+0x5c>
 80117bc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80117be:	f001 f9c6 	bl	8012b4e <__retarget_lock_release_recursive>
 80117c2:	e7f1      	b.n	80117a8 <_vfiprintf_r+0x5c>
 80117c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80117c8:	f003 021a 	and.w	r2, r3, #26
 80117cc:	2a0a      	cmp	r2, #10
 80117ce:	d114      	bne.n	80117fa <_vfiprintf_r+0xae>
 80117d0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80117d4:	2a00      	cmp	r2, #0
 80117d6:	db10      	blt.n	80117fa <_vfiprintf_r+0xae>
 80117d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80117da:	07d6      	lsls	r6, r2, #31
 80117dc:	d404      	bmi.n	80117e8 <_vfiprintf_r+0x9c>
 80117de:	059d      	lsls	r5, r3, #22
 80117e0:	d402      	bmi.n	80117e8 <_vfiprintf_r+0x9c>
 80117e2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80117e4:	f001 f9b3 	bl	8012b4e <__retarget_lock_release_recursive>
 80117e8:	9800      	ldr	r0, [sp, #0]
 80117ea:	4623      	mov	r3, r4
 80117ec:	465a      	mov	r2, fp
 80117ee:	4639      	mov	r1, r7
 80117f0:	b03b      	add	sp, #236	@ 0xec
 80117f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117f6:	f000 bc31 	b.w	801205c <__sbprintf>
 80117fa:	2300      	movs	r3, #0
 80117fc:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8011800:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8011804:	ae11      	add	r6, sp, #68	@ 0x44
 8011806:	960e      	str	r6, [sp, #56]	@ 0x38
 8011808:	9307      	str	r3, [sp, #28]
 801180a:	9309      	str	r3, [sp, #36]	@ 0x24
 801180c:	9303      	str	r3, [sp, #12]
 801180e:	465b      	mov	r3, fp
 8011810:	461c      	mov	r4, r3
 8011812:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011816:	b10a      	cbz	r2, 801181c <_vfiprintf_r+0xd0>
 8011818:	2a25      	cmp	r2, #37	@ 0x25
 801181a:	d1f9      	bne.n	8011810 <_vfiprintf_r+0xc4>
 801181c:	ebb4 080b 	subs.w	r8, r4, fp
 8011820:	d00d      	beq.n	801183e <_vfiprintf_r+0xf2>
 8011822:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011824:	4443      	add	r3, r8
 8011826:	9310      	str	r3, [sp, #64]	@ 0x40
 8011828:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801182a:	3301      	adds	r3, #1
 801182c:	2b07      	cmp	r3, #7
 801182e:	e9c6 b800 	strd	fp, r8, [r6]
 8011832:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011834:	dc75      	bgt.n	8011922 <_vfiprintf_r+0x1d6>
 8011836:	3608      	adds	r6, #8
 8011838:	9b03      	ldr	r3, [sp, #12]
 801183a:	4443      	add	r3, r8
 801183c:	9303      	str	r3, [sp, #12]
 801183e:	7823      	ldrb	r3, [r4, #0]
 8011840:	2b00      	cmp	r3, #0
 8011842:	f000 83cd 	beq.w	8011fe0 <_vfiprintf_r+0x894>
 8011846:	2300      	movs	r3, #0
 8011848:	f04f 32ff 	mov.w	r2, #4294967295
 801184c:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8011850:	3401      	adds	r4, #1
 8011852:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8011856:	469a      	mov	sl, r3
 8011858:	46a3      	mov	fp, r4
 801185a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 801185e:	f1a3 0220 	sub.w	r2, r3, #32
 8011862:	2a5a      	cmp	r2, #90	@ 0x5a
 8011864:	f200 8316 	bhi.w	8011e94 <_vfiprintf_r+0x748>
 8011868:	e8df f012 	tbh	[pc, r2, lsl #1]
 801186c:	0314009a 	.word	0x0314009a
 8011870:	00a20314 	.word	0x00a20314
 8011874:	03140314 	.word	0x03140314
 8011878:	00820314 	.word	0x00820314
 801187c:	03140314 	.word	0x03140314
 8011880:	00af00a5 	.word	0x00af00a5
 8011884:	00ac0314 	.word	0x00ac0314
 8011888:	031400b1 	.word	0x031400b1
 801188c:	00d000cd 	.word	0x00d000cd
 8011890:	00d000d0 	.word	0x00d000d0
 8011894:	00d000d0 	.word	0x00d000d0
 8011898:	00d000d0 	.word	0x00d000d0
 801189c:	00d000d0 	.word	0x00d000d0
 80118a0:	03140314 	.word	0x03140314
 80118a4:	03140314 	.word	0x03140314
 80118a8:	03140314 	.word	0x03140314
 80118ac:	03140314 	.word	0x03140314
 80118b0:	00f70314 	.word	0x00f70314
 80118b4:	03140104 	.word	0x03140104
 80118b8:	03140314 	.word	0x03140314
 80118bc:	03140314 	.word	0x03140314
 80118c0:	03140314 	.word	0x03140314
 80118c4:	03140314 	.word	0x03140314
 80118c8:	01520314 	.word	0x01520314
 80118cc:	03140314 	.word	0x03140314
 80118d0:	019a0314 	.word	0x019a0314
 80118d4:	027a0314 	.word	0x027a0314
 80118d8:	03140314 	.word	0x03140314
 80118dc:	0314029a 	.word	0x0314029a
 80118e0:	03140314 	.word	0x03140314
 80118e4:	03140314 	.word	0x03140314
 80118e8:	03140314 	.word	0x03140314
 80118ec:	03140314 	.word	0x03140314
 80118f0:	00f70314 	.word	0x00f70314
 80118f4:	03140106 	.word	0x03140106
 80118f8:	03140314 	.word	0x03140314
 80118fc:	010600e0 	.word	0x010600e0
 8011900:	031400f1 	.word	0x031400f1
 8011904:	031400eb 	.word	0x031400eb
 8011908:	01540132 	.word	0x01540132
 801190c:	00f10189 	.word	0x00f10189
 8011910:	019a0314 	.word	0x019a0314
 8011914:	027c0098 	.word	0x027c0098
 8011918:	03140314 	.word	0x03140314
 801191c:	03140065 	.word	0x03140065
 8011920:	0098      	.short	0x0098
 8011922:	9800      	ldr	r0, [sp, #0]
 8011924:	aa0e      	add	r2, sp, #56	@ 0x38
 8011926:	4639      	mov	r1, r7
 8011928:	f7ff fede 	bl	80116e8 <__sprint_r>
 801192c:	2800      	cmp	r0, #0
 801192e:	f040 8336 	bne.w	8011f9e <_vfiprintf_r+0x852>
 8011932:	ae11      	add	r6, sp, #68	@ 0x44
 8011934:	e780      	b.n	8011838 <_vfiprintf_r+0xec>
 8011936:	4a99      	ldr	r2, [pc, #612]	@ (8011b9c <_vfiprintf_r+0x450>)
 8011938:	9205      	str	r2, [sp, #20]
 801193a:	f01a 0220 	ands.w	r2, sl, #32
 801193e:	f000 8231 	beq.w	8011da4 <_vfiprintf_r+0x658>
 8011942:	3507      	adds	r5, #7
 8011944:	f025 0507 	bic.w	r5, r5, #7
 8011948:	46a8      	mov	r8, r5
 801194a:	686d      	ldr	r5, [r5, #4]
 801194c:	f858 4b08 	ldr.w	r4, [r8], #8
 8011950:	f01a 0f01 	tst.w	sl, #1
 8011954:	d009      	beq.n	801196a <_vfiprintf_r+0x21e>
 8011956:	ea54 0205 	orrs.w	r2, r4, r5
 801195a:	bf1f      	itttt	ne
 801195c:	2230      	movne	r2, #48	@ 0x30
 801195e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 8011962:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8011966:	f04a 0a02 	orrne.w	sl, sl, #2
 801196a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 801196e:	e112      	b.n	8011b96 <_vfiprintf_r+0x44a>
 8011970:	9800      	ldr	r0, [sp, #0]
 8011972:	f001 f875 	bl	8012a60 <_localeconv_r>
 8011976:	6843      	ldr	r3, [r0, #4]
 8011978:	9309      	str	r3, [sp, #36]	@ 0x24
 801197a:	4618      	mov	r0, r3
 801197c:	f7ee fc98 	bl	80002b0 <strlen>
 8011980:	9007      	str	r0, [sp, #28]
 8011982:	9800      	ldr	r0, [sp, #0]
 8011984:	f001 f86c 	bl	8012a60 <_localeconv_r>
 8011988:	6883      	ldr	r3, [r0, #8]
 801198a:	9306      	str	r3, [sp, #24]
 801198c:	9b07      	ldr	r3, [sp, #28]
 801198e:	b12b      	cbz	r3, 801199c <_vfiprintf_r+0x250>
 8011990:	9b06      	ldr	r3, [sp, #24]
 8011992:	b11b      	cbz	r3, 801199c <_vfiprintf_r+0x250>
 8011994:	781b      	ldrb	r3, [r3, #0]
 8011996:	b10b      	cbz	r3, 801199c <_vfiprintf_r+0x250>
 8011998:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 801199c:	465c      	mov	r4, fp
 801199e:	e75b      	b.n	8011858 <_vfiprintf_r+0x10c>
 80119a0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d1f9      	bne.n	801199c <_vfiprintf_r+0x250>
 80119a8:	2320      	movs	r3, #32
 80119aa:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80119ae:	e7f5      	b.n	801199c <_vfiprintf_r+0x250>
 80119b0:	f04a 0a01 	orr.w	sl, sl, #1
 80119b4:	e7f2      	b.n	801199c <_vfiprintf_r+0x250>
 80119b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80119ba:	9302      	str	r3, [sp, #8]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	daed      	bge.n	801199c <_vfiprintf_r+0x250>
 80119c0:	425b      	negs	r3, r3
 80119c2:	9302      	str	r3, [sp, #8]
 80119c4:	f04a 0a04 	orr.w	sl, sl, #4
 80119c8:	e7e8      	b.n	801199c <_vfiprintf_r+0x250>
 80119ca:	232b      	movs	r3, #43	@ 0x2b
 80119cc:	e7ed      	b.n	80119aa <_vfiprintf_r+0x25e>
 80119ce:	465a      	mov	r2, fp
 80119d0:	f812 3b01 	ldrb.w	r3, [r2], #1
 80119d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80119d6:	d112      	bne.n	80119fe <_vfiprintf_r+0x2b2>
 80119d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80119dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80119e0:	9301      	str	r3, [sp, #4]
 80119e2:	4693      	mov	fp, r2
 80119e4:	e7da      	b.n	801199c <_vfiprintf_r+0x250>
 80119e6:	9b01      	ldr	r3, [sp, #4]
 80119e8:	fb00 1303 	mla	r3, r0, r3, r1
 80119ec:	9301      	str	r3, [sp, #4]
 80119ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 80119f2:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80119f6:	2909      	cmp	r1, #9
 80119f8:	d9f5      	bls.n	80119e6 <_vfiprintf_r+0x29a>
 80119fa:	4693      	mov	fp, r2
 80119fc:	e72f      	b.n	801185e <_vfiprintf_r+0x112>
 80119fe:	2100      	movs	r1, #0
 8011a00:	9101      	str	r1, [sp, #4]
 8011a02:	200a      	movs	r0, #10
 8011a04:	e7f5      	b.n	80119f2 <_vfiprintf_r+0x2a6>
 8011a06:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8011a0a:	e7c7      	b.n	801199c <_vfiprintf_r+0x250>
 8011a0c:	2100      	movs	r1, #0
 8011a0e:	465a      	mov	r2, fp
 8011a10:	9102      	str	r1, [sp, #8]
 8011a12:	200a      	movs	r0, #10
 8011a14:	9902      	ldr	r1, [sp, #8]
 8011a16:	3b30      	subs	r3, #48	@ 0x30
 8011a18:	fb00 3301 	mla	r3, r0, r1, r3
 8011a1c:	9302      	str	r3, [sp, #8]
 8011a1e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8011a22:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8011a26:	2909      	cmp	r1, #9
 8011a28:	d9f4      	bls.n	8011a14 <_vfiprintf_r+0x2c8>
 8011a2a:	e7e6      	b.n	80119fa <_vfiprintf_r+0x2ae>
 8011a2c:	f89b 3000 	ldrb.w	r3, [fp]
 8011a30:	2b68      	cmp	r3, #104	@ 0x68
 8011a32:	bf06      	itte	eq
 8011a34:	f10b 0b01 	addeq.w	fp, fp, #1
 8011a38:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8011a3c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8011a40:	e7ac      	b.n	801199c <_vfiprintf_r+0x250>
 8011a42:	f89b 3000 	ldrb.w	r3, [fp]
 8011a46:	2b6c      	cmp	r3, #108	@ 0x6c
 8011a48:	d104      	bne.n	8011a54 <_vfiprintf_r+0x308>
 8011a4a:	f10b 0b01 	add.w	fp, fp, #1
 8011a4e:	f04a 0a20 	orr.w	sl, sl, #32
 8011a52:	e7a3      	b.n	801199c <_vfiprintf_r+0x250>
 8011a54:	f04a 0a10 	orr.w	sl, sl, #16
 8011a58:	e7a0      	b.n	801199c <_vfiprintf_r+0x250>
 8011a5a:	46a8      	mov	r8, r5
 8011a5c:	2400      	movs	r4, #0
 8011a5e:	f858 3b04 	ldr.w	r3, [r8], #4
 8011a62:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8011a66:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8011a6a:	2301      	movs	r3, #1
 8011a6c:	9301      	str	r3, [sp, #4]
 8011a6e:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8011a72:	e0ab      	b.n	8011bcc <_vfiprintf_r+0x480>
 8011a74:	f04a 0a10 	orr.w	sl, sl, #16
 8011a78:	f01a 0f20 	tst.w	sl, #32
 8011a7c:	d011      	beq.n	8011aa2 <_vfiprintf_r+0x356>
 8011a7e:	3507      	adds	r5, #7
 8011a80:	f025 0507 	bic.w	r5, r5, #7
 8011a84:	46a8      	mov	r8, r5
 8011a86:	686d      	ldr	r5, [r5, #4]
 8011a88:	f858 4b08 	ldr.w	r4, [r8], #8
 8011a8c:	2d00      	cmp	r5, #0
 8011a8e:	da06      	bge.n	8011a9e <_vfiprintf_r+0x352>
 8011a90:	4264      	negs	r4, r4
 8011a92:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8011a96:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8011a9a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	e048      	b.n	8011b34 <_vfiprintf_r+0x3e8>
 8011aa2:	46a8      	mov	r8, r5
 8011aa4:	f01a 0f10 	tst.w	sl, #16
 8011aa8:	f858 5b04 	ldr.w	r5, [r8], #4
 8011aac:	d002      	beq.n	8011ab4 <_vfiprintf_r+0x368>
 8011aae:	462c      	mov	r4, r5
 8011ab0:	17ed      	asrs	r5, r5, #31
 8011ab2:	e7eb      	b.n	8011a8c <_vfiprintf_r+0x340>
 8011ab4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8011ab8:	d003      	beq.n	8011ac2 <_vfiprintf_r+0x376>
 8011aba:	b22c      	sxth	r4, r5
 8011abc:	f345 35c0 	sbfx	r5, r5, #15, #1
 8011ac0:	e7e4      	b.n	8011a8c <_vfiprintf_r+0x340>
 8011ac2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8011ac6:	d0f2      	beq.n	8011aae <_vfiprintf_r+0x362>
 8011ac8:	b26c      	sxtb	r4, r5
 8011aca:	f345 15c0 	sbfx	r5, r5, #7, #1
 8011ace:	e7dd      	b.n	8011a8c <_vfiprintf_r+0x340>
 8011ad0:	f01a 0f20 	tst.w	sl, #32
 8011ad4:	d007      	beq.n	8011ae6 <_vfiprintf_r+0x39a>
 8011ad6:	9a03      	ldr	r2, [sp, #12]
 8011ad8:	682b      	ldr	r3, [r5, #0]
 8011ada:	9903      	ldr	r1, [sp, #12]
 8011adc:	17d2      	asrs	r2, r2, #31
 8011ade:	e9c3 1200 	strd	r1, r2, [r3]
 8011ae2:	3504      	adds	r5, #4
 8011ae4:	e693      	b.n	801180e <_vfiprintf_r+0xc2>
 8011ae6:	f01a 0f10 	tst.w	sl, #16
 8011aea:	d003      	beq.n	8011af4 <_vfiprintf_r+0x3a8>
 8011aec:	682b      	ldr	r3, [r5, #0]
 8011aee:	9a03      	ldr	r2, [sp, #12]
 8011af0:	601a      	str	r2, [r3, #0]
 8011af2:	e7f6      	b.n	8011ae2 <_vfiprintf_r+0x396>
 8011af4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8011af8:	d003      	beq.n	8011b02 <_vfiprintf_r+0x3b6>
 8011afa:	682b      	ldr	r3, [r5, #0]
 8011afc:	9a03      	ldr	r2, [sp, #12]
 8011afe:	801a      	strh	r2, [r3, #0]
 8011b00:	e7ef      	b.n	8011ae2 <_vfiprintf_r+0x396>
 8011b02:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8011b06:	d0f1      	beq.n	8011aec <_vfiprintf_r+0x3a0>
 8011b08:	682b      	ldr	r3, [r5, #0]
 8011b0a:	9a03      	ldr	r2, [sp, #12]
 8011b0c:	701a      	strb	r2, [r3, #0]
 8011b0e:	e7e8      	b.n	8011ae2 <_vfiprintf_r+0x396>
 8011b10:	f04a 0a10 	orr.w	sl, sl, #16
 8011b14:	f01a 0320 	ands.w	r3, sl, #32
 8011b18:	d01f      	beq.n	8011b5a <_vfiprintf_r+0x40e>
 8011b1a:	3507      	adds	r5, #7
 8011b1c:	f025 0507 	bic.w	r5, r5, #7
 8011b20:	46a8      	mov	r8, r5
 8011b22:	686d      	ldr	r5, [r5, #4]
 8011b24:	f858 4b08 	ldr.w	r4, [r8], #8
 8011b28:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	2200      	movs	r2, #0
 8011b30:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8011b34:	9a01      	ldr	r2, [sp, #4]
 8011b36:	3201      	adds	r2, #1
 8011b38:	f000 825f 	beq.w	8011ffa <_vfiprintf_r+0x8ae>
 8011b3c:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8011b40:	9204      	str	r2, [sp, #16]
 8011b42:	ea54 0205 	orrs.w	r2, r4, r5
 8011b46:	f040 825e 	bne.w	8012006 <_vfiprintf_r+0x8ba>
 8011b4a:	9a01      	ldr	r2, [sp, #4]
 8011b4c:	2a00      	cmp	r2, #0
 8011b4e:	f000 8198 	beq.w	8011e82 <_vfiprintf_r+0x736>
 8011b52:	2b01      	cmp	r3, #1
 8011b54:	f040 825a 	bne.w	801200c <_vfiprintf_r+0x8c0>
 8011b58:	e13b      	b.n	8011dd2 <_vfiprintf_r+0x686>
 8011b5a:	46a8      	mov	r8, r5
 8011b5c:	f01a 0510 	ands.w	r5, sl, #16
 8011b60:	f858 4b04 	ldr.w	r4, [r8], #4
 8011b64:	d001      	beq.n	8011b6a <_vfiprintf_r+0x41e>
 8011b66:	461d      	mov	r5, r3
 8011b68:	e7de      	b.n	8011b28 <_vfiprintf_r+0x3dc>
 8011b6a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8011b6e:	d001      	beq.n	8011b74 <_vfiprintf_r+0x428>
 8011b70:	b2a4      	uxth	r4, r4
 8011b72:	e7d9      	b.n	8011b28 <_vfiprintf_r+0x3dc>
 8011b74:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8011b78:	d0d6      	beq.n	8011b28 <_vfiprintf_r+0x3dc>
 8011b7a:	b2e4      	uxtb	r4, r4
 8011b7c:	e7f3      	b.n	8011b66 <_vfiprintf_r+0x41a>
 8011b7e:	46a8      	mov	r8, r5
 8011b80:	f647 0330 	movw	r3, #30768	@ 0x7830
 8011b84:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8011b88:	f858 4b04 	ldr.w	r4, [r8], #4
 8011b8c:	4b03      	ldr	r3, [pc, #12]	@ (8011b9c <_vfiprintf_r+0x450>)
 8011b8e:	9305      	str	r3, [sp, #20]
 8011b90:	2500      	movs	r5, #0
 8011b92:	f04a 0a02 	orr.w	sl, sl, #2
 8011b96:	2302      	movs	r3, #2
 8011b98:	e7c9      	b.n	8011b2e <_vfiprintf_r+0x3e2>
 8011b9a:	bf00      	nop
 8011b9c:	0801bc5a 	.word	0x0801bc5a
 8011ba0:	9b01      	ldr	r3, [sp, #4]
 8011ba2:	46a8      	mov	r8, r5
 8011ba4:	1c5c      	adds	r4, r3, #1
 8011ba6:	f04f 0500 	mov.w	r5, #0
 8011baa:	f858 9b04 	ldr.w	r9, [r8], #4
 8011bae:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 8011bb2:	f000 80d0 	beq.w	8011d56 <_vfiprintf_r+0x60a>
 8011bb6:	461a      	mov	r2, r3
 8011bb8:	4629      	mov	r1, r5
 8011bba:	4648      	mov	r0, r9
 8011bbc:	f7ee fb28 	bl	8000210 <memchr>
 8011bc0:	4604      	mov	r4, r0
 8011bc2:	b118      	cbz	r0, 8011bcc <_vfiprintf_r+0x480>
 8011bc4:	eba0 0309 	sub.w	r3, r0, r9
 8011bc8:	9301      	str	r3, [sp, #4]
 8011bca:	462c      	mov	r4, r5
 8011bcc:	9b01      	ldr	r3, [sp, #4]
 8011bce:	42a3      	cmp	r3, r4
 8011bd0:	bfb8      	it	lt
 8011bd2:	4623      	movlt	r3, r4
 8011bd4:	9304      	str	r3, [sp, #16]
 8011bd6:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8011bda:	b113      	cbz	r3, 8011be2 <_vfiprintf_r+0x496>
 8011bdc:	9b04      	ldr	r3, [sp, #16]
 8011bde:	3301      	adds	r3, #1
 8011be0:	9304      	str	r3, [sp, #16]
 8011be2:	f01a 0302 	ands.w	r3, sl, #2
 8011be6:	9308      	str	r3, [sp, #32]
 8011be8:	bf1e      	ittt	ne
 8011bea:	9b04      	ldrne	r3, [sp, #16]
 8011bec:	3302      	addne	r3, #2
 8011bee:	9304      	strne	r3, [sp, #16]
 8011bf0:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8011bf4:	930a      	str	r3, [sp, #40]	@ 0x28
 8011bf6:	d11f      	bne.n	8011c38 <_vfiprintf_r+0x4ec>
 8011bf8:	9b02      	ldr	r3, [sp, #8]
 8011bfa:	9a04      	ldr	r2, [sp, #16]
 8011bfc:	1a9d      	subs	r5, r3, r2
 8011bfe:	2d00      	cmp	r5, #0
 8011c00:	dd1a      	ble.n	8011c38 <_vfiprintf_r+0x4ec>
 8011c02:	4ba9      	ldr	r3, [pc, #676]	@ (8011ea8 <_vfiprintf_r+0x75c>)
 8011c04:	6033      	str	r3, [r6, #0]
 8011c06:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8011c0a:	2d10      	cmp	r5, #16
 8011c0c:	f102 0201 	add.w	r2, r2, #1
 8011c10:	f106 0008 	add.w	r0, r6, #8
 8011c14:	f300 814e 	bgt.w	8011eb4 <_vfiprintf_r+0x768>
 8011c18:	6075      	str	r5, [r6, #4]
 8011c1a:	2a07      	cmp	r2, #7
 8011c1c:	4465      	add	r5, ip
 8011c1e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8011c22:	f340 815a 	ble.w	8011eda <_vfiprintf_r+0x78e>
 8011c26:	9800      	ldr	r0, [sp, #0]
 8011c28:	aa0e      	add	r2, sp, #56	@ 0x38
 8011c2a:	4639      	mov	r1, r7
 8011c2c:	f7ff fd5c 	bl	80116e8 <__sprint_r>
 8011c30:	2800      	cmp	r0, #0
 8011c32:	f040 81b4 	bne.w	8011f9e <_vfiprintf_r+0x852>
 8011c36:	ae11      	add	r6, sp, #68	@ 0x44
 8011c38:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8011c3c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8011c40:	b161      	cbz	r1, 8011c5c <_vfiprintf_r+0x510>
 8011c42:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8011c46:	3301      	adds	r3, #1
 8011c48:	6031      	str	r1, [r6, #0]
 8011c4a:	2101      	movs	r1, #1
 8011c4c:	440a      	add	r2, r1
 8011c4e:	2b07      	cmp	r3, #7
 8011c50:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8011c54:	6071      	str	r1, [r6, #4]
 8011c56:	f300 8142 	bgt.w	8011ede <_vfiprintf_r+0x792>
 8011c5a:	3608      	adds	r6, #8
 8011c5c:	9908      	ldr	r1, [sp, #32]
 8011c5e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8011c62:	b159      	cbz	r1, 8011c7c <_vfiprintf_r+0x530>
 8011c64:	a90d      	add	r1, sp, #52	@ 0x34
 8011c66:	3301      	adds	r3, #1
 8011c68:	6031      	str	r1, [r6, #0]
 8011c6a:	2102      	movs	r1, #2
 8011c6c:	440a      	add	r2, r1
 8011c6e:	2b07      	cmp	r3, #7
 8011c70:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8011c74:	6071      	str	r1, [r6, #4]
 8011c76:	f300 813b 	bgt.w	8011ef0 <_vfiprintf_r+0x7a4>
 8011c7a:	3608      	adds	r6, #8
 8011c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c7e:	2b80      	cmp	r3, #128	@ 0x80
 8011c80:	d11f      	bne.n	8011cc2 <_vfiprintf_r+0x576>
 8011c82:	9b02      	ldr	r3, [sp, #8]
 8011c84:	9a04      	ldr	r2, [sp, #16]
 8011c86:	1a9d      	subs	r5, r3, r2
 8011c88:	2d00      	cmp	r5, #0
 8011c8a:	dd1a      	ble.n	8011cc2 <_vfiprintf_r+0x576>
 8011c8c:	4b87      	ldr	r3, [pc, #540]	@ (8011eac <_vfiprintf_r+0x760>)
 8011c8e:	6033      	str	r3, [r6, #0]
 8011c90:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8011c94:	2d10      	cmp	r5, #16
 8011c96:	f102 0201 	add.w	r2, r2, #1
 8011c9a:	f106 0008 	add.w	r0, r6, #8
 8011c9e:	f300 8130 	bgt.w	8011f02 <_vfiprintf_r+0x7b6>
 8011ca2:	6075      	str	r5, [r6, #4]
 8011ca4:	2a07      	cmp	r2, #7
 8011ca6:	4465      	add	r5, ip
 8011ca8:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8011cac:	f340 813c 	ble.w	8011f28 <_vfiprintf_r+0x7dc>
 8011cb0:	9800      	ldr	r0, [sp, #0]
 8011cb2:	aa0e      	add	r2, sp, #56	@ 0x38
 8011cb4:	4639      	mov	r1, r7
 8011cb6:	f7ff fd17 	bl	80116e8 <__sprint_r>
 8011cba:	2800      	cmp	r0, #0
 8011cbc:	f040 816f 	bne.w	8011f9e <_vfiprintf_r+0x852>
 8011cc0:	ae11      	add	r6, sp, #68	@ 0x44
 8011cc2:	9b01      	ldr	r3, [sp, #4]
 8011cc4:	1ae4      	subs	r4, r4, r3
 8011cc6:	2c00      	cmp	r4, #0
 8011cc8:	dd1a      	ble.n	8011d00 <_vfiprintf_r+0x5b4>
 8011cca:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8011cce:	4877      	ldr	r0, [pc, #476]	@ (8011eac <_vfiprintf_r+0x760>)
 8011cd0:	6030      	str	r0, [r6, #0]
 8011cd2:	2c10      	cmp	r4, #16
 8011cd4:	f103 0301 	add.w	r3, r3, #1
 8011cd8:	f106 0108 	add.w	r1, r6, #8
 8011cdc:	f300 8126 	bgt.w	8011f2c <_vfiprintf_r+0x7e0>
 8011ce0:	6074      	str	r4, [r6, #4]
 8011ce2:	2b07      	cmp	r3, #7
 8011ce4:	4414      	add	r4, r2
 8011ce6:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8011cea:	f340 8130 	ble.w	8011f4e <_vfiprintf_r+0x802>
 8011cee:	9800      	ldr	r0, [sp, #0]
 8011cf0:	aa0e      	add	r2, sp, #56	@ 0x38
 8011cf2:	4639      	mov	r1, r7
 8011cf4:	f7ff fcf8 	bl	80116e8 <__sprint_r>
 8011cf8:	2800      	cmp	r0, #0
 8011cfa:	f040 8150 	bne.w	8011f9e <_vfiprintf_r+0x852>
 8011cfe:	ae11      	add	r6, sp, #68	@ 0x44
 8011d00:	9b01      	ldr	r3, [sp, #4]
 8011d02:	9a01      	ldr	r2, [sp, #4]
 8011d04:	6073      	str	r3, [r6, #4]
 8011d06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d08:	f8c6 9000 	str.w	r9, [r6]
 8011d0c:	4413      	add	r3, r2
 8011d0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011d10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d12:	3301      	adds	r3, #1
 8011d14:	2b07      	cmp	r3, #7
 8011d16:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011d18:	f300 811b 	bgt.w	8011f52 <_vfiprintf_r+0x806>
 8011d1c:	f106 0308 	add.w	r3, r6, #8
 8011d20:	f01a 0f04 	tst.w	sl, #4
 8011d24:	f040 811d 	bne.w	8011f62 <_vfiprintf_r+0x816>
 8011d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011d2c:	9904      	ldr	r1, [sp, #16]
 8011d2e:	428a      	cmp	r2, r1
 8011d30:	bfac      	ite	ge
 8011d32:	189b      	addge	r3, r3, r2
 8011d34:	185b      	addlt	r3, r3, r1
 8011d36:	9303      	str	r3, [sp, #12]
 8011d38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d3a:	b13b      	cbz	r3, 8011d4c <_vfiprintf_r+0x600>
 8011d3c:	9800      	ldr	r0, [sp, #0]
 8011d3e:	aa0e      	add	r2, sp, #56	@ 0x38
 8011d40:	4639      	mov	r1, r7
 8011d42:	f7ff fcd1 	bl	80116e8 <__sprint_r>
 8011d46:	2800      	cmp	r0, #0
 8011d48:	f040 8129 	bne.w	8011f9e <_vfiprintf_r+0x852>
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011d50:	4645      	mov	r5, r8
 8011d52:	ae11      	add	r6, sp, #68	@ 0x44
 8011d54:	e55b      	b.n	801180e <_vfiprintf_r+0xc2>
 8011d56:	4648      	mov	r0, r9
 8011d58:	f7ee faaa 	bl	80002b0 <strlen>
 8011d5c:	9001      	str	r0, [sp, #4]
 8011d5e:	e734      	b.n	8011bca <_vfiprintf_r+0x47e>
 8011d60:	f04a 0a10 	orr.w	sl, sl, #16
 8011d64:	f01a 0320 	ands.w	r3, sl, #32
 8011d68:	d008      	beq.n	8011d7c <_vfiprintf_r+0x630>
 8011d6a:	3507      	adds	r5, #7
 8011d6c:	f025 0507 	bic.w	r5, r5, #7
 8011d70:	46a8      	mov	r8, r5
 8011d72:	686d      	ldr	r5, [r5, #4]
 8011d74:	f858 4b08 	ldr.w	r4, [r8], #8
 8011d78:	2301      	movs	r3, #1
 8011d7a:	e6d8      	b.n	8011b2e <_vfiprintf_r+0x3e2>
 8011d7c:	46a8      	mov	r8, r5
 8011d7e:	f01a 0510 	ands.w	r5, sl, #16
 8011d82:	f858 4b04 	ldr.w	r4, [r8], #4
 8011d86:	d001      	beq.n	8011d8c <_vfiprintf_r+0x640>
 8011d88:	461d      	mov	r5, r3
 8011d8a:	e7f5      	b.n	8011d78 <_vfiprintf_r+0x62c>
 8011d8c:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8011d90:	d001      	beq.n	8011d96 <_vfiprintf_r+0x64a>
 8011d92:	b2a4      	uxth	r4, r4
 8011d94:	e7f0      	b.n	8011d78 <_vfiprintf_r+0x62c>
 8011d96:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8011d9a:	d0ed      	beq.n	8011d78 <_vfiprintf_r+0x62c>
 8011d9c:	b2e4      	uxtb	r4, r4
 8011d9e:	e7f3      	b.n	8011d88 <_vfiprintf_r+0x63c>
 8011da0:	4a43      	ldr	r2, [pc, #268]	@ (8011eb0 <_vfiprintf_r+0x764>)
 8011da2:	e5c9      	b.n	8011938 <_vfiprintf_r+0x1ec>
 8011da4:	46a8      	mov	r8, r5
 8011da6:	f01a 0510 	ands.w	r5, sl, #16
 8011daa:	f858 4b04 	ldr.w	r4, [r8], #4
 8011dae:	d001      	beq.n	8011db4 <_vfiprintf_r+0x668>
 8011db0:	4615      	mov	r5, r2
 8011db2:	e5cd      	b.n	8011950 <_vfiprintf_r+0x204>
 8011db4:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8011db8:	d001      	beq.n	8011dbe <_vfiprintf_r+0x672>
 8011dba:	b2a4      	uxth	r4, r4
 8011dbc:	e5c8      	b.n	8011950 <_vfiprintf_r+0x204>
 8011dbe:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8011dc2:	f43f adc5 	beq.w	8011950 <_vfiprintf_r+0x204>
 8011dc6:	b2e4      	uxtb	r4, r4
 8011dc8:	e7f2      	b.n	8011db0 <_vfiprintf_r+0x664>
 8011dca:	2c0a      	cmp	r4, #10
 8011dcc:	f175 0300 	sbcs.w	r3, r5, #0
 8011dd0:	d206      	bcs.n	8011de0 <_vfiprintf_r+0x694>
 8011dd2:	3430      	adds	r4, #48	@ 0x30
 8011dd4:	b2e4      	uxtb	r4, r4
 8011dd6:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8011dda:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8011dde:	e131      	b.n	8012044 <_vfiprintf_r+0x8f8>
 8011de0:	ab3a      	add	r3, sp, #232	@ 0xe8
 8011de2:	9308      	str	r3, [sp, #32]
 8011de4:	9b04      	ldr	r3, [sp, #16]
 8011de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011dea:	f04f 0a00 	mov.w	sl, #0
 8011dee:	930a      	str	r3, [sp, #40]	@ 0x28
 8011df0:	220a      	movs	r2, #10
 8011df2:	2300      	movs	r3, #0
 8011df4:	4620      	mov	r0, r4
 8011df6:	4629      	mov	r1, r5
 8011df8:	f7ee fef6 	bl	8000be8 <__aeabi_uldivmod>
 8011dfc:	460b      	mov	r3, r1
 8011dfe:	9908      	ldr	r1, [sp, #32]
 8011e00:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011e02:	3230      	adds	r2, #48	@ 0x30
 8011e04:	f801 2c01 	strb.w	r2, [r1, #-1]
 8011e08:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011e0a:	f101 39ff 	add.w	r9, r1, #4294967295
 8011e0e:	f10a 0a01 	add.w	sl, sl, #1
 8011e12:	b1e2      	cbz	r2, 8011e4e <_vfiprintf_r+0x702>
 8011e14:	9a06      	ldr	r2, [sp, #24]
 8011e16:	7812      	ldrb	r2, [r2, #0]
 8011e18:	4552      	cmp	r2, sl
 8011e1a:	d118      	bne.n	8011e4e <_vfiprintf_r+0x702>
 8011e1c:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8011e20:	d015      	beq.n	8011e4e <_vfiprintf_r+0x702>
 8011e22:	2c0a      	cmp	r4, #10
 8011e24:	f175 0200 	sbcs.w	r2, r5, #0
 8011e28:	d311      	bcc.n	8011e4e <_vfiprintf_r+0x702>
 8011e2a:	9308      	str	r3, [sp, #32]
 8011e2c:	9b07      	ldr	r3, [sp, #28]
 8011e2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011e30:	eba9 0903 	sub.w	r9, r9, r3
 8011e34:	461a      	mov	r2, r3
 8011e36:	4648      	mov	r0, r9
 8011e38:	f000 fdf8 	bl	8012a2c <strncpy>
 8011e3c:	9b06      	ldr	r3, [sp, #24]
 8011e3e:	785a      	ldrb	r2, [r3, #1]
 8011e40:	9b08      	ldr	r3, [sp, #32]
 8011e42:	b172      	cbz	r2, 8011e62 <_vfiprintf_r+0x716>
 8011e44:	9a06      	ldr	r2, [sp, #24]
 8011e46:	3201      	adds	r2, #1
 8011e48:	9206      	str	r2, [sp, #24]
 8011e4a:	f04f 0a00 	mov.w	sl, #0
 8011e4e:	2c0a      	cmp	r4, #10
 8011e50:	f175 0500 	sbcs.w	r5, r5, #0
 8011e54:	f0c0 80f6 	bcc.w	8012044 <_vfiprintf_r+0x8f8>
 8011e58:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8011e5a:	f8cd 9020 	str.w	r9, [sp, #32]
 8011e5e:	461d      	mov	r5, r3
 8011e60:	e7c6      	b.n	8011df0 <_vfiprintf_r+0x6a4>
 8011e62:	4692      	mov	sl, r2
 8011e64:	e7f3      	b.n	8011e4e <_vfiprintf_r+0x702>
 8011e66:	f004 030f 	and.w	r3, r4, #15
 8011e6a:	9a05      	ldr	r2, [sp, #20]
 8011e6c:	0924      	lsrs	r4, r4, #4
 8011e6e:	5cd3      	ldrb	r3, [r2, r3]
 8011e70:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8011e74:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8011e78:	092d      	lsrs	r5, r5, #4
 8011e7a:	ea54 0305 	orrs.w	r3, r4, r5
 8011e7e:	d1f2      	bne.n	8011e66 <_vfiprintf_r+0x71a>
 8011e80:	e0e0      	b.n	8012044 <_vfiprintf_r+0x8f8>
 8011e82:	b923      	cbnz	r3, 8011e8e <_vfiprintf_r+0x742>
 8011e84:	f01a 0f01 	tst.w	sl, #1
 8011e88:	d001      	beq.n	8011e8e <_vfiprintf_r+0x742>
 8011e8a:	2430      	movs	r4, #48	@ 0x30
 8011e8c:	e7a3      	b.n	8011dd6 <_vfiprintf_r+0x68a>
 8011e8e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8011e92:	e0d7      	b.n	8012044 <_vfiprintf_r+0x8f8>
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	f000 80a3 	beq.w	8011fe0 <_vfiprintf_r+0x894>
 8011e9a:	2400      	movs	r4, #0
 8011e9c:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8011ea0:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8011ea4:	46a8      	mov	r8, r5
 8011ea6:	e5e0      	b.n	8011a6a <_vfiprintf_r+0x31e>
 8011ea8:	0801bc7b 	.word	0x0801bc7b
 8011eac:	0801bc6b 	.word	0x0801bc6b
 8011eb0:	0801bc49 	.word	0x0801bc49
 8011eb4:	2110      	movs	r1, #16
 8011eb6:	6071      	str	r1, [r6, #4]
 8011eb8:	2a07      	cmp	r2, #7
 8011eba:	4461      	add	r1, ip
 8011ebc:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8011ec0:	dd08      	ble.n	8011ed4 <_vfiprintf_r+0x788>
 8011ec2:	9800      	ldr	r0, [sp, #0]
 8011ec4:	aa0e      	add	r2, sp, #56	@ 0x38
 8011ec6:	4639      	mov	r1, r7
 8011ec8:	f7ff fc0e 	bl	80116e8 <__sprint_r>
 8011ecc:	2800      	cmp	r0, #0
 8011ece:	d166      	bne.n	8011f9e <_vfiprintf_r+0x852>
 8011ed0:	4b60      	ldr	r3, [pc, #384]	@ (8012054 <_vfiprintf_r+0x908>)
 8011ed2:	a811      	add	r0, sp, #68	@ 0x44
 8011ed4:	3d10      	subs	r5, #16
 8011ed6:	4606      	mov	r6, r0
 8011ed8:	e694      	b.n	8011c04 <_vfiprintf_r+0x4b8>
 8011eda:	4606      	mov	r6, r0
 8011edc:	e6ac      	b.n	8011c38 <_vfiprintf_r+0x4ec>
 8011ede:	9800      	ldr	r0, [sp, #0]
 8011ee0:	aa0e      	add	r2, sp, #56	@ 0x38
 8011ee2:	4639      	mov	r1, r7
 8011ee4:	f7ff fc00 	bl	80116e8 <__sprint_r>
 8011ee8:	2800      	cmp	r0, #0
 8011eea:	d158      	bne.n	8011f9e <_vfiprintf_r+0x852>
 8011eec:	ae11      	add	r6, sp, #68	@ 0x44
 8011eee:	e6b5      	b.n	8011c5c <_vfiprintf_r+0x510>
 8011ef0:	9800      	ldr	r0, [sp, #0]
 8011ef2:	aa0e      	add	r2, sp, #56	@ 0x38
 8011ef4:	4639      	mov	r1, r7
 8011ef6:	f7ff fbf7 	bl	80116e8 <__sprint_r>
 8011efa:	2800      	cmp	r0, #0
 8011efc:	d14f      	bne.n	8011f9e <_vfiprintf_r+0x852>
 8011efe:	ae11      	add	r6, sp, #68	@ 0x44
 8011f00:	e6bc      	b.n	8011c7c <_vfiprintf_r+0x530>
 8011f02:	2110      	movs	r1, #16
 8011f04:	6071      	str	r1, [r6, #4]
 8011f06:	2a07      	cmp	r2, #7
 8011f08:	4461      	add	r1, ip
 8011f0a:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8011f0e:	dd08      	ble.n	8011f22 <_vfiprintf_r+0x7d6>
 8011f10:	9800      	ldr	r0, [sp, #0]
 8011f12:	aa0e      	add	r2, sp, #56	@ 0x38
 8011f14:	4639      	mov	r1, r7
 8011f16:	f7ff fbe7 	bl	80116e8 <__sprint_r>
 8011f1a:	2800      	cmp	r0, #0
 8011f1c:	d13f      	bne.n	8011f9e <_vfiprintf_r+0x852>
 8011f1e:	4b4e      	ldr	r3, [pc, #312]	@ (8012058 <_vfiprintf_r+0x90c>)
 8011f20:	a811      	add	r0, sp, #68	@ 0x44
 8011f22:	3d10      	subs	r5, #16
 8011f24:	4606      	mov	r6, r0
 8011f26:	e6b2      	b.n	8011c8e <_vfiprintf_r+0x542>
 8011f28:	4606      	mov	r6, r0
 8011f2a:	e6ca      	b.n	8011cc2 <_vfiprintf_r+0x576>
 8011f2c:	2010      	movs	r0, #16
 8011f2e:	4402      	add	r2, r0
 8011f30:	2b07      	cmp	r3, #7
 8011f32:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8011f36:	6070      	str	r0, [r6, #4]
 8011f38:	dd06      	ble.n	8011f48 <_vfiprintf_r+0x7fc>
 8011f3a:	9800      	ldr	r0, [sp, #0]
 8011f3c:	aa0e      	add	r2, sp, #56	@ 0x38
 8011f3e:	4639      	mov	r1, r7
 8011f40:	f7ff fbd2 	bl	80116e8 <__sprint_r>
 8011f44:	bb58      	cbnz	r0, 8011f9e <_vfiprintf_r+0x852>
 8011f46:	a911      	add	r1, sp, #68	@ 0x44
 8011f48:	3c10      	subs	r4, #16
 8011f4a:	460e      	mov	r6, r1
 8011f4c:	e6bd      	b.n	8011cca <_vfiprintf_r+0x57e>
 8011f4e:	460e      	mov	r6, r1
 8011f50:	e6d6      	b.n	8011d00 <_vfiprintf_r+0x5b4>
 8011f52:	9800      	ldr	r0, [sp, #0]
 8011f54:	aa0e      	add	r2, sp, #56	@ 0x38
 8011f56:	4639      	mov	r1, r7
 8011f58:	f7ff fbc6 	bl	80116e8 <__sprint_r>
 8011f5c:	b9f8      	cbnz	r0, 8011f9e <_vfiprintf_r+0x852>
 8011f5e:	ab11      	add	r3, sp, #68	@ 0x44
 8011f60:	e6de      	b.n	8011d20 <_vfiprintf_r+0x5d4>
 8011f62:	9a02      	ldr	r2, [sp, #8]
 8011f64:	9904      	ldr	r1, [sp, #16]
 8011f66:	1a54      	subs	r4, r2, r1
 8011f68:	2c00      	cmp	r4, #0
 8011f6a:	f77f aedd 	ble.w	8011d28 <_vfiprintf_r+0x5dc>
 8011f6e:	4d39      	ldr	r5, [pc, #228]	@ (8012054 <_vfiprintf_r+0x908>)
 8011f70:	2610      	movs	r6, #16
 8011f72:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8011f76:	2c10      	cmp	r4, #16
 8011f78:	f102 0201 	add.w	r2, r2, #1
 8011f7c:	601d      	str	r5, [r3, #0]
 8011f7e:	dc1d      	bgt.n	8011fbc <_vfiprintf_r+0x870>
 8011f80:	605c      	str	r4, [r3, #4]
 8011f82:	2a07      	cmp	r2, #7
 8011f84:	440c      	add	r4, r1
 8011f86:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8011f8a:	f77f aecd 	ble.w	8011d28 <_vfiprintf_r+0x5dc>
 8011f8e:	9800      	ldr	r0, [sp, #0]
 8011f90:	aa0e      	add	r2, sp, #56	@ 0x38
 8011f92:	4639      	mov	r1, r7
 8011f94:	f7ff fba8 	bl	80116e8 <__sprint_r>
 8011f98:	2800      	cmp	r0, #0
 8011f9a:	f43f aec5 	beq.w	8011d28 <_vfiprintf_r+0x5dc>
 8011f9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011fa0:	07d9      	lsls	r1, r3, #31
 8011fa2:	d405      	bmi.n	8011fb0 <_vfiprintf_r+0x864>
 8011fa4:	89bb      	ldrh	r3, [r7, #12]
 8011fa6:	059a      	lsls	r2, r3, #22
 8011fa8:	d402      	bmi.n	8011fb0 <_vfiprintf_r+0x864>
 8011faa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8011fac:	f000 fdcf 	bl	8012b4e <__retarget_lock_release_recursive>
 8011fb0:	89bb      	ldrh	r3, [r7, #12]
 8011fb2:	065b      	lsls	r3, r3, #25
 8011fb4:	f57f abfb 	bpl.w	80117ae <_vfiprintf_r+0x62>
 8011fb8:	f7ff bbf6 	b.w	80117a8 <_vfiprintf_r+0x5c>
 8011fbc:	3110      	adds	r1, #16
 8011fbe:	2a07      	cmp	r2, #7
 8011fc0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8011fc4:	605e      	str	r6, [r3, #4]
 8011fc6:	dc02      	bgt.n	8011fce <_vfiprintf_r+0x882>
 8011fc8:	3308      	adds	r3, #8
 8011fca:	3c10      	subs	r4, #16
 8011fcc:	e7d1      	b.n	8011f72 <_vfiprintf_r+0x826>
 8011fce:	9800      	ldr	r0, [sp, #0]
 8011fd0:	aa0e      	add	r2, sp, #56	@ 0x38
 8011fd2:	4639      	mov	r1, r7
 8011fd4:	f7ff fb88 	bl	80116e8 <__sprint_r>
 8011fd8:	2800      	cmp	r0, #0
 8011fda:	d1e0      	bne.n	8011f9e <_vfiprintf_r+0x852>
 8011fdc:	ab11      	add	r3, sp, #68	@ 0x44
 8011fde:	e7f4      	b.n	8011fca <_vfiprintf_r+0x87e>
 8011fe0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011fe2:	b913      	cbnz	r3, 8011fea <_vfiprintf_r+0x89e>
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011fe8:	e7d9      	b.n	8011f9e <_vfiprintf_r+0x852>
 8011fea:	9800      	ldr	r0, [sp, #0]
 8011fec:	aa0e      	add	r2, sp, #56	@ 0x38
 8011fee:	4639      	mov	r1, r7
 8011ff0:	f7ff fb7a 	bl	80116e8 <__sprint_r>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	d0f5      	beq.n	8011fe4 <_vfiprintf_r+0x898>
 8011ff8:	e7d1      	b.n	8011f9e <_vfiprintf_r+0x852>
 8011ffa:	ea54 0205 	orrs.w	r2, r4, r5
 8011ffe:	f8cd a010 	str.w	sl, [sp, #16]
 8012002:	f43f ada6 	beq.w	8011b52 <_vfiprintf_r+0x406>
 8012006:	2b01      	cmp	r3, #1
 8012008:	f43f aedf 	beq.w	8011dca <_vfiprintf_r+0x67e>
 801200c:	2b02      	cmp	r3, #2
 801200e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8012012:	f43f af28 	beq.w	8011e66 <_vfiprintf_r+0x71a>
 8012016:	f004 0307 	and.w	r3, r4, #7
 801201a:	08e4      	lsrs	r4, r4, #3
 801201c:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8012020:	08ed      	lsrs	r5, r5, #3
 8012022:	3330      	adds	r3, #48	@ 0x30
 8012024:	ea54 0105 	orrs.w	r1, r4, r5
 8012028:	464a      	mov	r2, r9
 801202a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801202e:	d1f2      	bne.n	8012016 <_vfiprintf_r+0x8ca>
 8012030:	9904      	ldr	r1, [sp, #16]
 8012032:	07c8      	lsls	r0, r1, #31
 8012034:	d506      	bpl.n	8012044 <_vfiprintf_r+0x8f8>
 8012036:	2b30      	cmp	r3, #48	@ 0x30
 8012038:	d004      	beq.n	8012044 <_vfiprintf_r+0x8f8>
 801203a:	2330      	movs	r3, #48	@ 0x30
 801203c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8012040:	f1a2 0902 	sub.w	r9, r2, #2
 8012044:	ab3a      	add	r3, sp, #232	@ 0xe8
 8012046:	eba3 0309 	sub.w	r3, r3, r9
 801204a:	9c01      	ldr	r4, [sp, #4]
 801204c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012050:	9301      	str	r3, [sp, #4]
 8012052:	e5bb      	b.n	8011bcc <_vfiprintf_r+0x480>
 8012054:	0801bc7b 	.word	0x0801bc7b
 8012058:	0801bc6b 	.word	0x0801bc6b

0801205c <__sbprintf>:
 801205c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801205e:	461f      	mov	r7, r3
 8012060:	898b      	ldrh	r3, [r1, #12]
 8012062:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8012066:	f023 0302 	bic.w	r3, r3, #2
 801206a:	f8ad 300c 	strh.w	r3, [sp, #12]
 801206e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8012070:	9319      	str	r3, [sp, #100]	@ 0x64
 8012072:	89cb      	ldrh	r3, [r1, #14]
 8012074:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012078:	69cb      	ldr	r3, [r1, #28]
 801207a:	9307      	str	r3, [sp, #28]
 801207c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 801207e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012080:	ab1a      	add	r3, sp, #104	@ 0x68
 8012082:	9300      	str	r3, [sp, #0]
 8012084:	9304      	str	r3, [sp, #16]
 8012086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801208a:	4615      	mov	r5, r2
 801208c:	4606      	mov	r6, r0
 801208e:	9302      	str	r3, [sp, #8]
 8012090:	9305      	str	r3, [sp, #20]
 8012092:	a816      	add	r0, sp, #88	@ 0x58
 8012094:	2300      	movs	r3, #0
 8012096:	460c      	mov	r4, r1
 8012098:	9306      	str	r3, [sp, #24]
 801209a:	f000 fd55 	bl	8012b48 <__retarget_lock_init_recursive>
 801209e:	462a      	mov	r2, r5
 80120a0:	463b      	mov	r3, r7
 80120a2:	4669      	mov	r1, sp
 80120a4:	4630      	mov	r0, r6
 80120a6:	f7ff fb51 	bl	801174c <_vfiprintf_r>
 80120aa:	1e05      	subs	r5, r0, #0
 80120ac:	db07      	blt.n	80120be <__sbprintf+0x62>
 80120ae:	4669      	mov	r1, sp
 80120b0:	4630      	mov	r0, r6
 80120b2:	f000 f89b 	bl	80121ec <_fflush_r>
 80120b6:	2800      	cmp	r0, #0
 80120b8:	bf18      	it	ne
 80120ba:	f04f 35ff 	movne.w	r5, #4294967295
 80120be:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80120c2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80120c4:	065b      	lsls	r3, r3, #25
 80120c6:	bf42      	ittt	mi
 80120c8:	89a3      	ldrhmi	r3, [r4, #12]
 80120ca:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 80120ce:	81a3      	strhmi	r3, [r4, #12]
 80120d0:	f000 fd3b 	bl	8012b4a <__retarget_lock_close_recursive>
 80120d4:	4628      	mov	r0, r5
 80120d6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80120da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080120dc <__sflush_r>:
 80120dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120e0:	4605      	mov	r5, r0
 80120e2:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80120e6:	0706      	lsls	r6, r0, #28
 80120e8:	460c      	mov	r4, r1
 80120ea:	d457      	bmi.n	801219c <__sflush_r+0xc0>
 80120ec:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 80120f0:	818b      	strh	r3, [r1, #12]
 80120f2:	684b      	ldr	r3, [r1, #4]
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	dc02      	bgt.n	80120fe <__sflush_r+0x22>
 80120f8:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	dd4c      	ble.n	8012198 <__sflush_r+0xbc>
 80120fe:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012100:	2e00      	cmp	r6, #0
 8012102:	d049      	beq.n	8012198 <__sflush_r+0xbc>
 8012104:	2300      	movs	r3, #0
 8012106:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 801210a:	682f      	ldr	r7, [r5, #0]
 801210c:	69e1      	ldr	r1, [r4, #28]
 801210e:	602b      	str	r3, [r5, #0]
 8012110:	d034      	beq.n	801217c <__sflush_r+0xa0>
 8012112:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8012114:	89a3      	ldrh	r3, [r4, #12]
 8012116:	0759      	lsls	r1, r3, #29
 8012118:	d505      	bpl.n	8012126 <__sflush_r+0x4a>
 801211a:	6863      	ldr	r3, [r4, #4]
 801211c:	1ad2      	subs	r2, r2, r3
 801211e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012120:	b10b      	cbz	r3, 8012126 <__sflush_r+0x4a>
 8012122:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012124:	1ad2      	subs	r2, r2, r3
 8012126:	2300      	movs	r3, #0
 8012128:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801212a:	69e1      	ldr	r1, [r4, #28]
 801212c:	4628      	mov	r0, r5
 801212e:	47b0      	blx	r6
 8012130:	1c43      	adds	r3, r0, #1
 8012132:	d106      	bne.n	8012142 <__sflush_r+0x66>
 8012134:	682a      	ldr	r2, [r5, #0]
 8012136:	2a1d      	cmp	r2, #29
 8012138:	d848      	bhi.n	80121cc <__sflush_r+0xf0>
 801213a:	4b2b      	ldr	r3, [pc, #172]	@ (80121e8 <__sflush_r+0x10c>)
 801213c:	4113      	asrs	r3, r2
 801213e:	07de      	lsls	r6, r3, #31
 8012140:	d444      	bmi.n	80121cc <__sflush_r+0xf0>
 8012142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012146:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801214a:	81a2      	strh	r2, [r4, #12]
 801214c:	2200      	movs	r2, #0
 801214e:	6062      	str	r2, [r4, #4]
 8012150:	04d9      	lsls	r1, r3, #19
 8012152:	6922      	ldr	r2, [r4, #16]
 8012154:	6022      	str	r2, [r4, #0]
 8012156:	d504      	bpl.n	8012162 <__sflush_r+0x86>
 8012158:	1c42      	adds	r2, r0, #1
 801215a:	d101      	bne.n	8012160 <__sflush_r+0x84>
 801215c:	682b      	ldr	r3, [r5, #0]
 801215e:	b903      	cbnz	r3, 8012162 <__sflush_r+0x86>
 8012160:	6520      	str	r0, [r4, #80]	@ 0x50
 8012162:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012164:	602f      	str	r7, [r5, #0]
 8012166:	b1b9      	cbz	r1, 8012198 <__sflush_r+0xbc>
 8012168:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 801216c:	4299      	cmp	r1, r3
 801216e:	d002      	beq.n	8012176 <__sflush_r+0x9a>
 8012170:	4628      	mov	r0, r5
 8012172:	f001 fbd3 	bl	801391c <_free_r>
 8012176:	2300      	movs	r3, #0
 8012178:	6323      	str	r3, [r4, #48]	@ 0x30
 801217a:	e00d      	b.n	8012198 <__sflush_r+0xbc>
 801217c:	2301      	movs	r3, #1
 801217e:	4628      	mov	r0, r5
 8012180:	47b0      	blx	r6
 8012182:	4602      	mov	r2, r0
 8012184:	1c50      	adds	r0, r2, #1
 8012186:	d1c5      	bne.n	8012114 <__sflush_r+0x38>
 8012188:	682b      	ldr	r3, [r5, #0]
 801218a:	2b00      	cmp	r3, #0
 801218c:	d0c2      	beq.n	8012114 <__sflush_r+0x38>
 801218e:	2b1d      	cmp	r3, #29
 8012190:	d001      	beq.n	8012196 <__sflush_r+0xba>
 8012192:	2b16      	cmp	r3, #22
 8012194:	d11a      	bne.n	80121cc <__sflush_r+0xf0>
 8012196:	602f      	str	r7, [r5, #0]
 8012198:	2000      	movs	r0, #0
 801219a:	e01e      	b.n	80121da <__sflush_r+0xfe>
 801219c:	690f      	ldr	r7, [r1, #16]
 801219e:	2f00      	cmp	r7, #0
 80121a0:	d0fa      	beq.n	8012198 <__sflush_r+0xbc>
 80121a2:	0783      	lsls	r3, r0, #30
 80121a4:	680e      	ldr	r6, [r1, #0]
 80121a6:	bf08      	it	eq
 80121a8:	694b      	ldreq	r3, [r1, #20]
 80121aa:	600f      	str	r7, [r1, #0]
 80121ac:	bf18      	it	ne
 80121ae:	2300      	movne	r3, #0
 80121b0:	eba6 0807 	sub.w	r8, r6, r7
 80121b4:	608b      	str	r3, [r1, #8]
 80121b6:	f1b8 0f00 	cmp.w	r8, #0
 80121ba:	dded      	ble.n	8012198 <__sflush_r+0xbc>
 80121bc:	69e1      	ldr	r1, [r4, #28]
 80121be:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80121c0:	4643      	mov	r3, r8
 80121c2:	463a      	mov	r2, r7
 80121c4:	4628      	mov	r0, r5
 80121c6:	47b0      	blx	r6
 80121c8:	2800      	cmp	r0, #0
 80121ca:	dc08      	bgt.n	80121de <__sflush_r+0x102>
 80121cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121d4:	81a3      	strh	r3, [r4, #12]
 80121d6:	f04f 30ff 	mov.w	r0, #4294967295
 80121da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121de:	4407      	add	r7, r0
 80121e0:	eba8 0800 	sub.w	r8, r8, r0
 80121e4:	e7e7      	b.n	80121b6 <__sflush_r+0xda>
 80121e6:	bf00      	nop
 80121e8:	dfbffffe 	.word	0xdfbffffe

080121ec <_fflush_r>:
 80121ec:	b538      	push	{r3, r4, r5, lr}
 80121ee:	460c      	mov	r4, r1
 80121f0:	4605      	mov	r5, r0
 80121f2:	b118      	cbz	r0, 80121fc <_fflush_r+0x10>
 80121f4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80121f6:	b90b      	cbnz	r3, 80121fc <_fflush_r+0x10>
 80121f8:	f000 f8aa 	bl	8012350 <__sinit>
 80121fc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8012200:	b1b8      	cbz	r0, 8012232 <_fflush_r+0x46>
 8012202:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012204:	07db      	lsls	r3, r3, #31
 8012206:	d404      	bmi.n	8012212 <_fflush_r+0x26>
 8012208:	0581      	lsls	r1, r0, #22
 801220a:	d402      	bmi.n	8012212 <_fflush_r+0x26>
 801220c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801220e:	f000 fc9d 	bl	8012b4c <__retarget_lock_acquire_recursive>
 8012212:	4628      	mov	r0, r5
 8012214:	4621      	mov	r1, r4
 8012216:	f7ff ff61 	bl	80120dc <__sflush_r>
 801221a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801221c:	07da      	lsls	r2, r3, #31
 801221e:	4605      	mov	r5, r0
 8012220:	d405      	bmi.n	801222e <_fflush_r+0x42>
 8012222:	89a3      	ldrh	r3, [r4, #12]
 8012224:	059b      	lsls	r3, r3, #22
 8012226:	d402      	bmi.n	801222e <_fflush_r+0x42>
 8012228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801222a:	f000 fc90 	bl	8012b4e <__retarget_lock_release_recursive>
 801222e:	4628      	mov	r0, r5
 8012230:	bd38      	pop	{r3, r4, r5, pc}
 8012232:	4605      	mov	r5, r0
 8012234:	e7fb      	b.n	801222e <_fflush_r+0x42>
	...

08012238 <std>:
 8012238:	2300      	movs	r3, #0
 801223a:	b510      	push	{r4, lr}
 801223c:	4604      	mov	r4, r0
 801223e:	e9c0 3300 	strd	r3, r3, [r0]
 8012242:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012246:	6083      	str	r3, [r0, #8]
 8012248:	8181      	strh	r1, [r0, #12]
 801224a:	6643      	str	r3, [r0, #100]	@ 0x64
 801224c:	81c2      	strh	r2, [r0, #14]
 801224e:	6183      	str	r3, [r0, #24]
 8012250:	4619      	mov	r1, r3
 8012252:	2208      	movs	r2, #8
 8012254:	305c      	adds	r0, #92	@ 0x5c
 8012256:	f000 fbe1 	bl	8012a1c <memset>
 801225a:	4b0d      	ldr	r3, [pc, #52]	@ (8012290 <std+0x58>)
 801225c:	6223      	str	r3, [r4, #32]
 801225e:	4b0d      	ldr	r3, [pc, #52]	@ (8012294 <std+0x5c>)
 8012260:	6263      	str	r3, [r4, #36]	@ 0x24
 8012262:	4b0d      	ldr	r3, [pc, #52]	@ (8012298 <std+0x60>)
 8012264:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012266:	4b0d      	ldr	r3, [pc, #52]	@ (801229c <std+0x64>)
 8012268:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801226a:	4b0d      	ldr	r3, [pc, #52]	@ (80122a0 <std+0x68>)
 801226c:	61e4      	str	r4, [r4, #28]
 801226e:	429c      	cmp	r4, r3
 8012270:	d006      	beq.n	8012280 <std+0x48>
 8012272:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012276:	4294      	cmp	r4, r2
 8012278:	d002      	beq.n	8012280 <std+0x48>
 801227a:	33d0      	adds	r3, #208	@ 0xd0
 801227c:	429c      	cmp	r4, r3
 801227e:	d105      	bne.n	801228c <std+0x54>
 8012280:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012288:	f000 bc5e 	b.w	8012b48 <__retarget_lock_init_recursive>
 801228c:	bd10      	pop	{r4, pc}
 801228e:	bf00      	nop
 8012290:	080126bd 	.word	0x080126bd
 8012294:	080126df 	.word	0x080126df
 8012298:	08012717 	.word	0x08012717
 801229c:	0801273b 	.word	0x0801273b
 80122a0:	2000157c 	.word	0x2000157c

080122a4 <stdio_exit_handler>:
 80122a4:	4a02      	ldr	r2, [pc, #8]	@ (80122b0 <stdio_exit_handler+0xc>)
 80122a6:	4903      	ldr	r1, [pc, #12]	@ (80122b4 <stdio_exit_handler+0x10>)
 80122a8:	4803      	ldr	r0, [pc, #12]	@ (80122b8 <stdio_exit_handler+0x14>)
 80122aa:	f000 b9b5 	b.w	8012618 <_fwalk_sglue>
 80122ae:	bf00      	nop
 80122b0:	20000228 	.word	0x20000228
 80122b4:	08015d0d 	.word	0x08015d0d
 80122b8:	200003a8 	.word	0x200003a8

080122bc <cleanup_stdio>:
 80122bc:	6841      	ldr	r1, [r0, #4]
 80122be:	4b0c      	ldr	r3, [pc, #48]	@ (80122f0 <cleanup_stdio+0x34>)
 80122c0:	4299      	cmp	r1, r3
 80122c2:	b510      	push	{r4, lr}
 80122c4:	4604      	mov	r4, r0
 80122c6:	d001      	beq.n	80122cc <cleanup_stdio+0x10>
 80122c8:	f003 fd20 	bl	8015d0c <_fclose_r>
 80122cc:	68a1      	ldr	r1, [r4, #8]
 80122ce:	4b09      	ldr	r3, [pc, #36]	@ (80122f4 <cleanup_stdio+0x38>)
 80122d0:	4299      	cmp	r1, r3
 80122d2:	d002      	beq.n	80122da <cleanup_stdio+0x1e>
 80122d4:	4620      	mov	r0, r4
 80122d6:	f003 fd19 	bl	8015d0c <_fclose_r>
 80122da:	68e1      	ldr	r1, [r4, #12]
 80122dc:	4b06      	ldr	r3, [pc, #24]	@ (80122f8 <cleanup_stdio+0x3c>)
 80122de:	4299      	cmp	r1, r3
 80122e0:	d004      	beq.n	80122ec <cleanup_stdio+0x30>
 80122e2:	4620      	mov	r0, r4
 80122e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122e8:	f003 bd10 	b.w	8015d0c <_fclose_r>
 80122ec:	bd10      	pop	{r4, pc}
 80122ee:	bf00      	nop
 80122f0:	2000157c 	.word	0x2000157c
 80122f4:	200015e4 	.word	0x200015e4
 80122f8:	2000164c 	.word	0x2000164c

080122fc <global_stdio_init.part.0>:
 80122fc:	b510      	push	{r4, lr}
 80122fe:	4b0b      	ldr	r3, [pc, #44]	@ (801232c <global_stdio_init.part.0+0x30>)
 8012300:	4c0b      	ldr	r4, [pc, #44]	@ (8012330 <global_stdio_init.part.0+0x34>)
 8012302:	4a0c      	ldr	r2, [pc, #48]	@ (8012334 <global_stdio_init.part.0+0x38>)
 8012304:	601a      	str	r2, [r3, #0]
 8012306:	4620      	mov	r0, r4
 8012308:	2200      	movs	r2, #0
 801230a:	2104      	movs	r1, #4
 801230c:	f7ff ff94 	bl	8012238 <std>
 8012310:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012314:	2201      	movs	r2, #1
 8012316:	2109      	movs	r1, #9
 8012318:	f7ff ff8e 	bl	8012238 <std>
 801231c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012320:	2202      	movs	r2, #2
 8012322:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012326:	2112      	movs	r1, #18
 8012328:	f7ff bf86 	b.w	8012238 <std>
 801232c:	200016b4 	.word	0x200016b4
 8012330:	2000157c 	.word	0x2000157c
 8012334:	080122a5 	.word	0x080122a5

08012338 <__sfp_lock_acquire>:
 8012338:	4801      	ldr	r0, [pc, #4]	@ (8012340 <__sfp_lock_acquire+0x8>)
 801233a:	f000 bc07 	b.w	8012b4c <__retarget_lock_acquire_recursive>
 801233e:	bf00      	nop
 8012340:	200016be 	.word	0x200016be

08012344 <__sfp_lock_release>:
 8012344:	4801      	ldr	r0, [pc, #4]	@ (801234c <__sfp_lock_release+0x8>)
 8012346:	f000 bc02 	b.w	8012b4e <__retarget_lock_release_recursive>
 801234a:	bf00      	nop
 801234c:	200016be 	.word	0x200016be

08012350 <__sinit>:
 8012350:	b510      	push	{r4, lr}
 8012352:	4604      	mov	r4, r0
 8012354:	f7ff fff0 	bl	8012338 <__sfp_lock_acquire>
 8012358:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801235a:	b11b      	cbz	r3, 8012364 <__sinit+0x14>
 801235c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012360:	f7ff bff0 	b.w	8012344 <__sfp_lock_release>
 8012364:	4b04      	ldr	r3, [pc, #16]	@ (8012378 <__sinit+0x28>)
 8012366:	6363      	str	r3, [r4, #52]	@ 0x34
 8012368:	4b04      	ldr	r3, [pc, #16]	@ (801237c <__sinit+0x2c>)
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	2b00      	cmp	r3, #0
 801236e:	d1f5      	bne.n	801235c <__sinit+0xc>
 8012370:	f7ff ffc4 	bl	80122fc <global_stdio_init.part.0>
 8012374:	e7f2      	b.n	801235c <__sinit+0xc>
 8012376:	bf00      	nop
 8012378:	080122bd 	.word	0x080122bd
 801237c:	200016b4 	.word	0x200016b4

08012380 <__sfvwrite_r>:
 8012380:	6893      	ldr	r3, [r2, #8]
 8012382:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012386:	4606      	mov	r6, r0
 8012388:	460c      	mov	r4, r1
 801238a:	4691      	mov	r9, r2
 801238c:	b91b      	cbnz	r3, 8012396 <__sfvwrite_r+0x16>
 801238e:	2000      	movs	r0, #0
 8012390:	b003      	add	sp, #12
 8012392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012396:	898b      	ldrh	r3, [r1, #12]
 8012398:	0718      	lsls	r0, r3, #28
 801239a:	d550      	bpl.n	801243e <__sfvwrite_r+0xbe>
 801239c:	690b      	ldr	r3, [r1, #16]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d04d      	beq.n	801243e <__sfvwrite_r+0xbe>
 80123a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123a6:	f8d9 8000 	ldr.w	r8, [r9]
 80123aa:	f013 0702 	ands.w	r7, r3, #2
 80123ae:	d16b      	bne.n	8012488 <__sfvwrite_r+0x108>
 80123b0:	f013 0301 	ands.w	r3, r3, #1
 80123b4:	f000 809c 	beq.w	80124f0 <__sfvwrite_r+0x170>
 80123b8:	4638      	mov	r0, r7
 80123ba:	46ba      	mov	sl, r7
 80123bc:	46bb      	mov	fp, r7
 80123be:	f1bb 0f00 	cmp.w	fp, #0
 80123c2:	f000 8103 	beq.w	80125cc <__sfvwrite_r+0x24c>
 80123c6:	b950      	cbnz	r0, 80123de <__sfvwrite_r+0x5e>
 80123c8:	465a      	mov	r2, fp
 80123ca:	210a      	movs	r1, #10
 80123cc:	4650      	mov	r0, sl
 80123ce:	f7ed ff1f 	bl	8000210 <memchr>
 80123d2:	2800      	cmp	r0, #0
 80123d4:	f000 8100 	beq.w	80125d8 <__sfvwrite_r+0x258>
 80123d8:	3001      	adds	r0, #1
 80123da:	eba0 070a 	sub.w	r7, r0, sl
 80123de:	6820      	ldr	r0, [r4, #0]
 80123e0:	6921      	ldr	r1, [r4, #16]
 80123e2:	68a5      	ldr	r5, [r4, #8]
 80123e4:	6963      	ldr	r3, [r4, #20]
 80123e6:	455f      	cmp	r7, fp
 80123e8:	463a      	mov	r2, r7
 80123ea:	bf28      	it	cs
 80123ec:	465a      	movcs	r2, fp
 80123ee:	4288      	cmp	r0, r1
 80123f0:	f240 80f5 	bls.w	80125de <__sfvwrite_r+0x25e>
 80123f4:	441d      	add	r5, r3
 80123f6:	42aa      	cmp	r2, r5
 80123f8:	f340 80f1 	ble.w	80125de <__sfvwrite_r+0x25e>
 80123fc:	4651      	mov	r1, sl
 80123fe:	462a      	mov	r2, r5
 8012400:	f000 faf2 	bl	80129e8 <memmove>
 8012404:	6823      	ldr	r3, [r4, #0]
 8012406:	442b      	add	r3, r5
 8012408:	6023      	str	r3, [r4, #0]
 801240a:	4621      	mov	r1, r4
 801240c:	4630      	mov	r0, r6
 801240e:	f7ff feed 	bl	80121ec <_fflush_r>
 8012412:	2800      	cmp	r0, #0
 8012414:	d167      	bne.n	80124e6 <__sfvwrite_r+0x166>
 8012416:	1b7f      	subs	r7, r7, r5
 8012418:	f040 80f9 	bne.w	801260e <__sfvwrite_r+0x28e>
 801241c:	4621      	mov	r1, r4
 801241e:	4630      	mov	r0, r6
 8012420:	f7ff fee4 	bl	80121ec <_fflush_r>
 8012424:	2800      	cmp	r0, #0
 8012426:	d15e      	bne.n	80124e6 <__sfvwrite_r+0x166>
 8012428:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801242c:	1b5b      	subs	r3, r3, r5
 801242e:	44aa      	add	sl, r5
 8012430:	ebab 0b05 	sub.w	fp, fp, r5
 8012434:	f8c9 3008 	str.w	r3, [r9, #8]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d1c0      	bne.n	80123be <__sfvwrite_r+0x3e>
 801243c:	e7a7      	b.n	801238e <__sfvwrite_r+0xe>
 801243e:	4621      	mov	r1, r4
 8012440:	4630      	mov	r0, r6
 8012442:	f000 fa01 	bl	8012848 <__swsetup_r>
 8012446:	2800      	cmp	r0, #0
 8012448:	d0ab      	beq.n	80123a2 <__sfvwrite_r+0x22>
 801244a:	f04f 30ff 	mov.w	r0, #4294967295
 801244e:	e79f      	b.n	8012390 <__sfvwrite_r+0x10>
 8012450:	e9d8 a500 	ldrd	sl, r5, [r8]
 8012454:	f108 0808 	add.w	r8, r8, #8
 8012458:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 801245c:	69e1      	ldr	r1, [r4, #28]
 801245e:	2d00      	cmp	r5, #0
 8012460:	d0f6      	beq.n	8012450 <__sfvwrite_r+0xd0>
 8012462:	42bd      	cmp	r5, r7
 8012464:	462b      	mov	r3, r5
 8012466:	4652      	mov	r2, sl
 8012468:	bf28      	it	cs
 801246a:	463b      	movcs	r3, r7
 801246c:	4630      	mov	r0, r6
 801246e:	47d8      	blx	fp
 8012470:	2800      	cmp	r0, #0
 8012472:	dd38      	ble.n	80124e6 <__sfvwrite_r+0x166>
 8012474:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012478:	1a1b      	subs	r3, r3, r0
 801247a:	4482      	add	sl, r0
 801247c:	1a2d      	subs	r5, r5, r0
 801247e:	f8c9 3008 	str.w	r3, [r9, #8]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d1e8      	bne.n	8012458 <__sfvwrite_r+0xd8>
 8012486:	e782      	b.n	801238e <__sfvwrite_r+0xe>
 8012488:	f04f 0a00 	mov.w	sl, #0
 801248c:	4f61      	ldr	r7, [pc, #388]	@ (8012614 <__sfvwrite_r+0x294>)
 801248e:	4655      	mov	r5, sl
 8012490:	e7e2      	b.n	8012458 <__sfvwrite_r+0xd8>
 8012492:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8012496:	f108 0808 	add.w	r8, r8, #8
 801249a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801249e:	6820      	ldr	r0, [r4, #0]
 80124a0:	68a2      	ldr	r2, [r4, #8]
 80124a2:	f1ba 0f00 	cmp.w	sl, #0
 80124a6:	d0f4      	beq.n	8012492 <__sfvwrite_r+0x112>
 80124a8:	0599      	lsls	r1, r3, #22
 80124aa:	d563      	bpl.n	8012574 <__sfvwrite_r+0x1f4>
 80124ac:	4552      	cmp	r2, sl
 80124ae:	d836      	bhi.n	801251e <__sfvwrite_r+0x19e>
 80124b0:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 80124b4:	d033      	beq.n	801251e <__sfvwrite_r+0x19e>
 80124b6:	6921      	ldr	r1, [r4, #16]
 80124b8:	6965      	ldr	r5, [r4, #20]
 80124ba:	eba0 0b01 	sub.w	fp, r0, r1
 80124be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80124c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80124c6:	f10b 0201 	add.w	r2, fp, #1
 80124ca:	106d      	asrs	r5, r5, #1
 80124cc:	4452      	add	r2, sl
 80124ce:	4295      	cmp	r5, r2
 80124d0:	bf38      	it	cc
 80124d2:	4615      	movcc	r5, r2
 80124d4:	055b      	lsls	r3, r3, #21
 80124d6:	d53d      	bpl.n	8012554 <__sfvwrite_r+0x1d4>
 80124d8:	4629      	mov	r1, r5
 80124da:	4630      	mov	r0, r6
 80124dc:	f001 fade 	bl	8013a9c <_malloc_r>
 80124e0:	b948      	cbnz	r0, 80124f6 <__sfvwrite_r+0x176>
 80124e2:	230c      	movs	r3, #12
 80124e4:	6033      	str	r3, [r6, #0]
 80124e6:	89a3      	ldrh	r3, [r4, #12]
 80124e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80124ec:	81a3      	strh	r3, [r4, #12]
 80124ee:	e7ac      	b.n	801244a <__sfvwrite_r+0xca>
 80124f0:	461f      	mov	r7, r3
 80124f2:	469a      	mov	sl, r3
 80124f4:	e7d1      	b.n	801249a <__sfvwrite_r+0x11a>
 80124f6:	465a      	mov	r2, fp
 80124f8:	6921      	ldr	r1, [r4, #16]
 80124fa:	9001      	str	r0, [sp, #4]
 80124fc:	f000 fb28 	bl	8012b50 <memcpy>
 8012500:	89a2      	ldrh	r2, [r4, #12]
 8012502:	9b01      	ldr	r3, [sp, #4]
 8012504:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8012508:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 801250c:	81a2      	strh	r2, [r4, #12]
 801250e:	6123      	str	r3, [r4, #16]
 8012510:	6165      	str	r5, [r4, #20]
 8012512:	445b      	add	r3, fp
 8012514:	eba5 050b 	sub.w	r5, r5, fp
 8012518:	6023      	str	r3, [r4, #0]
 801251a:	4652      	mov	r2, sl
 801251c:	60a5      	str	r5, [r4, #8]
 801251e:	4552      	cmp	r2, sl
 8012520:	bf28      	it	cs
 8012522:	4652      	movcs	r2, sl
 8012524:	6820      	ldr	r0, [r4, #0]
 8012526:	9201      	str	r2, [sp, #4]
 8012528:	4639      	mov	r1, r7
 801252a:	f000 fa5d 	bl	80129e8 <memmove>
 801252e:	68a3      	ldr	r3, [r4, #8]
 8012530:	9a01      	ldr	r2, [sp, #4]
 8012532:	1a9b      	subs	r3, r3, r2
 8012534:	60a3      	str	r3, [r4, #8]
 8012536:	6823      	ldr	r3, [r4, #0]
 8012538:	4413      	add	r3, r2
 801253a:	4655      	mov	r5, sl
 801253c:	6023      	str	r3, [r4, #0]
 801253e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012542:	1b5b      	subs	r3, r3, r5
 8012544:	442f      	add	r7, r5
 8012546:	ebaa 0a05 	sub.w	sl, sl, r5
 801254a:	f8c9 3008 	str.w	r3, [r9, #8]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d1a3      	bne.n	801249a <__sfvwrite_r+0x11a>
 8012552:	e71c      	b.n	801238e <__sfvwrite_r+0xe>
 8012554:	462a      	mov	r2, r5
 8012556:	4630      	mov	r0, r6
 8012558:	f002 f82c 	bl	80145b4 <_realloc_r>
 801255c:	4603      	mov	r3, r0
 801255e:	2800      	cmp	r0, #0
 8012560:	d1d5      	bne.n	801250e <__sfvwrite_r+0x18e>
 8012562:	6921      	ldr	r1, [r4, #16]
 8012564:	4630      	mov	r0, r6
 8012566:	f001 f9d9 	bl	801391c <_free_r>
 801256a:	89a3      	ldrh	r3, [r4, #12]
 801256c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012570:	81a3      	strh	r3, [r4, #12]
 8012572:	e7b6      	b.n	80124e2 <__sfvwrite_r+0x162>
 8012574:	6923      	ldr	r3, [r4, #16]
 8012576:	4283      	cmp	r3, r0
 8012578:	d302      	bcc.n	8012580 <__sfvwrite_r+0x200>
 801257a:	6961      	ldr	r1, [r4, #20]
 801257c:	4551      	cmp	r1, sl
 801257e:	d915      	bls.n	80125ac <__sfvwrite_r+0x22c>
 8012580:	4552      	cmp	r2, sl
 8012582:	bf28      	it	cs
 8012584:	4652      	movcs	r2, sl
 8012586:	4639      	mov	r1, r7
 8012588:	4615      	mov	r5, r2
 801258a:	f000 fa2d 	bl	80129e8 <memmove>
 801258e:	68a3      	ldr	r3, [r4, #8]
 8012590:	6822      	ldr	r2, [r4, #0]
 8012592:	1b5b      	subs	r3, r3, r5
 8012594:	442a      	add	r2, r5
 8012596:	60a3      	str	r3, [r4, #8]
 8012598:	6022      	str	r2, [r4, #0]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d1cf      	bne.n	801253e <__sfvwrite_r+0x1be>
 801259e:	4621      	mov	r1, r4
 80125a0:	4630      	mov	r0, r6
 80125a2:	f7ff fe23 	bl	80121ec <_fflush_r>
 80125a6:	2800      	cmp	r0, #0
 80125a8:	d0c9      	beq.n	801253e <__sfvwrite_r+0x1be>
 80125aa:	e79c      	b.n	80124e6 <__sfvwrite_r+0x166>
 80125ac:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80125b0:	4553      	cmp	r3, sl
 80125b2:	bf28      	it	cs
 80125b4:	4653      	movcs	r3, sl
 80125b6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80125b8:	fb93 f3f1 	sdiv	r3, r3, r1
 80125bc:	463a      	mov	r2, r7
 80125be:	434b      	muls	r3, r1
 80125c0:	4630      	mov	r0, r6
 80125c2:	69e1      	ldr	r1, [r4, #28]
 80125c4:	47a8      	blx	r5
 80125c6:	1e05      	subs	r5, r0, #0
 80125c8:	dcb9      	bgt.n	801253e <__sfvwrite_r+0x1be>
 80125ca:	e78c      	b.n	80124e6 <__sfvwrite_r+0x166>
 80125cc:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80125d0:	2000      	movs	r0, #0
 80125d2:	f108 0808 	add.w	r8, r8, #8
 80125d6:	e6f2      	b.n	80123be <__sfvwrite_r+0x3e>
 80125d8:	f10b 0701 	add.w	r7, fp, #1
 80125dc:	e6ff      	b.n	80123de <__sfvwrite_r+0x5e>
 80125de:	4293      	cmp	r3, r2
 80125e0:	dc08      	bgt.n	80125f4 <__sfvwrite_r+0x274>
 80125e2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80125e4:	69e1      	ldr	r1, [r4, #28]
 80125e6:	4652      	mov	r2, sl
 80125e8:	4630      	mov	r0, r6
 80125ea:	47a8      	blx	r5
 80125ec:	1e05      	subs	r5, r0, #0
 80125ee:	f73f af12 	bgt.w	8012416 <__sfvwrite_r+0x96>
 80125f2:	e778      	b.n	80124e6 <__sfvwrite_r+0x166>
 80125f4:	4651      	mov	r1, sl
 80125f6:	9201      	str	r2, [sp, #4]
 80125f8:	f000 f9f6 	bl	80129e8 <memmove>
 80125fc:	9a01      	ldr	r2, [sp, #4]
 80125fe:	68a3      	ldr	r3, [r4, #8]
 8012600:	1a9b      	subs	r3, r3, r2
 8012602:	60a3      	str	r3, [r4, #8]
 8012604:	6823      	ldr	r3, [r4, #0]
 8012606:	4413      	add	r3, r2
 8012608:	6023      	str	r3, [r4, #0]
 801260a:	4615      	mov	r5, r2
 801260c:	e703      	b.n	8012416 <__sfvwrite_r+0x96>
 801260e:	2001      	movs	r0, #1
 8012610:	e70a      	b.n	8012428 <__sfvwrite_r+0xa8>
 8012612:	bf00      	nop
 8012614:	7ffffc00 	.word	0x7ffffc00

08012618 <_fwalk_sglue>:
 8012618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801261c:	4607      	mov	r7, r0
 801261e:	4688      	mov	r8, r1
 8012620:	4614      	mov	r4, r2
 8012622:	2600      	movs	r6, #0
 8012624:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012628:	f1b9 0901 	subs.w	r9, r9, #1
 801262c:	d505      	bpl.n	801263a <_fwalk_sglue+0x22>
 801262e:	6824      	ldr	r4, [r4, #0]
 8012630:	2c00      	cmp	r4, #0
 8012632:	d1f7      	bne.n	8012624 <_fwalk_sglue+0xc>
 8012634:	4630      	mov	r0, r6
 8012636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801263a:	89ab      	ldrh	r3, [r5, #12]
 801263c:	2b01      	cmp	r3, #1
 801263e:	d907      	bls.n	8012650 <_fwalk_sglue+0x38>
 8012640:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012644:	3301      	adds	r3, #1
 8012646:	d003      	beq.n	8012650 <_fwalk_sglue+0x38>
 8012648:	4629      	mov	r1, r5
 801264a:	4638      	mov	r0, r7
 801264c:	47c0      	blx	r8
 801264e:	4306      	orrs	r6, r0
 8012650:	3568      	adds	r5, #104	@ 0x68
 8012652:	e7e9      	b.n	8012628 <_fwalk_sglue+0x10>

08012654 <snprintf>:
 8012654:	b40c      	push	{r2, r3}
 8012656:	b530      	push	{r4, r5, lr}
 8012658:	4b17      	ldr	r3, [pc, #92]	@ (80126b8 <snprintf+0x64>)
 801265a:	1e0c      	subs	r4, r1, #0
 801265c:	681d      	ldr	r5, [r3, #0]
 801265e:	b09d      	sub	sp, #116	@ 0x74
 8012660:	da08      	bge.n	8012674 <snprintf+0x20>
 8012662:	238b      	movs	r3, #139	@ 0x8b
 8012664:	602b      	str	r3, [r5, #0]
 8012666:	f04f 30ff 	mov.w	r0, #4294967295
 801266a:	b01d      	add	sp, #116	@ 0x74
 801266c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012670:	b002      	add	sp, #8
 8012672:	4770      	bx	lr
 8012674:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012678:	f8ad 3014 	strh.w	r3, [sp, #20]
 801267c:	bf14      	ite	ne
 801267e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012682:	4623      	moveq	r3, r4
 8012684:	9304      	str	r3, [sp, #16]
 8012686:	9307      	str	r3, [sp, #28]
 8012688:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801268c:	9002      	str	r0, [sp, #8]
 801268e:	9006      	str	r0, [sp, #24]
 8012690:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012694:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012696:	ab21      	add	r3, sp, #132	@ 0x84
 8012698:	a902      	add	r1, sp, #8
 801269a:	4628      	mov	r0, r5
 801269c:	9301      	str	r3, [sp, #4]
 801269e:	f002 f957 	bl	8014950 <_svfprintf_r>
 80126a2:	1c43      	adds	r3, r0, #1
 80126a4:	bfbc      	itt	lt
 80126a6:	238b      	movlt	r3, #139	@ 0x8b
 80126a8:	602b      	strlt	r3, [r5, #0]
 80126aa:	2c00      	cmp	r4, #0
 80126ac:	d0dd      	beq.n	801266a <snprintf+0x16>
 80126ae:	9b02      	ldr	r3, [sp, #8]
 80126b0:	2200      	movs	r2, #0
 80126b2:	701a      	strb	r2, [r3, #0]
 80126b4:	e7d9      	b.n	801266a <snprintf+0x16>
 80126b6:	bf00      	nop
 80126b8:	200003a0 	.word	0x200003a0

080126bc <__sread>:
 80126bc:	b510      	push	{r4, lr}
 80126be:	460c      	mov	r4, r1
 80126c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126c4:	f000 f9f2 	bl	8012aac <_read_r>
 80126c8:	2800      	cmp	r0, #0
 80126ca:	bfab      	itete	ge
 80126cc:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 80126ce:	89a3      	ldrhlt	r3, [r4, #12]
 80126d0:	181b      	addge	r3, r3, r0
 80126d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80126d6:	bfac      	ite	ge
 80126d8:	6523      	strge	r3, [r4, #80]	@ 0x50
 80126da:	81a3      	strhlt	r3, [r4, #12]
 80126dc:	bd10      	pop	{r4, pc}

080126de <__swrite>:
 80126de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126e2:	461f      	mov	r7, r3
 80126e4:	898b      	ldrh	r3, [r1, #12]
 80126e6:	05db      	lsls	r3, r3, #23
 80126e8:	4605      	mov	r5, r0
 80126ea:	460c      	mov	r4, r1
 80126ec:	4616      	mov	r6, r2
 80126ee:	d505      	bpl.n	80126fc <__swrite+0x1e>
 80126f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126f4:	2302      	movs	r3, #2
 80126f6:	2200      	movs	r2, #0
 80126f8:	f000 f9c6 	bl	8012a88 <_lseek_r>
 80126fc:	89a3      	ldrh	r3, [r4, #12]
 80126fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012702:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012706:	81a3      	strh	r3, [r4, #12]
 8012708:	4632      	mov	r2, r6
 801270a:	463b      	mov	r3, r7
 801270c:	4628      	mov	r0, r5
 801270e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012712:	f000 b9dd 	b.w	8012ad0 <_write_r>

08012716 <__sseek>:
 8012716:	b510      	push	{r4, lr}
 8012718:	460c      	mov	r4, r1
 801271a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801271e:	f000 f9b3 	bl	8012a88 <_lseek_r>
 8012722:	1c43      	adds	r3, r0, #1
 8012724:	89a3      	ldrh	r3, [r4, #12]
 8012726:	bf15      	itete	ne
 8012728:	6520      	strne	r0, [r4, #80]	@ 0x50
 801272a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801272e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012732:	81a3      	strheq	r3, [r4, #12]
 8012734:	bf18      	it	ne
 8012736:	81a3      	strhne	r3, [r4, #12]
 8012738:	bd10      	pop	{r4, pc}

0801273a <__sclose>:
 801273a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801273e:	f000 b993 	b.w	8012a68 <_close_r>

08012742 <_vsnprintf_r>:
 8012742:	b530      	push	{r4, r5, lr}
 8012744:	4614      	mov	r4, r2
 8012746:	2c00      	cmp	r4, #0
 8012748:	b09b      	sub	sp, #108	@ 0x6c
 801274a:	4605      	mov	r5, r0
 801274c:	461a      	mov	r2, r3
 801274e:	da05      	bge.n	801275c <_vsnprintf_r+0x1a>
 8012750:	238b      	movs	r3, #139	@ 0x8b
 8012752:	6003      	str	r3, [r0, #0]
 8012754:	f04f 30ff 	mov.w	r0, #4294967295
 8012758:	b01b      	add	sp, #108	@ 0x6c
 801275a:	bd30      	pop	{r4, r5, pc}
 801275c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012760:	f8ad 300c 	strh.w	r3, [sp, #12]
 8012764:	bf14      	ite	ne
 8012766:	f104 33ff 	addne.w	r3, r4, #4294967295
 801276a:	4623      	moveq	r3, r4
 801276c:	9302      	str	r3, [sp, #8]
 801276e:	9305      	str	r3, [sp, #20]
 8012770:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012774:	9100      	str	r1, [sp, #0]
 8012776:	9104      	str	r1, [sp, #16]
 8012778:	f8ad 300e 	strh.w	r3, [sp, #14]
 801277c:	4669      	mov	r1, sp
 801277e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012780:	f002 f8e6 	bl	8014950 <_svfprintf_r>
 8012784:	1c43      	adds	r3, r0, #1
 8012786:	bfbc      	itt	lt
 8012788:	238b      	movlt	r3, #139	@ 0x8b
 801278a:	602b      	strlt	r3, [r5, #0]
 801278c:	2c00      	cmp	r4, #0
 801278e:	d0e3      	beq.n	8012758 <_vsnprintf_r+0x16>
 8012790:	9b00      	ldr	r3, [sp, #0]
 8012792:	2200      	movs	r2, #0
 8012794:	701a      	strb	r2, [r3, #0]
 8012796:	e7df      	b.n	8012758 <_vsnprintf_r+0x16>

08012798 <vsnprintf>:
 8012798:	b507      	push	{r0, r1, r2, lr}
 801279a:	9300      	str	r3, [sp, #0]
 801279c:	4613      	mov	r3, r2
 801279e:	460a      	mov	r2, r1
 80127a0:	4601      	mov	r1, r0
 80127a2:	4803      	ldr	r0, [pc, #12]	@ (80127b0 <vsnprintf+0x18>)
 80127a4:	6800      	ldr	r0, [r0, #0]
 80127a6:	f7ff ffcc 	bl	8012742 <_vsnprintf_r>
 80127aa:	b003      	add	sp, #12
 80127ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80127b0:	200003a0 	.word	0x200003a0

080127b4 <__swbuf_r>:
 80127b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127b6:	460e      	mov	r6, r1
 80127b8:	4614      	mov	r4, r2
 80127ba:	4605      	mov	r5, r0
 80127bc:	b118      	cbz	r0, 80127c6 <__swbuf_r+0x12>
 80127be:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80127c0:	b90b      	cbnz	r3, 80127c6 <__swbuf_r+0x12>
 80127c2:	f7ff fdc5 	bl	8012350 <__sinit>
 80127c6:	69a3      	ldr	r3, [r4, #24]
 80127c8:	60a3      	str	r3, [r4, #8]
 80127ca:	89a3      	ldrh	r3, [r4, #12]
 80127cc:	0719      	lsls	r1, r3, #28
 80127ce:	d501      	bpl.n	80127d4 <__swbuf_r+0x20>
 80127d0:	6923      	ldr	r3, [r4, #16]
 80127d2:	b943      	cbnz	r3, 80127e6 <__swbuf_r+0x32>
 80127d4:	4621      	mov	r1, r4
 80127d6:	4628      	mov	r0, r5
 80127d8:	f000 f836 	bl	8012848 <__swsetup_r>
 80127dc:	b118      	cbz	r0, 80127e6 <__swbuf_r+0x32>
 80127de:	f04f 37ff 	mov.w	r7, #4294967295
 80127e2:	4638      	mov	r0, r7
 80127e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127ea:	b2f6      	uxtb	r6, r6
 80127ec:	049a      	lsls	r2, r3, #18
 80127ee:	4637      	mov	r7, r6
 80127f0:	d406      	bmi.n	8012800 <__swbuf_r+0x4c>
 80127f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80127f6:	81a3      	strh	r3, [r4, #12]
 80127f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80127fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80127fe:	6663      	str	r3, [r4, #100]	@ 0x64
 8012800:	6823      	ldr	r3, [r4, #0]
 8012802:	6922      	ldr	r2, [r4, #16]
 8012804:	1a98      	subs	r0, r3, r2
 8012806:	6963      	ldr	r3, [r4, #20]
 8012808:	4283      	cmp	r3, r0
 801280a:	dc05      	bgt.n	8012818 <__swbuf_r+0x64>
 801280c:	4621      	mov	r1, r4
 801280e:	4628      	mov	r0, r5
 8012810:	f7ff fcec 	bl	80121ec <_fflush_r>
 8012814:	2800      	cmp	r0, #0
 8012816:	d1e2      	bne.n	80127de <__swbuf_r+0x2a>
 8012818:	68a3      	ldr	r3, [r4, #8]
 801281a:	3b01      	subs	r3, #1
 801281c:	60a3      	str	r3, [r4, #8]
 801281e:	6823      	ldr	r3, [r4, #0]
 8012820:	1c5a      	adds	r2, r3, #1
 8012822:	6022      	str	r2, [r4, #0]
 8012824:	701e      	strb	r6, [r3, #0]
 8012826:	6962      	ldr	r2, [r4, #20]
 8012828:	1c43      	adds	r3, r0, #1
 801282a:	429a      	cmp	r2, r3
 801282c:	d004      	beq.n	8012838 <__swbuf_r+0x84>
 801282e:	89a3      	ldrh	r3, [r4, #12]
 8012830:	07db      	lsls	r3, r3, #31
 8012832:	d5d6      	bpl.n	80127e2 <__swbuf_r+0x2e>
 8012834:	2e0a      	cmp	r6, #10
 8012836:	d1d4      	bne.n	80127e2 <__swbuf_r+0x2e>
 8012838:	4621      	mov	r1, r4
 801283a:	4628      	mov	r0, r5
 801283c:	f7ff fcd6 	bl	80121ec <_fflush_r>
 8012840:	2800      	cmp	r0, #0
 8012842:	d0ce      	beq.n	80127e2 <__swbuf_r+0x2e>
 8012844:	e7cb      	b.n	80127de <__swbuf_r+0x2a>
	...

08012848 <__swsetup_r>:
 8012848:	b538      	push	{r3, r4, r5, lr}
 801284a:	4b29      	ldr	r3, [pc, #164]	@ (80128f0 <__swsetup_r+0xa8>)
 801284c:	4605      	mov	r5, r0
 801284e:	6818      	ldr	r0, [r3, #0]
 8012850:	460c      	mov	r4, r1
 8012852:	b118      	cbz	r0, 801285c <__swsetup_r+0x14>
 8012854:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8012856:	b90b      	cbnz	r3, 801285c <__swsetup_r+0x14>
 8012858:	f7ff fd7a 	bl	8012350 <__sinit>
 801285c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012860:	0719      	lsls	r1, r3, #28
 8012862:	d422      	bmi.n	80128aa <__swsetup_r+0x62>
 8012864:	06da      	lsls	r2, r3, #27
 8012866:	d407      	bmi.n	8012878 <__swsetup_r+0x30>
 8012868:	2209      	movs	r2, #9
 801286a:	602a      	str	r2, [r5, #0]
 801286c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012870:	81a3      	strh	r3, [r4, #12]
 8012872:	f04f 30ff 	mov.w	r0, #4294967295
 8012876:	e033      	b.n	80128e0 <__swsetup_r+0x98>
 8012878:	0758      	lsls	r0, r3, #29
 801287a:	d512      	bpl.n	80128a2 <__swsetup_r+0x5a>
 801287c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801287e:	b141      	cbz	r1, 8012892 <__swsetup_r+0x4a>
 8012880:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8012884:	4299      	cmp	r1, r3
 8012886:	d002      	beq.n	801288e <__swsetup_r+0x46>
 8012888:	4628      	mov	r0, r5
 801288a:	f001 f847 	bl	801391c <_free_r>
 801288e:	2300      	movs	r3, #0
 8012890:	6323      	str	r3, [r4, #48]	@ 0x30
 8012892:	89a3      	ldrh	r3, [r4, #12]
 8012894:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012898:	81a3      	strh	r3, [r4, #12]
 801289a:	2300      	movs	r3, #0
 801289c:	6063      	str	r3, [r4, #4]
 801289e:	6923      	ldr	r3, [r4, #16]
 80128a0:	6023      	str	r3, [r4, #0]
 80128a2:	89a3      	ldrh	r3, [r4, #12]
 80128a4:	f043 0308 	orr.w	r3, r3, #8
 80128a8:	81a3      	strh	r3, [r4, #12]
 80128aa:	6923      	ldr	r3, [r4, #16]
 80128ac:	b94b      	cbnz	r3, 80128c2 <__swsetup_r+0x7a>
 80128ae:	89a3      	ldrh	r3, [r4, #12]
 80128b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80128b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80128b8:	d003      	beq.n	80128c2 <__swsetup_r+0x7a>
 80128ba:	4621      	mov	r1, r4
 80128bc:	4628      	mov	r0, r5
 80128be:	f003 faa2 	bl	8015e06 <__smakebuf_r>
 80128c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80128c6:	f013 0201 	ands.w	r2, r3, #1
 80128ca:	d00a      	beq.n	80128e2 <__swsetup_r+0x9a>
 80128cc:	2200      	movs	r2, #0
 80128ce:	60a2      	str	r2, [r4, #8]
 80128d0:	6962      	ldr	r2, [r4, #20]
 80128d2:	4252      	negs	r2, r2
 80128d4:	61a2      	str	r2, [r4, #24]
 80128d6:	6922      	ldr	r2, [r4, #16]
 80128d8:	b942      	cbnz	r2, 80128ec <__swsetup_r+0xa4>
 80128da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80128de:	d1c5      	bne.n	801286c <__swsetup_r+0x24>
 80128e0:	bd38      	pop	{r3, r4, r5, pc}
 80128e2:	0799      	lsls	r1, r3, #30
 80128e4:	bf58      	it	pl
 80128e6:	6962      	ldrpl	r2, [r4, #20]
 80128e8:	60a2      	str	r2, [r4, #8]
 80128ea:	e7f4      	b.n	80128d6 <__swsetup_r+0x8e>
 80128ec:	2000      	movs	r0, #0
 80128ee:	e7f7      	b.n	80128e0 <__swsetup_r+0x98>
 80128f0:	200003a0 	.word	0x200003a0

080128f4 <__fputwc>:
 80128f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80128f8:	4680      	mov	r8, r0
 80128fa:	460f      	mov	r7, r1
 80128fc:	4614      	mov	r4, r2
 80128fe:	f000 f8a9 	bl	8012a54 <__locale_mb_cur_max>
 8012902:	2801      	cmp	r0, #1
 8012904:	4605      	mov	r5, r0
 8012906:	d11b      	bne.n	8012940 <__fputwc+0x4c>
 8012908:	1e7b      	subs	r3, r7, #1
 801290a:	2bfe      	cmp	r3, #254	@ 0xfe
 801290c:	d818      	bhi.n	8012940 <__fputwc+0x4c>
 801290e:	f88d 7004 	strb.w	r7, [sp, #4]
 8012912:	2600      	movs	r6, #0
 8012914:	f10d 0904 	add.w	r9, sp, #4
 8012918:	42ae      	cmp	r6, r5
 801291a:	d021      	beq.n	8012960 <__fputwc+0x6c>
 801291c:	68a3      	ldr	r3, [r4, #8]
 801291e:	f816 1009 	ldrb.w	r1, [r6, r9]
 8012922:	3b01      	subs	r3, #1
 8012924:	2b00      	cmp	r3, #0
 8012926:	60a3      	str	r3, [r4, #8]
 8012928:	da04      	bge.n	8012934 <__fputwc+0x40>
 801292a:	69a2      	ldr	r2, [r4, #24]
 801292c:	4293      	cmp	r3, r2
 801292e:	db1b      	blt.n	8012968 <__fputwc+0x74>
 8012930:	290a      	cmp	r1, #10
 8012932:	d019      	beq.n	8012968 <__fputwc+0x74>
 8012934:	6823      	ldr	r3, [r4, #0]
 8012936:	1c5a      	adds	r2, r3, #1
 8012938:	6022      	str	r2, [r4, #0]
 801293a:	7019      	strb	r1, [r3, #0]
 801293c:	3601      	adds	r6, #1
 801293e:	e7eb      	b.n	8012918 <__fputwc+0x24>
 8012940:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8012944:	463a      	mov	r2, r7
 8012946:	a901      	add	r1, sp, #4
 8012948:	4640      	mov	r0, r8
 801294a:	f001 ffe9 	bl	8014920 <_wcrtomb_r>
 801294e:	1c43      	adds	r3, r0, #1
 8012950:	4605      	mov	r5, r0
 8012952:	d1de      	bne.n	8012912 <__fputwc+0x1e>
 8012954:	89a3      	ldrh	r3, [r4, #12]
 8012956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801295a:	81a3      	strh	r3, [r4, #12]
 801295c:	f04f 37ff 	mov.w	r7, #4294967295
 8012960:	4638      	mov	r0, r7
 8012962:	b003      	add	sp, #12
 8012964:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012968:	4622      	mov	r2, r4
 801296a:	4640      	mov	r0, r8
 801296c:	f7ff ff22 	bl	80127b4 <__swbuf_r>
 8012970:	3001      	adds	r0, #1
 8012972:	d1e3      	bne.n	801293c <__fputwc+0x48>
 8012974:	e7f2      	b.n	801295c <__fputwc+0x68>

08012976 <_fputwc_r>:
 8012976:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8012978:	07db      	lsls	r3, r3, #31
 801297a:	b570      	push	{r4, r5, r6, lr}
 801297c:	4605      	mov	r5, r0
 801297e:	460e      	mov	r6, r1
 8012980:	4614      	mov	r4, r2
 8012982:	d405      	bmi.n	8012990 <_fputwc_r+0x1a>
 8012984:	8993      	ldrh	r3, [r2, #12]
 8012986:	0598      	lsls	r0, r3, #22
 8012988:	d402      	bmi.n	8012990 <_fputwc_r+0x1a>
 801298a:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 801298c:	f000 f8de 	bl	8012b4c <__retarget_lock_acquire_recursive>
 8012990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012994:	0499      	lsls	r1, r3, #18
 8012996:	d406      	bmi.n	80129a6 <_fputwc_r+0x30>
 8012998:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801299c:	81a3      	strh	r3, [r4, #12]
 801299e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80129a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80129a4:	6663      	str	r3, [r4, #100]	@ 0x64
 80129a6:	4622      	mov	r2, r4
 80129a8:	4628      	mov	r0, r5
 80129aa:	4631      	mov	r1, r6
 80129ac:	f7ff ffa2 	bl	80128f4 <__fputwc>
 80129b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80129b2:	07da      	lsls	r2, r3, #31
 80129b4:	4605      	mov	r5, r0
 80129b6:	d405      	bmi.n	80129c4 <_fputwc_r+0x4e>
 80129b8:	89a3      	ldrh	r3, [r4, #12]
 80129ba:	059b      	lsls	r3, r3, #22
 80129bc:	d402      	bmi.n	80129c4 <_fputwc_r+0x4e>
 80129be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80129c0:	f000 f8c5 	bl	8012b4e <__retarget_lock_release_recursive>
 80129c4:	4628      	mov	r0, r5
 80129c6:	bd70      	pop	{r4, r5, r6, pc}

080129c8 <memcmp>:
 80129c8:	b510      	push	{r4, lr}
 80129ca:	3901      	subs	r1, #1
 80129cc:	4402      	add	r2, r0
 80129ce:	4290      	cmp	r0, r2
 80129d0:	d101      	bne.n	80129d6 <memcmp+0xe>
 80129d2:	2000      	movs	r0, #0
 80129d4:	e005      	b.n	80129e2 <memcmp+0x1a>
 80129d6:	7803      	ldrb	r3, [r0, #0]
 80129d8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80129dc:	42a3      	cmp	r3, r4
 80129de:	d001      	beq.n	80129e4 <memcmp+0x1c>
 80129e0:	1b18      	subs	r0, r3, r4
 80129e2:	bd10      	pop	{r4, pc}
 80129e4:	3001      	adds	r0, #1
 80129e6:	e7f2      	b.n	80129ce <memcmp+0x6>

080129e8 <memmove>:
 80129e8:	4288      	cmp	r0, r1
 80129ea:	b510      	push	{r4, lr}
 80129ec:	eb01 0402 	add.w	r4, r1, r2
 80129f0:	d902      	bls.n	80129f8 <memmove+0x10>
 80129f2:	4284      	cmp	r4, r0
 80129f4:	4623      	mov	r3, r4
 80129f6:	d807      	bhi.n	8012a08 <memmove+0x20>
 80129f8:	1e43      	subs	r3, r0, #1
 80129fa:	42a1      	cmp	r1, r4
 80129fc:	d008      	beq.n	8012a10 <memmove+0x28>
 80129fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012a02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012a06:	e7f8      	b.n	80129fa <memmove+0x12>
 8012a08:	4402      	add	r2, r0
 8012a0a:	4601      	mov	r1, r0
 8012a0c:	428a      	cmp	r2, r1
 8012a0e:	d100      	bne.n	8012a12 <memmove+0x2a>
 8012a10:	bd10      	pop	{r4, pc}
 8012a12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012a16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012a1a:	e7f7      	b.n	8012a0c <memmove+0x24>

08012a1c <memset>:
 8012a1c:	4402      	add	r2, r0
 8012a1e:	4603      	mov	r3, r0
 8012a20:	4293      	cmp	r3, r2
 8012a22:	d100      	bne.n	8012a26 <memset+0xa>
 8012a24:	4770      	bx	lr
 8012a26:	f803 1b01 	strb.w	r1, [r3], #1
 8012a2a:	e7f9      	b.n	8012a20 <memset+0x4>

08012a2c <strncpy>:
 8012a2c:	b510      	push	{r4, lr}
 8012a2e:	3901      	subs	r1, #1
 8012a30:	4603      	mov	r3, r0
 8012a32:	b132      	cbz	r2, 8012a42 <strncpy+0x16>
 8012a34:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012a38:	f803 4b01 	strb.w	r4, [r3], #1
 8012a3c:	3a01      	subs	r2, #1
 8012a3e:	2c00      	cmp	r4, #0
 8012a40:	d1f7      	bne.n	8012a32 <strncpy+0x6>
 8012a42:	441a      	add	r2, r3
 8012a44:	2100      	movs	r1, #0
 8012a46:	4293      	cmp	r3, r2
 8012a48:	d100      	bne.n	8012a4c <strncpy+0x20>
 8012a4a:	bd10      	pop	{r4, pc}
 8012a4c:	f803 1b01 	strb.w	r1, [r3], #1
 8012a50:	e7f9      	b.n	8012a46 <strncpy+0x1a>
	...

08012a54 <__locale_mb_cur_max>:
 8012a54:	4b01      	ldr	r3, [pc, #4]	@ (8012a5c <__locale_mb_cur_max+0x8>)
 8012a56:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8012a5a:	4770      	bx	lr
 8012a5c:	20000234 	.word	0x20000234

08012a60 <_localeconv_r>:
 8012a60:	4800      	ldr	r0, [pc, #0]	@ (8012a64 <_localeconv_r+0x4>)
 8012a62:	4770      	bx	lr
 8012a64:	20000324 	.word	0x20000324

08012a68 <_close_r>:
 8012a68:	b538      	push	{r3, r4, r5, lr}
 8012a6a:	4d06      	ldr	r5, [pc, #24]	@ (8012a84 <_close_r+0x1c>)
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	4604      	mov	r4, r0
 8012a70:	4608      	mov	r0, r1
 8012a72:	602b      	str	r3, [r5, #0]
 8012a74:	f7ef fcd8 	bl	8002428 <_close>
 8012a78:	1c43      	adds	r3, r0, #1
 8012a7a:	d102      	bne.n	8012a82 <_close_r+0x1a>
 8012a7c:	682b      	ldr	r3, [r5, #0]
 8012a7e:	b103      	cbz	r3, 8012a82 <_close_r+0x1a>
 8012a80:	6023      	str	r3, [r4, #0]
 8012a82:	bd38      	pop	{r3, r4, r5, pc}
 8012a84:	200016b8 	.word	0x200016b8

08012a88 <_lseek_r>:
 8012a88:	b538      	push	{r3, r4, r5, lr}
 8012a8a:	4d07      	ldr	r5, [pc, #28]	@ (8012aa8 <_lseek_r+0x20>)
 8012a8c:	4604      	mov	r4, r0
 8012a8e:	4608      	mov	r0, r1
 8012a90:	4611      	mov	r1, r2
 8012a92:	2200      	movs	r2, #0
 8012a94:	602a      	str	r2, [r5, #0]
 8012a96:	461a      	mov	r2, r3
 8012a98:	f7ef fced 	bl	8002476 <_lseek>
 8012a9c:	1c43      	adds	r3, r0, #1
 8012a9e:	d102      	bne.n	8012aa6 <_lseek_r+0x1e>
 8012aa0:	682b      	ldr	r3, [r5, #0]
 8012aa2:	b103      	cbz	r3, 8012aa6 <_lseek_r+0x1e>
 8012aa4:	6023      	str	r3, [r4, #0]
 8012aa6:	bd38      	pop	{r3, r4, r5, pc}
 8012aa8:	200016b8 	.word	0x200016b8

08012aac <_read_r>:
 8012aac:	b538      	push	{r3, r4, r5, lr}
 8012aae:	4d07      	ldr	r5, [pc, #28]	@ (8012acc <_read_r+0x20>)
 8012ab0:	4604      	mov	r4, r0
 8012ab2:	4608      	mov	r0, r1
 8012ab4:	4611      	mov	r1, r2
 8012ab6:	2200      	movs	r2, #0
 8012ab8:	602a      	str	r2, [r5, #0]
 8012aba:	461a      	mov	r2, r3
 8012abc:	f7ef fc97 	bl	80023ee <_read>
 8012ac0:	1c43      	adds	r3, r0, #1
 8012ac2:	d102      	bne.n	8012aca <_read_r+0x1e>
 8012ac4:	682b      	ldr	r3, [r5, #0]
 8012ac6:	b103      	cbz	r3, 8012aca <_read_r+0x1e>
 8012ac8:	6023      	str	r3, [r4, #0]
 8012aca:	bd38      	pop	{r3, r4, r5, pc}
 8012acc:	200016b8 	.word	0x200016b8

08012ad0 <_write_r>:
 8012ad0:	b538      	push	{r3, r4, r5, lr}
 8012ad2:	4d07      	ldr	r5, [pc, #28]	@ (8012af0 <_write_r+0x20>)
 8012ad4:	4604      	mov	r4, r0
 8012ad6:	4608      	mov	r0, r1
 8012ad8:	4611      	mov	r1, r2
 8012ada:	2200      	movs	r2, #0
 8012adc:	602a      	str	r2, [r5, #0]
 8012ade:	461a      	mov	r2, r3
 8012ae0:	f7ee fc32 	bl	8001348 <_write>
 8012ae4:	1c43      	adds	r3, r0, #1
 8012ae6:	d102      	bne.n	8012aee <_write_r+0x1e>
 8012ae8:	682b      	ldr	r3, [r5, #0]
 8012aea:	b103      	cbz	r3, 8012aee <_write_r+0x1e>
 8012aec:	6023      	str	r3, [r4, #0]
 8012aee:	bd38      	pop	{r3, r4, r5, pc}
 8012af0:	200016b8 	.word	0x200016b8

08012af4 <__errno>:
 8012af4:	4b01      	ldr	r3, [pc, #4]	@ (8012afc <__errno+0x8>)
 8012af6:	6818      	ldr	r0, [r3, #0]
 8012af8:	4770      	bx	lr
 8012afa:	bf00      	nop
 8012afc:	200003a0 	.word	0x200003a0

08012b00 <__libc_init_array>:
 8012b00:	b570      	push	{r4, r5, r6, lr}
 8012b02:	4d0d      	ldr	r5, [pc, #52]	@ (8012b38 <__libc_init_array+0x38>)
 8012b04:	4c0d      	ldr	r4, [pc, #52]	@ (8012b3c <__libc_init_array+0x3c>)
 8012b06:	1b64      	subs	r4, r4, r5
 8012b08:	10a4      	asrs	r4, r4, #2
 8012b0a:	2600      	movs	r6, #0
 8012b0c:	42a6      	cmp	r6, r4
 8012b0e:	d109      	bne.n	8012b24 <__libc_init_array+0x24>
 8012b10:	4d0b      	ldr	r5, [pc, #44]	@ (8012b40 <__libc_init_array+0x40>)
 8012b12:	4c0c      	ldr	r4, [pc, #48]	@ (8012b44 <__libc_init_array+0x44>)
 8012b14:	f004 f8dc 	bl	8016cd0 <_init>
 8012b18:	1b64      	subs	r4, r4, r5
 8012b1a:	10a4      	asrs	r4, r4, #2
 8012b1c:	2600      	movs	r6, #0
 8012b1e:	42a6      	cmp	r6, r4
 8012b20:	d105      	bne.n	8012b2e <__libc_init_array+0x2e>
 8012b22:	bd70      	pop	{r4, r5, r6, pc}
 8012b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8012b28:	4798      	blx	r3
 8012b2a:	3601      	adds	r6, #1
 8012b2c:	e7ee      	b.n	8012b0c <__libc_init_array+0xc>
 8012b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012b32:	4798      	blx	r3
 8012b34:	3601      	adds	r6, #1
 8012b36:	e7f2      	b.n	8012b1e <__libc_init_array+0x1e>
 8012b38:	0801c374 	.word	0x0801c374
 8012b3c:	0801c374 	.word	0x0801c374
 8012b40:	0801c374 	.word	0x0801c374
 8012b44:	0801c37c 	.word	0x0801c37c

08012b48 <__retarget_lock_init_recursive>:
 8012b48:	4770      	bx	lr

08012b4a <__retarget_lock_close_recursive>:
 8012b4a:	4770      	bx	lr

08012b4c <__retarget_lock_acquire_recursive>:
 8012b4c:	4770      	bx	lr

08012b4e <__retarget_lock_release_recursive>:
 8012b4e:	4770      	bx	lr

08012b50 <memcpy>:
 8012b50:	440a      	add	r2, r1
 8012b52:	4291      	cmp	r1, r2
 8012b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8012b58:	d100      	bne.n	8012b5c <memcpy+0xc>
 8012b5a:	4770      	bx	lr
 8012b5c:	b510      	push	{r4, lr}
 8012b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012b62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012b66:	4291      	cmp	r1, r2
 8012b68:	d1f9      	bne.n	8012b5e <memcpy+0xe>
 8012b6a:	bd10      	pop	{r4, pc}

08012b6c <frexp>:
 8012b6c:	b570      	push	{r4, r5, r6, lr}
 8012b6e:	2100      	movs	r1, #0
 8012b70:	ec55 4b10 	vmov	r4, r5, d0
 8012b74:	6001      	str	r1, [r0, #0]
 8012b76:	4915      	ldr	r1, [pc, #84]	@ (8012bcc <frexp+0x60>)
 8012b78:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8012b7c:	428a      	cmp	r2, r1
 8012b7e:	4606      	mov	r6, r0
 8012b80:	462b      	mov	r3, r5
 8012b82:	d820      	bhi.n	8012bc6 <frexp+0x5a>
 8012b84:	4621      	mov	r1, r4
 8012b86:	4311      	orrs	r1, r2
 8012b88:	d01d      	beq.n	8012bc6 <frexp+0x5a>
 8012b8a:	4911      	ldr	r1, [pc, #68]	@ (8012bd0 <frexp+0x64>)
 8012b8c:	4029      	ands	r1, r5
 8012b8e:	b961      	cbnz	r1, 8012baa <frexp+0x3e>
 8012b90:	4b10      	ldr	r3, [pc, #64]	@ (8012bd4 <frexp+0x68>)
 8012b92:	2200      	movs	r2, #0
 8012b94:	4620      	mov	r0, r4
 8012b96:	4629      	mov	r1, r5
 8012b98:	f7ed fd4e 	bl	8000638 <__aeabi_dmul>
 8012b9c:	460b      	mov	r3, r1
 8012b9e:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8012ba2:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8012ba6:	4604      	mov	r4, r0
 8012ba8:	6031      	str	r1, [r6, #0]
 8012baa:	6831      	ldr	r1, [r6, #0]
 8012bac:	1512      	asrs	r2, r2, #20
 8012bae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012bb2:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 8012bb6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012bba:	4411      	add	r1, r2
 8012bbc:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8012bc0:	6031      	str	r1, [r6, #0]
 8012bc2:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 8012bc6:	ec45 4b10 	vmov	d0, r4, r5
 8012bca:	bd70      	pop	{r4, r5, r6, pc}
 8012bcc:	7fefffff 	.word	0x7fefffff
 8012bd0:	7ff00000 	.word	0x7ff00000
 8012bd4:	43500000 	.word	0x43500000

08012bd8 <register_fini>:
 8012bd8:	4b02      	ldr	r3, [pc, #8]	@ (8012be4 <register_fini+0xc>)
 8012bda:	b113      	cbz	r3, 8012be2 <register_fini+0xa>
 8012bdc:	4802      	ldr	r0, [pc, #8]	@ (8012be8 <register_fini+0x10>)
 8012bde:	f000 b80c 	b.w	8012bfa <atexit>
 8012be2:	4770      	bx	lr
 8012be4:	00000000 	.word	0x00000000
 8012be8:	08015f6d 	.word	0x08015f6d

08012bec <abort>:
 8012bec:	b508      	push	{r3, lr}
 8012bee:	2006      	movs	r0, #6
 8012bf0:	f003 f96e 	bl	8015ed0 <raise>
 8012bf4:	2001      	movs	r0, #1
 8012bf6:	f7ef fbef 	bl	80023d8 <_exit>

08012bfa <atexit>:
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	4601      	mov	r1, r0
 8012bfe:	461a      	mov	r2, r3
 8012c00:	4618      	mov	r0, r3
 8012c02:	f003 b9d3 	b.w	8015fac <__register_exitproc>

08012c06 <quorem>:
 8012c06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c0a:	6903      	ldr	r3, [r0, #16]
 8012c0c:	690c      	ldr	r4, [r1, #16]
 8012c0e:	42a3      	cmp	r3, r4
 8012c10:	4607      	mov	r7, r0
 8012c12:	db7e      	blt.n	8012d12 <quorem+0x10c>
 8012c14:	3c01      	subs	r4, #1
 8012c16:	f101 0814 	add.w	r8, r1, #20
 8012c1a:	00a3      	lsls	r3, r4, #2
 8012c1c:	f100 0514 	add.w	r5, r0, #20
 8012c20:	9300      	str	r3, [sp, #0]
 8012c22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012c26:	9301      	str	r3, [sp, #4]
 8012c28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012c2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012c30:	3301      	adds	r3, #1
 8012c32:	429a      	cmp	r2, r3
 8012c34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012c38:	fbb2 f6f3 	udiv	r6, r2, r3
 8012c3c:	d32e      	bcc.n	8012c9c <quorem+0x96>
 8012c3e:	f04f 0a00 	mov.w	sl, #0
 8012c42:	46c4      	mov	ip, r8
 8012c44:	46ae      	mov	lr, r5
 8012c46:	46d3      	mov	fp, sl
 8012c48:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012c4c:	b298      	uxth	r0, r3
 8012c4e:	fb06 a000 	mla	r0, r6, r0, sl
 8012c52:	0c02      	lsrs	r2, r0, #16
 8012c54:	0c1b      	lsrs	r3, r3, #16
 8012c56:	fb06 2303 	mla	r3, r6, r3, r2
 8012c5a:	f8de 2000 	ldr.w	r2, [lr]
 8012c5e:	b280      	uxth	r0, r0
 8012c60:	b292      	uxth	r2, r2
 8012c62:	1a12      	subs	r2, r2, r0
 8012c64:	445a      	add	r2, fp
 8012c66:	f8de 0000 	ldr.w	r0, [lr]
 8012c6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012c6e:	b29b      	uxth	r3, r3
 8012c70:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012c74:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012c78:	b292      	uxth	r2, r2
 8012c7a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012c7e:	45e1      	cmp	r9, ip
 8012c80:	f84e 2b04 	str.w	r2, [lr], #4
 8012c84:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012c88:	d2de      	bcs.n	8012c48 <quorem+0x42>
 8012c8a:	9b00      	ldr	r3, [sp, #0]
 8012c8c:	58eb      	ldr	r3, [r5, r3]
 8012c8e:	b92b      	cbnz	r3, 8012c9c <quorem+0x96>
 8012c90:	9b01      	ldr	r3, [sp, #4]
 8012c92:	3b04      	subs	r3, #4
 8012c94:	429d      	cmp	r5, r3
 8012c96:	461a      	mov	r2, r3
 8012c98:	d32f      	bcc.n	8012cfa <quorem+0xf4>
 8012c9a:	613c      	str	r4, [r7, #16]
 8012c9c:	4638      	mov	r0, r7
 8012c9e:	f001 fb81 	bl	80143a4 <__mcmp>
 8012ca2:	2800      	cmp	r0, #0
 8012ca4:	db25      	blt.n	8012cf2 <quorem+0xec>
 8012ca6:	4629      	mov	r1, r5
 8012ca8:	2000      	movs	r0, #0
 8012caa:	f858 2b04 	ldr.w	r2, [r8], #4
 8012cae:	f8d1 c000 	ldr.w	ip, [r1]
 8012cb2:	fa1f fe82 	uxth.w	lr, r2
 8012cb6:	fa1f f38c 	uxth.w	r3, ip
 8012cba:	eba3 030e 	sub.w	r3, r3, lr
 8012cbe:	4403      	add	r3, r0
 8012cc0:	0c12      	lsrs	r2, r2, #16
 8012cc2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012cc6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012cca:	b29b      	uxth	r3, r3
 8012ccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012cd0:	45c1      	cmp	r9, r8
 8012cd2:	f841 3b04 	str.w	r3, [r1], #4
 8012cd6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012cda:	d2e6      	bcs.n	8012caa <quorem+0xa4>
 8012cdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ce0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012ce4:	b922      	cbnz	r2, 8012cf0 <quorem+0xea>
 8012ce6:	3b04      	subs	r3, #4
 8012ce8:	429d      	cmp	r5, r3
 8012cea:	461a      	mov	r2, r3
 8012cec:	d30b      	bcc.n	8012d06 <quorem+0x100>
 8012cee:	613c      	str	r4, [r7, #16]
 8012cf0:	3601      	adds	r6, #1
 8012cf2:	4630      	mov	r0, r6
 8012cf4:	b003      	add	sp, #12
 8012cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cfa:	6812      	ldr	r2, [r2, #0]
 8012cfc:	3b04      	subs	r3, #4
 8012cfe:	2a00      	cmp	r2, #0
 8012d00:	d1cb      	bne.n	8012c9a <quorem+0x94>
 8012d02:	3c01      	subs	r4, #1
 8012d04:	e7c6      	b.n	8012c94 <quorem+0x8e>
 8012d06:	6812      	ldr	r2, [r2, #0]
 8012d08:	3b04      	subs	r3, #4
 8012d0a:	2a00      	cmp	r2, #0
 8012d0c:	d1ef      	bne.n	8012cee <quorem+0xe8>
 8012d0e:	3c01      	subs	r4, #1
 8012d10:	e7ea      	b.n	8012ce8 <quorem+0xe2>
 8012d12:	2000      	movs	r0, #0
 8012d14:	e7ee      	b.n	8012cf4 <quorem+0xee>
	...

08012d18 <_dtoa_r>:
 8012d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d1c:	b099      	sub	sp, #100	@ 0x64
 8012d1e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012d22:	9109      	str	r1, [sp, #36]	@ 0x24
 8012d24:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8012d26:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012d28:	920e      	str	r2, [sp, #56]	@ 0x38
 8012d2a:	ec55 4b10 	vmov	r4, r5, d0
 8012d2e:	4683      	mov	fp, r0
 8012d30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012d32:	b149      	cbz	r1, 8012d48 <_dtoa_r+0x30>
 8012d34:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012d36:	604a      	str	r2, [r1, #4]
 8012d38:	2301      	movs	r3, #1
 8012d3a:	4093      	lsls	r3, r2
 8012d3c:	608b      	str	r3, [r1, #8]
 8012d3e:	f001 f92a 	bl	8013f96 <_Bfree>
 8012d42:	2300      	movs	r3, #0
 8012d44:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8012d48:	1e2b      	subs	r3, r5, #0
 8012d4a:	bfb9      	ittee	lt
 8012d4c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012d50:	9303      	strlt	r3, [sp, #12]
 8012d52:	2300      	movge	r3, #0
 8012d54:	6033      	strge	r3, [r6, #0]
 8012d56:	9f03      	ldr	r7, [sp, #12]
 8012d58:	4b97      	ldr	r3, [pc, #604]	@ (8012fb8 <_dtoa_r+0x2a0>)
 8012d5a:	bfbc      	itt	lt
 8012d5c:	2201      	movlt	r2, #1
 8012d5e:	6032      	strlt	r2, [r6, #0]
 8012d60:	43bb      	bics	r3, r7
 8012d62:	d114      	bne.n	8012d8e <_dtoa_r+0x76>
 8012d64:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012d66:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012d6a:	6013      	str	r3, [r2, #0]
 8012d6c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012d70:	4323      	orrs	r3, r4
 8012d72:	f000 854c 	beq.w	801380e <_dtoa_r+0xaf6>
 8012d76:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012d78:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8012fd0 <_dtoa_r+0x2b8>
 8012d7c:	b11b      	cbz	r3, 8012d86 <_dtoa_r+0x6e>
 8012d7e:	f10a 0303 	add.w	r3, sl, #3
 8012d82:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012d84:	6013      	str	r3, [r2, #0]
 8012d86:	4650      	mov	r0, sl
 8012d88:	b019      	add	sp, #100	@ 0x64
 8012d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012d92:	2200      	movs	r2, #0
 8012d94:	ec51 0b17 	vmov	r0, r1, d7
 8012d98:	2300      	movs	r3, #0
 8012d9a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012d9e:	f7ed feb3 	bl	8000b08 <__aeabi_dcmpeq>
 8012da2:	4680      	mov	r8, r0
 8012da4:	b150      	cbz	r0, 8012dbc <_dtoa_r+0xa4>
 8012da6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012da8:	2301      	movs	r3, #1
 8012daa:	6013      	str	r3, [r2, #0]
 8012dac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012dae:	b113      	cbz	r3, 8012db6 <_dtoa_r+0x9e>
 8012db0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012db2:	4b82      	ldr	r3, [pc, #520]	@ (8012fbc <_dtoa_r+0x2a4>)
 8012db4:	6013      	str	r3, [r2, #0]
 8012db6:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8012fd4 <_dtoa_r+0x2bc>
 8012dba:	e7e4      	b.n	8012d86 <_dtoa_r+0x6e>
 8012dbc:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012dc0:	aa16      	add	r2, sp, #88	@ 0x58
 8012dc2:	a917      	add	r1, sp, #92	@ 0x5c
 8012dc4:	4658      	mov	r0, fp
 8012dc6:	f001 fb9d 	bl	8014504 <__d2b>
 8012dca:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012dce:	4681      	mov	r9, r0
 8012dd0:	2e00      	cmp	r6, #0
 8012dd2:	d077      	beq.n	8012ec4 <_dtoa_r+0x1ac>
 8012dd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012dd6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012dda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012dde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012de2:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012de6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012dea:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012dee:	4619      	mov	r1, r3
 8012df0:	2200      	movs	r2, #0
 8012df2:	4b73      	ldr	r3, [pc, #460]	@ (8012fc0 <_dtoa_r+0x2a8>)
 8012df4:	f7ed fa68 	bl	80002c8 <__aeabi_dsub>
 8012df8:	a369      	add	r3, pc, #420	@ (adr r3, 8012fa0 <_dtoa_r+0x288>)
 8012dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dfe:	f7ed fc1b 	bl	8000638 <__aeabi_dmul>
 8012e02:	a369      	add	r3, pc, #420	@ (adr r3, 8012fa8 <_dtoa_r+0x290>)
 8012e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e08:	f7ed fa60 	bl	80002cc <__adddf3>
 8012e0c:	4604      	mov	r4, r0
 8012e0e:	4630      	mov	r0, r6
 8012e10:	460d      	mov	r5, r1
 8012e12:	f7ed fba7 	bl	8000564 <__aeabi_i2d>
 8012e16:	a366      	add	r3, pc, #408	@ (adr r3, 8012fb0 <_dtoa_r+0x298>)
 8012e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e1c:	f7ed fc0c 	bl	8000638 <__aeabi_dmul>
 8012e20:	4602      	mov	r2, r0
 8012e22:	460b      	mov	r3, r1
 8012e24:	4620      	mov	r0, r4
 8012e26:	4629      	mov	r1, r5
 8012e28:	f7ed fa50 	bl	80002cc <__adddf3>
 8012e2c:	4604      	mov	r4, r0
 8012e2e:	460d      	mov	r5, r1
 8012e30:	f7ed feb2 	bl	8000b98 <__aeabi_d2iz>
 8012e34:	2200      	movs	r2, #0
 8012e36:	4607      	mov	r7, r0
 8012e38:	2300      	movs	r3, #0
 8012e3a:	4620      	mov	r0, r4
 8012e3c:	4629      	mov	r1, r5
 8012e3e:	f7ed fe6d 	bl	8000b1c <__aeabi_dcmplt>
 8012e42:	b140      	cbz	r0, 8012e56 <_dtoa_r+0x13e>
 8012e44:	4638      	mov	r0, r7
 8012e46:	f7ed fb8d 	bl	8000564 <__aeabi_i2d>
 8012e4a:	4622      	mov	r2, r4
 8012e4c:	462b      	mov	r3, r5
 8012e4e:	f7ed fe5b 	bl	8000b08 <__aeabi_dcmpeq>
 8012e52:	b900      	cbnz	r0, 8012e56 <_dtoa_r+0x13e>
 8012e54:	3f01      	subs	r7, #1
 8012e56:	2f16      	cmp	r7, #22
 8012e58:	d851      	bhi.n	8012efe <_dtoa_r+0x1e6>
 8012e5a:	4b5a      	ldr	r3, [pc, #360]	@ (8012fc4 <_dtoa_r+0x2ac>)
 8012e5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012e68:	f7ed fe58 	bl	8000b1c <__aeabi_dcmplt>
 8012e6c:	2800      	cmp	r0, #0
 8012e6e:	d048      	beq.n	8012f02 <_dtoa_r+0x1ea>
 8012e70:	3f01      	subs	r7, #1
 8012e72:	2300      	movs	r3, #0
 8012e74:	9312      	str	r3, [sp, #72]	@ 0x48
 8012e76:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012e78:	1b9b      	subs	r3, r3, r6
 8012e7a:	1e5a      	subs	r2, r3, #1
 8012e7c:	bf44      	itt	mi
 8012e7e:	f1c3 0801 	rsbmi	r8, r3, #1
 8012e82:	2300      	movmi	r3, #0
 8012e84:	9208      	str	r2, [sp, #32]
 8012e86:	bf54      	ite	pl
 8012e88:	f04f 0800 	movpl.w	r8, #0
 8012e8c:	9308      	strmi	r3, [sp, #32]
 8012e8e:	2f00      	cmp	r7, #0
 8012e90:	db39      	blt.n	8012f06 <_dtoa_r+0x1ee>
 8012e92:	9b08      	ldr	r3, [sp, #32]
 8012e94:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012e96:	443b      	add	r3, r7
 8012e98:	9308      	str	r3, [sp, #32]
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8012e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ea0:	2b09      	cmp	r3, #9
 8012ea2:	d865      	bhi.n	8012f70 <_dtoa_r+0x258>
 8012ea4:	2b05      	cmp	r3, #5
 8012ea6:	bfc4      	itt	gt
 8012ea8:	3b04      	subgt	r3, #4
 8012eaa:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eae:	f1a3 0302 	sub.w	r3, r3, #2
 8012eb2:	bfcc      	ite	gt
 8012eb4:	2400      	movgt	r4, #0
 8012eb6:	2401      	movle	r4, #1
 8012eb8:	2b03      	cmp	r3, #3
 8012eba:	d864      	bhi.n	8012f86 <_dtoa_r+0x26e>
 8012ebc:	e8df f003 	tbb	[pc, r3]
 8012ec0:	5635372a 	.word	0x5635372a
 8012ec4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012ec8:	441e      	add	r6, r3
 8012eca:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012ece:	2b20      	cmp	r3, #32
 8012ed0:	bfc1      	itttt	gt
 8012ed2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012ed6:	409f      	lslgt	r7, r3
 8012ed8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012edc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012ee0:	bfd6      	itet	le
 8012ee2:	f1c3 0320 	rsble	r3, r3, #32
 8012ee6:	ea47 0003 	orrgt.w	r0, r7, r3
 8012eea:	fa04 f003 	lslle.w	r0, r4, r3
 8012eee:	f7ed fb29 	bl	8000544 <__aeabi_ui2d>
 8012ef2:	2201      	movs	r2, #1
 8012ef4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012ef8:	3e01      	subs	r6, #1
 8012efa:	9214      	str	r2, [sp, #80]	@ 0x50
 8012efc:	e777      	b.n	8012dee <_dtoa_r+0xd6>
 8012efe:	2301      	movs	r3, #1
 8012f00:	e7b8      	b.n	8012e74 <_dtoa_r+0x15c>
 8012f02:	9012      	str	r0, [sp, #72]	@ 0x48
 8012f04:	e7b7      	b.n	8012e76 <_dtoa_r+0x15e>
 8012f06:	427b      	negs	r3, r7
 8012f08:	930a      	str	r3, [sp, #40]	@ 0x28
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	eba8 0807 	sub.w	r8, r8, r7
 8012f10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012f12:	e7c4      	b.n	8012e9e <_dtoa_r+0x186>
 8012f14:	2300      	movs	r3, #0
 8012f16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012f18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	dc36      	bgt.n	8012f8c <_dtoa_r+0x274>
 8012f1e:	2301      	movs	r3, #1
 8012f20:	9300      	str	r3, [sp, #0]
 8012f22:	9307      	str	r3, [sp, #28]
 8012f24:	461a      	mov	r2, r3
 8012f26:	920e      	str	r2, [sp, #56]	@ 0x38
 8012f28:	e00b      	b.n	8012f42 <_dtoa_r+0x22a>
 8012f2a:	2301      	movs	r3, #1
 8012f2c:	e7f3      	b.n	8012f16 <_dtoa_r+0x1fe>
 8012f2e:	2300      	movs	r3, #0
 8012f30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f34:	18fb      	adds	r3, r7, r3
 8012f36:	9300      	str	r3, [sp, #0]
 8012f38:	3301      	adds	r3, #1
 8012f3a:	2b01      	cmp	r3, #1
 8012f3c:	9307      	str	r3, [sp, #28]
 8012f3e:	bfb8      	it	lt
 8012f40:	2301      	movlt	r3, #1
 8012f42:	2100      	movs	r1, #0
 8012f44:	2204      	movs	r2, #4
 8012f46:	f102 0014 	add.w	r0, r2, #20
 8012f4a:	4298      	cmp	r0, r3
 8012f4c:	d922      	bls.n	8012f94 <_dtoa_r+0x27c>
 8012f4e:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8012f52:	4658      	mov	r0, fp
 8012f54:	f000 fffa 	bl	8013f4c <_Balloc>
 8012f58:	4682      	mov	sl, r0
 8012f5a:	2800      	cmp	r0, #0
 8012f5c:	d13c      	bne.n	8012fd8 <_dtoa_r+0x2c0>
 8012f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8012fc8 <_dtoa_r+0x2b0>)
 8012f60:	4602      	mov	r2, r0
 8012f62:	f240 11af 	movw	r1, #431	@ 0x1af
 8012f66:	4819      	ldr	r0, [pc, #100]	@ (8012fcc <_dtoa_r+0x2b4>)
 8012f68:	f7fe fb8e 	bl	8011688 <__assert_func>
 8012f6c:	2301      	movs	r3, #1
 8012f6e:	e7df      	b.n	8012f30 <_dtoa_r+0x218>
 8012f70:	2401      	movs	r4, #1
 8012f72:	2300      	movs	r3, #0
 8012f74:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f76:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012f78:	f04f 33ff 	mov.w	r3, #4294967295
 8012f7c:	9300      	str	r3, [sp, #0]
 8012f7e:	9307      	str	r3, [sp, #28]
 8012f80:	2200      	movs	r2, #0
 8012f82:	2312      	movs	r3, #18
 8012f84:	e7cf      	b.n	8012f26 <_dtoa_r+0x20e>
 8012f86:	2301      	movs	r3, #1
 8012f88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012f8a:	e7f5      	b.n	8012f78 <_dtoa_r+0x260>
 8012f8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f8e:	9300      	str	r3, [sp, #0]
 8012f90:	9307      	str	r3, [sp, #28]
 8012f92:	e7d6      	b.n	8012f42 <_dtoa_r+0x22a>
 8012f94:	3101      	adds	r1, #1
 8012f96:	0052      	lsls	r2, r2, #1
 8012f98:	e7d5      	b.n	8012f46 <_dtoa_r+0x22e>
 8012f9a:	bf00      	nop
 8012f9c:	f3af 8000 	nop.w
 8012fa0:	636f4361 	.word	0x636f4361
 8012fa4:	3fd287a7 	.word	0x3fd287a7
 8012fa8:	8b60c8b3 	.word	0x8b60c8b3
 8012fac:	3fc68a28 	.word	0x3fc68a28
 8012fb0:	509f79fb 	.word	0x509f79fb
 8012fb4:	3fd34413 	.word	0x3fd34413
 8012fb8:	7ff00000 	.word	0x7ff00000
 8012fbc:	0801bca3 	.word	0x0801bca3
 8012fc0:	3ff80000 	.word	0x3ff80000
 8012fc4:	0801bda0 	.word	0x0801bda0
 8012fc8:	0801bca4 	.word	0x0801bca4
 8012fcc:	0801bcb5 	.word	0x0801bcb5
 8012fd0:	0801bc9e 	.word	0x0801bc9e
 8012fd4:	0801bca2 	.word	0x0801bca2
 8012fd8:	9b07      	ldr	r3, [sp, #28]
 8012fda:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8012fde:	2b0e      	cmp	r3, #14
 8012fe0:	f200 80a4 	bhi.w	801312c <_dtoa_r+0x414>
 8012fe4:	2c00      	cmp	r4, #0
 8012fe6:	f000 80a1 	beq.w	801312c <_dtoa_r+0x414>
 8012fea:	2f00      	cmp	r7, #0
 8012fec:	dd33      	ble.n	8013056 <_dtoa_r+0x33e>
 8012fee:	4bae      	ldr	r3, [pc, #696]	@ (80132a8 <_dtoa_r+0x590>)
 8012ff0:	f007 020f 	and.w	r2, r7, #15
 8012ff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012ff8:	ed93 7b00 	vldr	d7, [r3]
 8012ffc:	05f8      	lsls	r0, r7, #23
 8012ffe:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013002:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013006:	d516      	bpl.n	8013036 <_dtoa_r+0x31e>
 8013008:	4ba8      	ldr	r3, [pc, #672]	@ (80132ac <_dtoa_r+0x594>)
 801300a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801300e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013012:	f7ed fc3b 	bl	800088c <__aeabi_ddiv>
 8013016:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801301a:	f004 040f 	and.w	r4, r4, #15
 801301e:	2603      	movs	r6, #3
 8013020:	4da2      	ldr	r5, [pc, #648]	@ (80132ac <_dtoa_r+0x594>)
 8013022:	b954      	cbnz	r4, 801303a <_dtoa_r+0x322>
 8013024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013028:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801302c:	f7ed fc2e 	bl	800088c <__aeabi_ddiv>
 8013030:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013034:	e028      	b.n	8013088 <_dtoa_r+0x370>
 8013036:	2602      	movs	r6, #2
 8013038:	e7f2      	b.n	8013020 <_dtoa_r+0x308>
 801303a:	07e1      	lsls	r1, r4, #31
 801303c:	d508      	bpl.n	8013050 <_dtoa_r+0x338>
 801303e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013042:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013046:	f7ed faf7 	bl	8000638 <__aeabi_dmul>
 801304a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801304e:	3601      	adds	r6, #1
 8013050:	1064      	asrs	r4, r4, #1
 8013052:	3508      	adds	r5, #8
 8013054:	e7e5      	b.n	8013022 <_dtoa_r+0x30a>
 8013056:	f000 80d2 	beq.w	80131fe <_dtoa_r+0x4e6>
 801305a:	427c      	negs	r4, r7
 801305c:	4b92      	ldr	r3, [pc, #584]	@ (80132a8 <_dtoa_r+0x590>)
 801305e:	4d93      	ldr	r5, [pc, #588]	@ (80132ac <_dtoa_r+0x594>)
 8013060:	f004 020f 	and.w	r2, r4, #15
 8013064:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801306c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013070:	f7ed fae2 	bl	8000638 <__aeabi_dmul>
 8013074:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013078:	1124      	asrs	r4, r4, #4
 801307a:	2300      	movs	r3, #0
 801307c:	2602      	movs	r6, #2
 801307e:	2c00      	cmp	r4, #0
 8013080:	f040 80b2 	bne.w	80131e8 <_dtoa_r+0x4d0>
 8013084:	2b00      	cmp	r3, #0
 8013086:	d1d3      	bne.n	8013030 <_dtoa_r+0x318>
 8013088:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801308a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801308e:	2b00      	cmp	r3, #0
 8013090:	f000 80b7 	beq.w	8013202 <_dtoa_r+0x4ea>
 8013094:	4b86      	ldr	r3, [pc, #536]	@ (80132b0 <_dtoa_r+0x598>)
 8013096:	2200      	movs	r2, #0
 8013098:	4620      	mov	r0, r4
 801309a:	4629      	mov	r1, r5
 801309c:	f7ed fd3e 	bl	8000b1c <__aeabi_dcmplt>
 80130a0:	2800      	cmp	r0, #0
 80130a2:	f000 80ae 	beq.w	8013202 <_dtoa_r+0x4ea>
 80130a6:	9b07      	ldr	r3, [sp, #28]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	f000 80aa 	beq.w	8013202 <_dtoa_r+0x4ea>
 80130ae:	9b00      	ldr	r3, [sp, #0]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	dd37      	ble.n	8013124 <_dtoa_r+0x40c>
 80130b4:	1e7b      	subs	r3, r7, #1
 80130b6:	9304      	str	r3, [sp, #16]
 80130b8:	4620      	mov	r0, r4
 80130ba:	4b7e      	ldr	r3, [pc, #504]	@ (80132b4 <_dtoa_r+0x59c>)
 80130bc:	2200      	movs	r2, #0
 80130be:	4629      	mov	r1, r5
 80130c0:	f7ed faba 	bl	8000638 <__aeabi_dmul>
 80130c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80130c8:	9c00      	ldr	r4, [sp, #0]
 80130ca:	3601      	adds	r6, #1
 80130cc:	4630      	mov	r0, r6
 80130ce:	f7ed fa49 	bl	8000564 <__aeabi_i2d>
 80130d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80130d6:	f7ed faaf 	bl	8000638 <__aeabi_dmul>
 80130da:	4b77      	ldr	r3, [pc, #476]	@ (80132b8 <_dtoa_r+0x5a0>)
 80130dc:	2200      	movs	r2, #0
 80130de:	f7ed f8f5 	bl	80002cc <__adddf3>
 80130e2:	4605      	mov	r5, r0
 80130e4:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80130e8:	2c00      	cmp	r4, #0
 80130ea:	f040 808d 	bne.w	8013208 <_dtoa_r+0x4f0>
 80130ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80130f2:	4b72      	ldr	r3, [pc, #456]	@ (80132bc <_dtoa_r+0x5a4>)
 80130f4:	2200      	movs	r2, #0
 80130f6:	f7ed f8e7 	bl	80002c8 <__aeabi_dsub>
 80130fa:	4602      	mov	r2, r0
 80130fc:	460b      	mov	r3, r1
 80130fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013102:	462a      	mov	r2, r5
 8013104:	4633      	mov	r3, r6
 8013106:	f7ed fd27 	bl	8000b58 <__aeabi_dcmpgt>
 801310a:	2800      	cmp	r0, #0
 801310c:	f040 828c 	bne.w	8013628 <_dtoa_r+0x910>
 8013110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013114:	462a      	mov	r2, r5
 8013116:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801311a:	f7ed fcff 	bl	8000b1c <__aeabi_dcmplt>
 801311e:	2800      	cmp	r0, #0
 8013120:	f040 8129 	bne.w	8013376 <_dtoa_r+0x65e>
 8013124:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8013128:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801312c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801312e:	2b00      	cmp	r3, #0
 8013130:	f2c0 815b 	blt.w	80133ea <_dtoa_r+0x6d2>
 8013134:	2f0e      	cmp	r7, #14
 8013136:	f300 8158 	bgt.w	80133ea <_dtoa_r+0x6d2>
 801313a:	4b5b      	ldr	r3, [pc, #364]	@ (80132a8 <_dtoa_r+0x590>)
 801313c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013140:	ed93 7b00 	vldr	d7, [r3]
 8013144:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013146:	2b00      	cmp	r3, #0
 8013148:	ed8d 7b00 	vstr	d7, [sp]
 801314c:	da03      	bge.n	8013156 <_dtoa_r+0x43e>
 801314e:	9b07      	ldr	r3, [sp, #28]
 8013150:	2b00      	cmp	r3, #0
 8013152:	f340 8102 	ble.w	801335a <_dtoa_r+0x642>
 8013156:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801315a:	4656      	mov	r6, sl
 801315c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013160:	4620      	mov	r0, r4
 8013162:	4629      	mov	r1, r5
 8013164:	f7ed fb92 	bl	800088c <__aeabi_ddiv>
 8013168:	f7ed fd16 	bl	8000b98 <__aeabi_d2iz>
 801316c:	4680      	mov	r8, r0
 801316e:	f7ed f9f9 	bl	8000564 <__aeabi_i2d>
 8013172:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013176:	f7ed fa5f 	bl	8000638 <__aeabi_dmul>
 801317a:	4602      	mov	r2, r0
 801317c:	460b      	mov	r3, r1
 801317e:	4620      	mov	r0, r4
 8013180:	4629      	mov	r1, r5
 8013182:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013186:	f7ed f89f 	bl	80002c8 <__aeabi_dsub>
 801318a:	f806 4b01 	strb.w	r4, [r6], #1
 801318e:	9d07      	ldr	r5, [sp, #28]
 8013190:	eba6 040a 	sub.w	r4, r6, sl
 8013194:	42a5      	cmp	r5, r4
 8013196:	4602      	mov	r2, r0
 8013198:	460b      	mov	r3, r1
 801319a:	f040 8118 	bne.w	80133ce <_dtoa_r+0x6b6>
 801319e:	f7ed f895 	bl	80002cc <__adddf3>
 80131a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80131a6:	4604      	mov	r4, r0
 80131a8:	460d      	mov	r5, r1
 80131aa:	f7ed fcd5 	bl	8000b58 <__aeabi_dcmpgt>
 80131ae:	2800      	cmp	r0, #0
 80131b0:	f040 80fa 	bne.w	80133a8 <_dtoa_r+0x690>
 80131b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80131b8:	4620      	mov	r0, r4
 80131ba:	4629      	mov	r1, r5
 80131bc:	f7ed fca4 	bl	8000b08 <__aeabi_dcmpeq>
 80131c0:	b118      	cbz	r0, 80131ca <_dtoa_r+0x4b2>
 80131c2:	f018 0f01 	tst.w	r8, #1
 80131c6:	f040 80ef 	bne.w	80133a8 <_dtoa_r+0x690>
 80131ca:	4649      	mov	r1, r9
 80131cc:	4658      	mov	r0, fp
 80131ce:	f000 fee2 	bl	8013f96 <_Bfree>
 80131d2:	2300      	movs	r3, #0
 80131d4:	7033      	strb	r3, [r6, #0]
 80131d6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80131d8:	3701      	adds	r7, #1
 80131da:	601f      	str	r7, [r3, #0]
 80131dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80131de:	2b00      	cmp	r3, #0
 80131e0:	f43f add1 	beq.w	8012d86 <_dtoa_r+0x6e>
 80131e4:	601e      	str	r6, [r3, #0]
 80131e6:	e5ce      	b.n	8012d86 <_dtoa_r+0x6e>
 80131e8:	07e2      	lsls	r2, r4, #31
 80131ea:	d505      	bpl.n	80131f8 <_dtoa_r+0x4e0>
 80131ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131f0:	f7ed fa22 	bl	8000638 <__aeabi_dmul>
 80131f4:	3601      	adds	r6, #1
 80131f6:	2301      	movs	r3, #1
 80131f8:	1064      	asrs	r4, r4, #1
 80131fa:	3508      	adds	r5, #8
 80131fc:	e73f      	b.n	801307e <_dtoa_r+0x366>
 80131fe:	2602      	movs	r6, #2
 8013200:	e742      	b.n	8013088 <_dtoa_r+0x370>
 8013202:	9c07      	ldr	r4, [sp, #28]
 8013204:	9704      	str	r7, [sp, #16]
 8013206:	e761      	b.n	80130cc <_dtoa_r+0x3b4>
 8013208:	4b27      	ldr	r3, [pc, #156]	@ (80132a8 <_dtoa_r+0x590>)
 801320a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801320c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013210:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013214:	4454      	add	r4, sl
 8013216:	2900      	cmp	r1, #0
 8013218:	d054      	beq.n	80132c4 <_dtoa_r+0x5ac>
 801321a:	4929      	ldr	r1, [pc, #164]	@ (80132c0 <_dtoa_r+0x5a8>)
 801321c:	2000      	movs	r0, #0
 801321e:	f7ed fb35 	bl	800088c <__aeabi_ddiv>
 8013222:	4633      	mov	r3, r6
 8013224:	462a      	mov	r2, r5
 8013226:	f7ed f84f 	bl	80002c8 <__aeabi_dsub>
 801322a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801322e:	4656      	mov	r6, sl
 8013230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013234:	f7ed fcb0 	bl	8000b98 <__aeabi_d2iz>
 8013238:	4605      	mov	r5, r0
 801323a:	f7ed f993 	bl	8000564 <__aeabi_i2d>
 801323e:	4602      	mov	r2, r0
 8013240:	460b      	mov	r3, r1
 8013242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013246:	f7ed f83f 	bl	80002c8 <__aeabi_dsub>
 801324a:	3530      	adds	r5, #48	@ 0x30
 801324c:	4602      	mov	r2, r0
 801324e:	460b      	mov	r3, r1
 8013250:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013254:	f806 5b01 	strb.w	r5, [r6], #1
 8013258:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801325c:	f7ed fc5e 	bl	8000b1c <__aeabi_dcmplt>
 8013260:	2800      	cmp	r0, #0
 8013262:	d172      	bne.n	801334a <_dtoa_r+0x632>
 8013264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013268:	4911      	ldr	r1, [pc, #68]	@ (80132b0 <_dtoa_r+0x598>)
 801326a:	2000      	movs	r0, #0
 801326c:	f7ed f82c 	bl	80002c8 <__aeabi_dsub>
 8013270:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013274:	f7ed fc52 	bl	8000b1c <__aeabi_dcmplt>
 8013278:	2800      	cmp	r0, #0
 801327a:	f040 8096 	bne.w	80133aa <_dtoa_r+0x692>
 801327e:	42a6      	cmp	r6, r4
 8013280:	f43f af50 	beq.w	8013124 <_dtoa_r+0x40c>
 8013284:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8013288:	4b0a      	ldr	r3, [pc, #40]	@ (80132b4 <_dtoa_r+0x59c>)
 801328a:	2200      	movs	r2, #0
 801328c:	f7ed f9d4 	bl	8000638 <__aeabi_dmul>
 8013290:	4b08      	ldr	r3, [pc, #32]	@ (80132b4 <_dtoa_r+0x59c>)
 8013292:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013296:	2200      	movs	r2, #0
 8013298:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801329c:	f7ed f9cc 	bl	8000638 <__aeabi_dmul>
 80132a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80132a4:	e7c4      	b.n	8013230 <_dtoa_r+0x518>
 80132a6:	bf00      	nop
 80132a8:	0801bda0 	.word	0x0801bda0
 80132ac:	0801bd78 	.word	0x0801bd78
 80132b0:	3ff00000 	.word	0x3ff00000
 80132b4:	40240000 	.word	0x40240000
 80132b8:	401c0000 	.word	0x401c0000
 80132bc:	40140000 	.word	0x40140000
 80132c0:	3fe00000 	.word	0x3fe00000
 80132c4:	4631      	mov	r1, r6
 80132c6:	4628      	mov	r0, r5
 80132c8:	f7ed f9b6 	bl	8000638 <__aeabi_dmul>
 80132cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80132d0:	9415      	str	r4, [sp, #84]	@ 0x54
 80132d2:	4656      	mov	r6, sl
 80132d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80132d8:	f7ed fc5e 	bl	8000b98 <__aeabi_d2iz>
 80132dc:	4605      	mov	r5, r0
 80132de:	f7ed f941 	bl	8000564 <__aeabi_i2d>
 80132e2:	4602      	mov	r2, r0
 80132e4:	460b      	mov	r3, r1
 80132e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80132ea:	f7ec ffed 	bl	80002c8 <__aeabi_dsub>
 80132ee:	3530      	adds	r5, #48	@ 0x30
 80132f0:	f806 5b01 	strb.w	r5, [r6], #1
 80132f4:	4602      	mov	r2, r0
 80132f6:	460b      	mov	r3, r1
 80132f8:	42a6      	cmp	r6, r4
 80132fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80132fe:	f04f 0200 	mov.w	r2, #0
 8013302:	d124      	bne.n	801334e <_dtoa_r+0x636>
 8013304:	4bac      	ldr	r3, [pc, #688]	@ (80135b8 <_dtoa_r+0x8a0>)
 8013306:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801330a:	f7ec ffdf 	bl	80002cc <__adddf3>
 801330e:	4602      	mov	r2, r0
 8013310:	460b      	mov	r3, r1
 8013312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013316:	f7ed fc1f 	bl	8000b58 <__aeabi_dcmpgt>
 801331a:	2800      	cmp	r0, #0
 801331c:	d145      	bne.n	80133aa <_dtoa_r+0x692>
 801331e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013322:	49a5      	ldr	r1, [pc, #660]	@ (80135b8 <_dtoa_r+0x8a0>)
 8013324:	2000      	movs	r0, #0
 8013326:	f7ec ffcf 	bl	80002c8 <__aeabi_dsub>
 801332a:	4602      	mov	r2, r0
 801332c:	460b      	mov	r3, r1
 801332e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013332:	f7ed fbf3 	bl	8000b1c <__aeabi_dcmplt>
 8013336:	2800      	cmp	r0, #0
 8013338:	f43f aef4 	beq.w	8013124 <_dtoa_r+0x40c>
 801333c:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801333e:	1e73      	subs	r3, r6, #1
 8013340:	9315      	str	r3, [sp, #84]	@ 0x54
 8013342:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013346:	2b30      	cmp	r3, #48	@ 0x30
 8013348:	d0f8      	beq.n	801333c <_dtoa_r+0x624>
 801334a:	9f04      	ldr	r7, [sp, #16]
 801334c:	e73d      	b.n	80131ca <_dtoa_r+0x4b2>
 801334e:	4b9b      	ldr	r3, [pc, #620]	@ (80135bc <_dtoa_r+0x8a4>)
 8013350:	f7ed f972 	bl	8000638 <__aeabi_dmul>
 8013354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013358:	e7bc      	b.n	80132d4 <_dtoa_r+0x5bc>
 801335a:	d10c      	bne.n	8013376 <_dtoa_r+0x65e>
 801335c:	4b98      	ldr	r3, [pc, #608]	@ (80135c0 <_dtoa_r+0x8a8>)
 801335e:	2200      	movs	r2, #0
 8013360:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013364:	f7ed f968 	bl	8000638 <__aeabi_dmul>
 8013368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801336c:	f7ed fbea 	bl	8000b44 <__aeabi_dcmpge>
 8013370:	2800      	cmp	r0, #0
 8013372:	f000 8157 	beq.w	8013624 <_dtoa_r+0x90c>
 8013376:	2400      	movs	r4, #0
 8013378:	4625      	mov	r5, r4
 801337a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801337c:	43db      	mvns	r3, r3
 801337e:	9304      	str	r3, [sp, #16]
 8013380:	4656      	mov	r6, sl
 8013382:	2700      	movs	r7, #0
 8013384:	4621      	mov	r1, r4
 8013386:	4658      	mov	r0, fp
 8013388:	f000 fe05 	bl	8013f96 <_Bfree>
 801338c:	2d00      	cmp	r5, #0
 801338e:	d0dc      	beq.n	801334a <_dtoa_r+0x632>
 8013390:	b12f      	cbz	r7, 801339e <_dtoa_r+0x686>
 8013392:	42af      	cmp	r7, r5
 8013394:	d003      	beq.n	801339e <_dtoa_r+0x686>
 8013396:	4639      	mov	r1, r7
 8013398:	4658      	mov	r0, fp
 801339a:	f000 fdfc 	bl	8013f96 <_Bfree>
 801339e:	4629      	mov	r1, r5
 80133a0:	4658      	mov	r0, fp
 80133a2:	f000 fdf8 	bl	8013f96 <_Bfree>
 80133a6:	e7d0      	b.n	801334a <_dtoa_r+0x632>
 80133a8:	9704      	str	r7, [sp, #16]
 80133aa:	4633      	mov	r3, r6
 80133ac:	461e      	mov	r6, r3
 80133ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80133b2:	2a39      	cmp	r2, #57	@ 0x39
 80133b4:	d107      	bne.n	80133c6 <_dtoa_r+0x6ae>
 80133b6:	459a      	cmp	sl, r3
 80133b8:	d1f8      	bne.n	80133ac <_dtoa_r+0x694>
 80133ba:	9a04      	ldr	r2, [sp, #16]
 80133bc:	3201      	adds	r2, #1
 80133be:	9204      	str	r2, [sp, #16]
 80133c0:	2230      	movs	r2, #48	@ 0x30
 80133c2:	f88a 2000 	strb.w	r2, [sl]
 80133c6:	781a      	ldrb	r2, [r3, #0]
 80133c8:	3201      	adds	r2, #1
 80133ca:	701a      	strb	r2, [r3, #0]
 80133cc:	e7bd      	b.n	801334a <_dtoa_r+0x632>
 80133ce:	4b7b      	ldr	r3, [pc, #492]	@ (80135bc <_dtoa_r+0x8a4>)
 80133d0:	2200      	movs	r2, #0
 80133d2:	f7ed f931 	bl	8000638 <__aeabi_dmul>
 80133d6:	2200      	movs	r2, #0
 80133d8:	2300      	movs	r3, #0
 80133da:	4604      	mov	r4, r0
 80133dc:	460d      	mov	r5, r1
 80133de:	f7ed fb93 	bl	8000b08 <__aeabi_dcmpeq>
 80133e2:	2800      	cmp	r0, #0
 80133e4:	f43f aeba 	beq.w	801315c <_dtoa_r+0x444>
 80133e8:	e6ef      	b.n	80131ca <_dtoa_r+0x4b2>
 80133ea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80133ec:	2a00      	cmp	r2, #0
 80133ee:	f000 80db 	beq.w	80135a8 <_dtoa_r+0x890>
 80133f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80133f4:	2a01      	cmp	r2, #1
 80133f6:	f300 80bf 	bgt.w	8013578 <_dtoa_r+0x860>
 80133fa:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80133fc:	2a00      	cmp	r2, #0
 80133fe:	f000 80b7 	beq.w	8013570 <_dtoa_r+0x858>
 8013402:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013406:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013408:	4646      	mov	r6, r8
 801340a:	9a08      	ldr	r2, [sp, #32]
 801340c:	2101      	movs	r1, #1
 801340e:	441a      	add	r2, r3
 8013410:	4658      	mov	r0, fp
 8013412:	4498      	add	r8, r3
 8013414:	9208      	str	r2, [sp, #32]
 8013416:	f000 fe59 	bl	80140cc <__i2b>
 801341a:	4605      	mov	r5, r0
 801341c:	b15e      	cbz	r6, 8013436 <_dtoa_r+0x71e>
 801341e:	9b08      	ldr	r3, [sp, #32]
 8013420:	2b00      	cmp	r3, #0
 8013422:	dd08      	ble.n	8013436 <_dtoa_r+0x71e>
 8013424:	42b3      	cmp	r3, r6
 8013426:	9a08      	ldr	r2, [sp, #32]
 8013428:	bfa8      	it	ge
 801342a:	4633      	movge	r3, r6
 801342c:	eba8 0803 	sub.w	r8, r8, r3
 8013430:	1af6      	subs	r6, r6, r3
 8013432:	1ad3      	subs	r3, r2, r3
 8013434:	9308      	str	r3, [sp, #32]
 8013436:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013438:	b1f3      	cbz	r3, 8013478 <_dtoa_r+0x760>
 801343a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801343c:	2b00      	cmp	r3, #0
 801343e:	f000 80b7 	beq.w	80135b0 <_dtoa_r+0x898>
 8013442:	b18c      	cbz	r4, 8013468 <_dtoa_r+0x750>
 8013444:	4629      	mov	r1, r5
 8013446:	4622      	mov	r2, r4
 8013448:	4658      	mov	r0, fp
 801344a:	f000 feff 	bl	801424c <__pow5mult>
 801344e:	464a      	mov	r2, r9
 8013450:	4601      	mov	r1, r0
 8013452:	4605      	mov	r5, r0
 8013454:	4658      	mov	r0, fp
 8013456:	f000 fe4f 	bl	80140f8 <__multiply>
 801345a:	4649      	mov	r1, r9
 801345c:	9004      	str	r0, [sp, #16]
 801345e:	4658      	mov	r0, fp
 8013460:	f000 fd99 	bl	8013f96 <_Bfree>
 8013464:	9b04      	ldr	r3, [sp, #16]
 8013466:	4699      	mov	r9, r3
 8013468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801346a:	1b1a      	subs	r2, r3, r4
 801346c:	d004      	beq.n	8013478 <_dtoa_r+0x760>
 801346e:	4649      	mov	r1, r9
 8013470:	4658      	mov	r0, fp
 8013472:	f000 feeb 	bl	801424c <__pow5mult>
 8013476:	4681      	mov	r9, r0
 8013478:	2101      	movs	r1, #1
 801347a:	4658      	mov	r0, fp
 801347c:	f000 fe26 	bl	80140cc <__i2b>
 8013480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013482:	4604      	mov	r4, r0
 8013484:	2b00      	cmp	r3, #0
 8013486:	f000 81cc 	beq.w	8013822 <_dtoa_r+0xb0a>
 801348a:	461a      	mov	r2, r3
 801348c:	4601      	mov	r1, r0
 801348e:	4658      	mov	r0, fp
 8013490:	f000 fedc 	bl	801424c <__pow5mult>
 8013494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013496:	2b01      	cmp	r3, #1
 8013498:	4604      	mov	r4, r0
 801349a:	f300 8095 	bgt.w	80135c8 <_dtoa_r+0x8b0>
 801349e:	9b02      	ldr	r3, [sp, #8]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	f040 8087 	bne.w	80135b4 <_dtoa_r+0x89c>
 80134a6:	9b03      	ldr	r3, [sp, #12]
 80134a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	f040 8089 	bne.w	80135c4 <_dtoa_r+0x8ac>
 80134b2:	9b03      	ldr	r3, [sp, #12]
 80134b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80134b8:	0d1b      	lsrs	r3, r3, #20
 80134ba:	051b      	lsls	r3, r3, #20
 80134bc:	b12b      	cbz	r3, 80134ca <_dtoa_r+0x7b2>
 80134be:	9b08      	ldr	r3, [sp, #32]
 80134c0:	3301      	adds	r3, #1
 80134c2:	9308      	str	r3, [sp, #32]
 80134c4:	f108 0801 	add.w	r8, r8, #1
 80134c8:	2301      	movs	r3, #1
 80134ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80134cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	f000 81ad 	beq.w	801382e <_dtoa_r+0xb16>
 80134d4:	6923      	ldr	r3, [r4, #16]
 80134d6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80134da:	6918      	ldr	r0, [r3, #16]
 80134dc:	f000 fdaa 	bl	8014034 <__hi0bits>
 80134e0:	f1c0 0020 	rsb	r0, r0, #32
 80134e4:	9b08      	ldr	r3, [sp, #32]
 80134e6:	4418      	add	r0, r3
 80134e8:	f010 001f 	ands.w	r0, r0, #31
 80134ec:	d077      	beq.n	80135de <_dtoa_r+0x8c6>
 80134ee:	f1c0 0320 	rsb	r3, r0, #32
 80134f2:	2b04      	cmp	r3, #4
 80134f4:	dd6b      	ble.n	80135ce <_dtoa_r+0x8b6>
 80134f6:	9b08      	ldr	r3, [sp, #32]
 80134f8:	f1c0 001c 	rsb	r0, r0, #28
 80134fc:	4403      	add	r3, r0
 80134fe:	4480      	add	r8, r0
 8013500:	4406      	add	r6, r0
 8013502:	9308      	str	r3, [sp, #32]
 8013504:	f1b8 0f00 	cmp.w	r8, #0
 8013508:	dd05      	ble.n	8013516 <_dtoa_r+0x7fe>
 801350a:	4649      	mov	r1, r9
 801350c:	4642      	mov	r2, r8
 801350e:	4658      	mov	r0, fp
 8013510:	f000 fedc 	bl	80142cc <__lshift>
 8013514:	4681      	mov	r9, r0
 8013516:	9b08      	ldr	r3, [sp, #32]
 8013518:	2b00      	cmp	r3, #0
 801351a:	dd05      	ble.n	8013528 <_dtoa_r+0x810>
 801351c:	4621      	mov	r1, r4
 801351e:	461a      	mov	r2, r3
 8013520:	4658      	mov	r0, fp
 8013522:	f000 fed3 	bl	80142cc <__lshift>
 8013526:	4604      	mov	r4, r0
 8013528:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801352a:	2b00      	cmp	r3, #0
 801352c:	d059      	beq.n	80135e2 <_dtoa_r+0x8ca>
 801352e:	4621      	mov	r1, r4
 8013530:	4648      	mov	r0, r9
 8013532:	f000 ff37 	bl	80143a4 <__mcmp>
 8013536:	2800      	cmp	r0, #0
 8013538:	da53      	bge.n	80135e2 <_dtoa_r+0x8ca>
 801353a:	1e7b      	subs	r3, r7, #1
 801353c:	9304      	str	r3, [sp, #16]
 801353e:	4649      	mov	r1, r9
 8013540:	2300      	movs	r3, #0
 8013542:	220a      	movs	r2, #10
 8013544:	4658      	mov	r0, fp
 8013546:	f000 fd2f 	bl	8013fa8 <__multadd>
 801354a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801354c:	4681      	mov	r9, r0
 801354e:	2b00      	cmp	r3, #0
 8013550:	f000 816f 	beq.w	8013832 <_dtoa_r+0xb1a>
 8013554:	2300      	movs	r3, #0
 8013556:	4629      	mov	r1, r5
 8013558:	220a      	movs	r2, #10
 801355a:	4658      	mov	r0, fp
 801355c:	f000 fd24 	bl	8013fa8 <__multadd>
 8013560:	9b00      	ldr	r3, [sp, #0]
 8013562:	2b00      	cmp	r3, #0
 8013564:	4605      	mov	r5, r0
 8013566:	dc67      	bgt.n	8013638 <_dtoa_r+0x920>
 8013568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801356a:	2b02      	cmp	r3, #2
 801356c:	dc41      	bgt.n	80135f2 <_dtoa_r+0x8da>
 801356e:	e063      	b.n	8013638 <_dtoa_r+0x920>
 8013570:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013572:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013576:	e746      	b.n	8013406 <_dtoa_r+0x6ee>
 8013578:	9b07      	ldr	r3, [sp, #28]
 801357a:	1e5c      	subs	r4, r3, #1
 801357c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801357e:	42a3      	cmp	r3, r4
 8013580:	bfbf      	itttt	lt
 8013582:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8013584:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8013586:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8013588:	1ae3      	sublt	r3, r4, r3
 801358a:	bfb4      	ite	lt
 801358c:	18d2      	addlt	r2, r2, r3
 801358e:	1b1c      	subge	r4, r3, r4
 8013590:	9b07      	ldr	r3, [sp, #28]
 8013592:	bfbc      	itt	lt
 8013594:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8013596:	2400      	movlt	r4, #0
 8013598:	2b00      	cmp	r3, #0
 801359a:	bfb5      	itete	lt
 801359c:	eba8 0603 	sublt.w	r6, r8, r3
 80135a0:	9b07      	ldrge	r3, [sp, #28]
 80135a2:	2300      	movlt	r3, #0
 80135a4:	4646      	movge	r6, r8
 80135a6:	e730      	b.n	801340a <_dtoa_r+0x6f2>
 80135a8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80135aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80135ac:	4646      	mov	r6, r8
 80135ae:	e735      	b.n	801341c <_dtoa_r+0x704>
 80135b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80135b2:	e75c      	b.n	801346e <_dtoa_r+0x756>
 80135b4:	2300      	movs	r3, #0
 80135b6:	e788      	b.n	80134ca <_dtoa_r+0x7b2>
 80135b8:	3fe00000 	.word	0x3fe00000
 80135bc:	40240000 	.word	0x40240000
 80135c0:	40140000 	.word	0x40140000
 80135c4:	9b02      	ldr	r3, [sp, #8]
 80135c6:	e780      	b.n	80134ca <_dtoa_r+0x7b2>
 80135c8:	2300      	movs	r3, #0
 80135ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80135cc:	e782      	b.n	80134d4 <_dtoa_r+0x7bc>
 80135ce:	d099      	beq.n	8013504 <_dtoa_r+0x7ec>
 80135d0:	9a08      	ldr	r2, [sp, #32]
 80135d2:	331c      	adds	r3, #28
 80135d4:	441a      	add	r2, r3
 80135d6:	4498      	add	r8, r3
 80135d8:	441e      	add	r6, r3
 80135da:	9208      	str	r2, [sp, #32]
 80135dc:	e792      	b.n	8013504 <_dtoa_r+0x7ec>
 80135de:	4603      	mov	r3, r0
 80135e0:	e7f6      	b.n	80135d0 <_dtoa_r+0x8b8>
 80135e2:	9b07      	ldr	r3, [sp, #28]
 80135e4:	9704      	str	r7, [sp, #16]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	dc20      	bgt.n	801362c <_dtoa_r+0x914>
 80135ea:	9300      	str	r3, [sp, #0]
 80135ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135ee:	2b02      	cmp	r3, #2
 80135f0:	dd1e      	ble.n	8013630 <_dtoa_r+0x918>
 80135f2:	9b00      	ldr	r3, [sp, #0]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	f47f aec0 	bne.w	801337a <_dtoa_r+0x662>
 80135fa:	4621      	mov	r1, r4
 80135fc:	2205      	movs	r2, #5
 80135fe:	4658      	mov	r0, fp
 8013600:	f000 fcd2 	bl	8013fa8 <__multadd>
 8013604:	4601      	mov	r1, r0
 8013606:	4604      	mov	r4, r0
 8013608:	4648      	mov	r0, r9
 801360a:	f000 fecb 	bl	80143a4 <__mcmp>
 801360e:	2800      	cmp	r0, #0
 8013610:	f77f aeb3 	ble.w	801337a <_dtoa_r+0x662>
 8013614:	4656      	mov	r6, sl
 8013616:	2331      	movs	r3, #49	@ 0x31
 8013618:	f806 3b01 	strb.w	r3, [r6], #1
 801361c:	9b04      	ldr	r3, [sp, #16]
 801361e:	3301      	adds	r3, #1
 8013620:	9304      	str	r3, [sp, #16]
 8013622:	e6ae      	b.n	8013382 <_dtoa_r+0x66a>
 8013624:	9c07      	ldr	r4, [sp, #28]
 8013626:	9704      	str	r7, [sp, #16]
 8013628:	4625      	mov	r5, r4
 801362a:	e7f3      	b.n	8013614 <_dtoa_r+0x8fc>
 801362c:	9b07      	ldr	r3, [sp, #28]
 801362e:	9300      	str	r3, [sp, #0]
 8013630:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013632:	2b00      	cmp	r3, #0
 8013634:	f000 8101 	beq.w	801383a <_dtoa_r+0xb22>
 8013638:	2e00      	cmp	r6, #0
 801363a:	dd05      	ble.n	8013648 <_dtoa_r+0x930>
 801363c:	4629      	mov	r1, r5
 801363e:	4632      	mov	r2, r6
 8013640:	4658      	mov	r0, fp
 8013642:	f000 fe43 	bl	80142cc <__lshift>
 8013646:	4605      	mov	r5, r0
 8013648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801364a:	2b00      	cmp	r3, #0
 801364c:	d059      	beq.n	8013702 <_dtoa_r+0x9ea>
 801364e:	6869      	ldr	r1, [r5, #4]
 8013650:	4658      	mov	r0, fp
 8013652:	f000 fc7b 	bl	8013f4c <_Balloc>
 8013656:	4606      	mov	r6, r0
 8013658:	b920      	cbnz	r0, 8013664 <_dtoa_r+0x94c>
 801365a:	4b83      	ldr	r3, [pc, #524]	@ (8013868 <_dtoa_r+0xb50>)
 801365c:	4602      	mov	r2, r0
 801365e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013662:	e480      	b.n	8012f66 <_dtoa_r+0x24e>
 8013664:	692a      	ldr	r2, [r5, #16]
 8013666:	3202      	adds	r2, #2
 8013668:	0092      	lsls	r2, r2, #2
 801366a:	f105 010c 	add.w	r1, r5, #12
 801366e:	300c      	adds	r0, #12
 8013670:	f7ff fa6e 	bl	8012b50 <memcpy>
 8013674:	2201      	movs	r2, #1
 8013676:	4631      	mov	r1, r6
 8013678:	4658      	mov	r0, fp
 801367a:	f000 fe27 	bl	80142cc <__lshift>
 801367e:	f10a 0301 	add.w	r3, sl, #1
 8013682:	9307      	str	r3, [sp, #28]
 8013684:	9b00      	ldr	r3, [sp, #0]
 8013686:	4453      	add	r3, sl
 8013688:	930b      	str	r3, [sp, #44]	@ 0x2c
 801368a:	9b02      	ldr	r3, [sp, #8]
 801368c:	f003 0301 	and.w	r3, r3, #1
 8013690:	462f      	mov	r7, r5
 8013692:	930a      	str	r3, [sp, #40]	@ 0x28
 8013694:	4605      	mov	r5, r0
 8013696:	9b07      	ldr	r3, [sp, #28]
 8013698:	4621      	mov	r1, r4
 801369a:	3b01      	subs	r3, #1
 801369c:	4648      	mov	r0, r9
 801369e:	9300      	str	r3, [sp, #0]
 80136a0:	f7ff fab1 	bl	8012c06 <quorem>
 80136a4:	4639      	mov	r1, r7
 80136a6:	9002      	str	r0, [sp, #8]
 80136a8:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80136ac:	4648      	mov	r0, r9
 80136ae:	f000 fe79 	bl	80143a4 <__mcmp>
 80136b2:	462a      	mov	r2, r5
 80136b4:	9008      	str	r0, [sp, #32]
 80136b6:	4621      	mov	r1, r4
 80136b8:	4658      	mov	r0, fp
 80136ba:	f000 fe8f 	bl	80143dc <__mdiff>
 80136be:	68c2      	ldr	r2, [r0, #12]
 80136c0:	4606      	mov	r6, r0
 80136c2:	bb02      	cbnz	r2, 8013706 <_dtoa_r+0x9ee>
 80136c4:	4601      	mov	r1, r0
 80136c6:	4648      	mov	r0, r9
 80136c8:	f000 fe6c 	bl	80143a4 <__mcmp>
 80136cc:	4602      	mov	r2, r0
 80136ce:	4631      	mov	r1, r6
 80136d0:	4658      	mov	r0, fp
 80136d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80136d4:	f000 fc5f 	bl	8013f96 <_Bfree>
 80136d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80136dc:	9e07      	ldr	r6, [sp, #28]
 80136de:	ea43 0102 	orr.w	r1, r3, r2
 80136e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80136e4:	4319      	orrs	r1, r3
 80136e6:	d110      	bne.n	801370a <_dtoa_r+0x9f2>
 80136e8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80136ec:	d029      	beq.n	8013742 <_dtoa_r+0xa2a>
 80136ee:	9b08      	ldr	r3, [sp, #32]
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	dd02      	ble.n	80136fa <_dtoa_r+0x9e2>
 80136f4:	9b02      	ldr	r3, [sp, #8]
 80136f6:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80136fa:	9b00      	ldr	r3, [sp, #0]
 80136fc:	f883 8000 	strb.w	r8, [r3]
 8013700:	e640      	b.n	8013384 <_dtoa_r+0x66c>
 8013702:	4628      	mov	r0, r5
 8013704:	e7bb      	b.n	801367e <_dtoa_r+0x966>
 8013706:	2201      	movs	r2, #1
 8013708:	e7e1      	b.n	80136ce <_dtoa_r+0x9b6>
 801370a:	9b08      	ldr	r3, [sp, #32]
 801370c:	2b00      	cmp	r3, #0
 801370e:	db04      	blt.n	801371a <_dtoa_r+0xa02>
 8013710:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013712:	430b      	orrs	r3, r1
 8013714:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013716:	430b      	orrs	r3, r1
 8013718:	d120      	bne.n	801375c <_dtoa_r+0xa44>
 801371a:	2a00      	cmp	r2, #0
 801371c:	dded      	ble.n	80136fa <_dtoa_r+0x9e2>
 801371e:	4649      	mov	r1, r9
 8013720:	2201      	movs	r2, #1
 8013722:	4658      	mov	r0, fp
 8013724:	f000 fdd2 	bl	80142cc <__lshift>
 8013728:	4621      	mov	r1, r4
 801372a:	4681      	mov	r9, r0
 801372c:	f000 fe3a 	bl	80143a4 <__mcmp>
 8013730:	2800      	cmp	r0, #0
 8013732:	dc03      	bgt.n	801373c <_dtoa_r+0xa24>
 8013734:	d1e1      	bne.n	80136fa <_dtoa_r+0x9e2>
 8013736:	f018 0f01 	tst.w	r8, #1
 801373a:	d0de      	beq.n	80136fa <_dtoa_r+0x9e2>
 801373c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013740:	d1d8      	bne.n	80136f4 <_dtoa_r+0x9dc>
 8013742:	9a00      	ldr	r2, [sp, #0]
 8013744:	2339      	movs	r3, #57	@ 0x39
 8013746:	7013      	strb	r3, [r2, #0]
 8013748:	4633      	mov	r3, r6
 801374a:	461e      	mov	r6, r3
 801374c:	3b01      	subs	r3, #1
 801374e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013752:	2a39      	cmp	r2, #57	@ 0x39
 8013754:	d052      	beq.n	80137fc <_dtoa_r+0xae4>
 8013756:	3201      	adds	r2, #1
 8013758:	701a      	strb	r2, [r3, #0]
 801375a:	e613      	b.n	8013384 <_dtoa_r+0x66c>
 801375c:	2a00      	cmp	r2, #0
 801375e:	dd07      	ble.n	8013770 <_dtoa_r+0xa58>
 8013760:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013764:	d0ed      	beq.n	8013742 <_dtoa_r+0xa2a>
 8013766:	9a00      	ldr	r2, [sp, #0]
 8013768:	f108 0301 	add.w	r3, r8, #1
 801376c:	7013      	strb	r3, [r2, #0]
 801376e:	e609      	b.n	8013384 <_dtoa_r+0x66c>
 8013770:	9b07      	ldr	r3, [sp, #28]
 8013772:	9a07      	ldr	r2, [sp, #28]
 8013774:	f803 8c01 	strb.w	r8, [r3, #-1]
 8013778:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801377a:	4293      	cmp	r3, r2
 801377c:	d028      	beq.n	80137d0 <_dtoa_r+0xab8>
 801377e:	4649      	mov	r1, r9
 8013780:	2300      	movs	r3, #0
 8013782:	220a      	movs	r2, #10
 8013784:	4658      	mov	r0, fp
 8013786:	f000 fc0f 	bl	8013fa8 <__multadd>
 801378a:	42af      	cmp	r7, r5
 801378c:	4681      	mov	r9, r0
 801378e:	f04f 0300 	mov.w	r3, #0
 8013792:	f04f 020a 	mov.w	r2, #10
 8013796:	4639      	mov	r1, r7
 8013798:	4658      	mov	r0, fp
 801379a:	d107      	bne.n	80137ac <_dtoa_r+0xa94>
 801379c:	f000 fc04 	bl	8013fa8 <__multadd>
 80137a0:	4607      	mov	r7, r0
 80137a2:	4605      	mov	r5, r0
 80137a4:	9b07      	ldr	r3, [sp, #28]
 80137a6:	3301      	adds	r3, #1
 80137a8:	9307      	str	r3, [sp, #28]
 80137aa:	e774      	b.n	8013696 <_dtoa_r+0x97e>
 80137ac:	f000 fbfc 	bl	8013fa8 <__multadd>
 80137b0:	4629      	mov	r1, r5
 80137b2:	4607      	mov	r7, r0
 80137b4:	2300      	movs	r3, #0
 80137b6:	220a      	movs	r2, #10
 80137b8:	4658      	mov	r0, fp
 80137ba:	f000 fbf5 	bl	8013fa8 <__multadd>
 80137be:	4605      	mov	r5, r0
 80137c0:	e7f0      	b.n	80137a4 <_dtoa_r+0xa8c>
 80137c2:	9b00      	ldr	r3, [sp, #0]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	bfcc      	ite	gt
 80137c8:	461e      	movgt	r6, r3
 80137ca:	2601      	movle	r6, #1
 80137cc:	4456      	add	r6, sl
 80137ce:	2700      	movs	r7, #0
 80137d0:	4649      	mov	r1, r9
 80137d2:	2201      	movs	r2, #1
 80137d4:	4658      	mov	r0, fp
 80137d6:	f000 fd79 	bl	80142cc <__lshift>
 80137da:	4621      	mov	r1, r4
 80137dc:	4681      	mov	r9, r0
 80137de:	f000 fde1 	bl	80143a4 <__mcmp>
 80137e2:	2800      	cmp	r0, #0
 80137e4:	dcb0      	bgt.n	8013748 <_dtoa_r+0xa30>
 80137e6:	d102      	bne.n	80137ee <_dtoa_r+0xad6>
 80137e8:	f018 0f01 	tst.w	r8, #1
 80137ec:	d1ac      	bne.n	8013748 <_dtoa_r+0xa30>
 80137ee:	4633      	mov	r3, r6
 80137f0:	461e      	mov	r6, r3
 80137f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80137f6:	2a30      	cmp	r2, #48	@ 0x30
 80137f8:	d0fa      	beq.n	80137f0 <_dtoa_r+0xad8>
 80137fa:	e5c3      	b.n	8013384 <_dtoa_r+0x66c>
 80137fc:	459a      	cmp	sl, r3
 80137fe:	d1a4      	bne.n	801374a <_dtoa_r+0xa32>
 8013800:	9b04      	ldr	r3, [sp, #16]
 8013802:	3301      	adds	r3, #1
 8013804:	9304      	str	r3, [sp, #16]
 8013806:	2331      	movs	r3, #49	@ 0x31
 8013808:	f88a 3000 	strb.w	r3, [sl]
 801380c:	e5ba      	b.n	8013384 <_dtoa_r+0x66c>
 801380e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013810:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801386c <_dtoa_r+0xb54>
 8013814:	2b00      	cmp	r3, #0
 8013816:	f43f aab6 	beq.w	8012d86 <_dtoa_r+0x6e>
 801381a:	f10a 0308 	add.w	r3, sl, #8
 801381e:	f7ff bab0 	b.w	8012d82 <_dtoa_r+0x6a>
 8013822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013824:	2b01      	cmp	r3, #1
 8013826:	f77f ae3a 	ble.w	801349e <_dtoa_r+0x786>
 801382a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801382c:	930a      	str	r3, [sp, #40]	@ 0x28
 801382e:	2001      	movs	r0, #1
 8013830:	e658      	b.n	80134e4 <_dtoa_r+0x7cc>
 8013832:	9b00      	ldr	r3, [sp, #0]
 8013834:	2b00      	cmp	r3, #0
 8013836:	f77f aed9 	ble.w	80135ec <_dtoa_r+0x8d4>
 801383a:	4656      	mov	r6, sl
 801383c:	4621      	mov	r1, r4
 801383e:	4648      	mov	r0, r9
 8013840:	f7ff f9e1 	bl	8012c06 <quorem>
 8013844:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8013848:	f806 8b01 	strb.w	r8, [r6], #1
 801384c:	9b00      	ldr	r3, [sp, #0]
 801384e:	eba6 020a 	sub.w	r2, r6, sl
 8013852:	4293      	cmp	r3, r2
 8013854:	ddb5      	ble.n	80137c2 <_dtoa_r+0xaaa>
 8013856:	4649      	mov	r1, r9
 8013858:	2300      	movs	r3, #0
 801385a:	220a      	movs	r2, #10
 801385c:	4658      	mov	r0, fp
 801385e:	f000 fba3 	bl	8013fa8 <__multadd>
 8013862:	4681      	mov	r9, r0
 8013864:	e7ea      	b.n	801383c <_dtoa_r+0xb24>
 8013866:	bf00      	nop
 8013868:	0801bca4 	.word	0x0801bca4
 801386c:	0801bc95 	.word	0x0801bc95

08013870 <_malloc_trim_r>:
 8013870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013874:	4606      	mov	r6, r0
 8013876:	2008      	movs	r0, #8
 8013878:	4689      	mov	r9, r1
 801387a:	f002 fb8b 	bl	8015f94 <sysconf>
 801387e:	4f24      	ldr	r7, [pc, #144]	@ (8013910 <_malloc_trim_r+0xa0>)
 8013880:	4680      	mov	r8, r0
 8013882:	4630      	mov	r0, r6
 8013884:	f000 fb56 	bl	8013f34 <__malloc_lock>
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	685d      	ldr	r5, [r3, #4]
 801388c:	f025 0503 	bic.w	r5, r5, #3
 8013890:	f1a5 0411 	sub.w	r4, r5, #17
 8013894:	eba4 0409 	sub.w	r4, r4, r9
 8013898:	4444      	add	r4, r8
 801389a:	fbb4 f4f8 	udiv	r4, r4, r8
 801389e:	3c01      	subs	r4, #1
 80138a0:	fb08 f404 	mul.w	r4, r8, r4
 80138a4:	45a0      	cmp	r8, r4
 80138a6:	dd05      	ble.n	80138b4 <_malloc_trim_r+0x44>
 80138a8:	4630      	mov	r0, r6
 80138aa:	f000 fb49 	bl	8013f40 <__malloc_unlock>
 80138ae:	2000      	movs	r0, #0
 80138b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138b4:	2100      	movs	r1, #0
 80138b6:	4630      	mov	r0, r6
 80138b8:	f002 fb48 	bl	8015f4c <_sbrk_r>
 80138bc:	68bb      	ldr	r3, [r7, #8]
 80138be:	442b      	add	r3, r5
 80138c0:	4298      	cmp	r0, r3
 80138c2:	d1f1      	bne.n	80138a8 <_malloc_trim_r+0x38>
 80138c4:	4261      	negs	r1, r4
 80138c6:	4630      	mov	r0, r6
 80138c8:	f002 fb40 	bl	8015f4c <_sbrk_r>
 80138cc:	3001      	adds	r0, #1
 80138ce:	d110      	bne.n	80138f2 <_malloc_trim_r+0x82>
 80138d0:	2100      	movs	r1, #0
 80138d2:	4630      	mov	r0, r6
 80138d4:	f002 fb3a 	bl	8015f4c <_sbrk_r>
 80138d8:	68ba      	ldr	r2, [r7, #8]
 80138da:	1a83      	subs	r3, r0, r2
 80138dc:	2b0f      	cmp	r3, #15
 80138de:	dde3      	ble.n	80138a8 <_malloc_trim_r+0x38>
 80138e0:	490c      	ldr	r1, [pc, #48]	@ (8013914 <_malloc_trim_r+0xa4>)
 80138e2:	6809      	ldr	r1, [r1, #0]
 80138e4:	1a40      	subs	r0, r0, r1
 80138e6:	490c      	ldr	r1, [pc, #48]	@ (8013918 <_malloc_trim_r+0xa8>)
 80138e8:	f043 0301 	orr.w	r3, r3, #1
 80138ec:	6008      	str	r0, [r1, #0]
 80138ee:	6053      	str	r3, [r2, #4]
 80138f0:	e7da      	b.n	80138a8 <_malloc_trim_r+0x38>
 80138f2:	68bb      	ldr	r3, [r7, #8]
 80138f4:	4a08      	ldr	r2, [pc, #32]	@ (8013918 <_malloc_trim_r+0xa8>)
 80138f6:	1b2d      	subs	r5, r5, r4
 80138f8:	f045 0501 	orr.w	r5, r5, #1
 80138fc:	605d      	str	r5, [r3, #4]
 80138fe:	6813      	ldr	r3, [r2, #0]
 8013900:	4630      	mov	r0, r6
 8013902:	1b1b      	subs	r3, r3, r4
 8013904:	6013      	str	r3, [r2, #0]
 8013906:	f000 fb1b 	bl	8013f40 <__malloc_unlock>
 801390a:	2001      	movs	r0, #1
 801390c:	e7d0      	b.n	80138b0 <_malloc_trim_r+0x40>
 801390e:	bf00      	nop
 8013910:	200004d4 	.word	0x200004d4
 8013914:	200004cc 	.word	0x200004cc
 8013918:	200016c4 	.word	0x200016c4

0801391c <_free_r>:
 801391c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801391e:	4604      	mov	r4, r0
 8013920:	460f      	mov	r7, r1
 8013922:	2900      	cmp	r1, #0
 8013924:	f000 80b1 	beq.w	8013a8a <_free_r+0x16e>
 8013928:	f000 fb04 	bl	8013f34 <__malloc_lock>
 801392c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8013930:	4d56      	ldr	r5, [pc, #344]	@ (8013a8c <_free_r+0x170>)
 8013932:	f022 0001 	bic.w	r0, r2, #1
 8013936:	f1a7 0308 	sub.w	r3, r7, #8
 801393a:	eb03 0c00 	add.w	ip, r3, r0
 801393e:	68a9      	ldr	r1, [r5, #8]
 8013940:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8013944:	4561      	cmp	r1, ip
 8013946:	f026 0603 	bic.w	r6, r6, #3
 801394a:	f002 0201 	and.w	r2, r2, #1
 801394e:	d11b      	bne.n	8013988 <_free_r+0x6c>
 8013950:	4406      	add	r6, r0
 8013952:	b93a      	cbnz	r2, 8013964 <_free_r+0x48>
 8013954:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8013958:	1a9b      	subs	r3, r3, r2
 801395a:	4416      	add	r6, r2
 801395c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8013960:	60ca      	str	r2, [r1, #12]
 8013962:	6091      	str	r1, [r2, #8]
 8013964:	f046 0201 	orr.w	r2, r6, #1
 8013968:	605a      	str	r2, [r3, #4]
 801396a:	60ab      	str	r3, [r5, #8]
 801396c:	4b48      	ldr	r3, [pc, #288]	@ (8013a90 <_free_r+0x174>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	42b3      	cmp	r3, r6
 8013972:	d804      	bhi.n	801397e <_free_r+0x62>
 8013974:	4b47      	ldr	r3, [pc, #284]	@ (8013a94 <_free_r+0x178>)
 8013976:	4620      	mov	r0, r4
 8013978:	6819      	ldr	r1, [r3, #0]
 801397a:	f7ff ff79 	bl	8013870 <_malloc_trim_r>
 801397e:	4620      	mov	r0, r4
 8013980:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013984:	f000 badc 	b.w	8013f40 <__malloc_unlock>
 8013988:	f8cc 6004 	str.w	r6, [ip, #4]
 801398c:	2a00      	cmp	r2, #0
 801398e:	d138      	bne.n	8013a02 <_free_r+0xe6>
 8013990:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8013994:	1a5b      	subs	r3, r3, r1
 8013996:	4408      	add	r0, r1
 8013998:	6899      	ldr	r1, [r3, #8]
 801399a:	f105 0708 	add.w	r7, r5, #8
 801399e:	42b9      	cmp	r1, r7
 80139a0:	d031      	beq.n	8013a06 <_free_r+0xea>
 80139a2:	68df      	ldr	r7, [r3, #12]
 80139a4:	60cf      	str	r7, [r1, #12]
 80139a6:	60b9      	str	r1, [r7, #8]
 80139a8:	eb0c 0106 	add.w	r1, ip, r6
 80139ac:	6849      	ldr	r1, [r1, #4]
 80139ae:	07c9      	lsls	r1, r1, #31
 80139b0:	d40b      	bmi.n	80139ca <_free_r+0xae>
 80139b2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80139b6:	4430      	add	r0, r6
 80139b8:	bb3a      	cbnz	r2, 8013a0a <_free_r+0xee>
 80139ba:	4e37      	ldr	r6, [pc, #220]	@ (8013a98 <_free_r+0x17c>)
 80139bc:	42b1      	cmp	r1, r6
 80139be:	d124      	bne.n	8013a0a <_free_r+0xee>
 80139c0:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80139c4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80139c8:	2201      	movs	r2, #1
 80139ca:	f040 0101 	orr.w	r1, r0, #1
 80139ce:	6059      	str	r1, [r3, #4]
 80139d0:	5018      	str	r0, [r3, r0]
 80139d2:	2a00      	cmp	r2, #0
 80139d4:	d1d3      	bne.n	801397e <_free_r+0x62>
 80139d6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80139da:	d21b      	bcs.n	8013a14 <_free_r+0xf8>
 80139dc:	08c2      	lsrs	r2, r0, #3
 80139de:	2101      	movs	r1, #1
 80139e0:	0940      	lsrs	r0, r0, #5
 80139e2:	4081      	lsls	r1, r0
 80139e4:	6868      	ldr	r0, [r5, #4]
 80139e6:	3201      	adds	r2, #1
 80139e8:	4301      	orrs	r1, r0
 80139ea:	6069      	str	r1, [r5, #4]
 80139ec:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80139f0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80139f4:	3908      	subs	r1, #8
 80139f6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80139fa:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 80139fe:	60c3      	str	r3, [r0, #12]
 8013a00:	e7bd      	b.n	801397e <_free_r+0x62>
 8013a02:	2200      	movs	r2, #0
 8013a04:	e7d0      	b.n	80139a8 <_free_r+0x8c>
 8013a06:	2201      	movs	r2, #1
 8013a08:	e7ce      	b.n	80139a8 <_free_r+0x8c>
 8013a0a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8013a0e:	60ce      	str	r6, [r1, #12]
 8013a10:	60b1      	str	r1, [r6, #8]
 8013a12:	e7da      	b.n	80139ca <_free_r+0xae>
 8013a14:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8013a18:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8013a1c:	d214      	bcs.n	8013a48 <_free_r+0x12c>
 8013a1e:	0982      	lsrs	r2, r0, #6
 8013a20:	3238      	adds	r2, #56	@ 0x38
 8013a22:	1c51      	adds	r1, r2, #1
 8013a24:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8013a28:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8013a2c:	428e      	cmp	r6, r1
 8013a2e:	d125      	bne.n	8013a7c <_free_r+0x160>
 8013a30:	2001      	movs	r0, #1
 8013a32:	1092      	asrs	r2, r2, #2
 8013a34:	fa00 f202 	lsl.w	r2, r0, r2
 8013a38:	6868      	ldr	r0, [r5, #4]
 8013a3a:	4302      	orrs	r2, r0
 8013a3c:	606a      	str	r2, [r5, #4]
 8013a3e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8013a42:	60b3      	str	r3, [r6, #8]
 8013a44:	60cb      	str	r3, [r1, #12]
 8013a46:	e79a      	b.n	801397e <_free_r+0x62>
 8013a48:	2a14      	cmp	r2, #20
 8013a4a:	d801      	bhi.n	8013a50 <_free_r+0x134>
 8013a4c:	325b      	adds	r2, #91	@ 0x5b
 8013a4e:	e7e8      	b.n	8013a22 <_free_r+0x106>
 8013a50:	2a54      	cmp	r2, #84	@ 0x54
 8013a52:	d802      	bhi.n	8013a5a <_free_r+0x13e>
 8013a54:	0b02      	lsrs	r2, r0, #12
 8013a56:	326e      	adds	r2, #110	@ 0x6e
 8013a58:	e7e3      	b.n	8013a22 <_free_r+0x106>
 8013a5a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8013a5e:	d802      	bhi.n	8013a66 <_free_r+0x14a>
 8013a60:	0bc2      	lsrs	r2, r0, #15
 8013a62:	3277      	adds	r2, #119	@ 0x77
 8013a64:	e7dd      	b.n	8013a22 <_free_r+0x106>
 8013a66:	f240 5154 	movw	r1, #1364	@ 0x554
 8013a6a:	428a      	cmp	r2, r1
 8013a6c:	bf9a      	itte	ls
 8013a6e:	0c82      	lsrls	r2, r0, #18
 8013a70:	327c      	addls	r2, #124	@ 0x7c
 8013a72:	227e      	movhi	r2, #126	@ 0x7e
 8013a74:	e7d5      	b.n	8013a22 <_free_r+0x106>
 8013a76:	6889      	ldr	r1, [r1, #8]
 8013a78:	428e      	cmp	r6, r1
 8013a7a:	d004      	beq.n	8013a86 <_free_r+0x16a>
 8013a7c:	684a      	ldr	r2, [r1, #4]
 8013a7e:	f022 0203 	bic.w	r2, r2, #3
 8013a82:	4282      	cmp	r2, r0
 8013a84:	d8f7      	bhi.n	8013a76 <_free_r+0x15a>
 8013a86:	68ce      	ldr	r6, [r1, #12]
 8013a88:	e7d9      	b.n	8013a3e <_free_r+0x122>
 8013a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a8c:	200004d4 	.word	0x200004d4
 8013a90:	200004d0 	.word	0x200004d0
 8013a94:	200016f4 	.word	0x200016f4
 8013a98:	200004dc 	.word	0x200004dc

08013a9c <_malloc_r>:
 8013a9c:	f101 030b 	add.w	r3, r1, #11
 8013aa0:	2b16      	cmp	r3, #22
 8013aa2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aa6:	4605      	mov	r5, r0
 8013aa8:	d906      	bls.n	8013ab8 <_malloc_r+0x1c>
 8013aaa:	f033 0707 	bics.w	r7, r3, #7
 8013aae:	d504      	bpl.n	8013aba <_malloc_r+0x1e>
 8013ab0:	230c      	movs	r3, #12
 8013ab2:	602b      	str	r3, [r5, #0]
 8013ab4:	2400      	movs	r4, #0
 8013ab6:	e1a3      	b.n	8013e00 <_malloc_r+0x364>
 8013ab8:	2710      	movs	r7, #16
 8013aba:	42b9      	cmp	r1, r7
 8013abc:	d8f8      	bhi.n	8013ab0 <_malloc_r+0x14>
 8013abe:	4628      	mov	r0, r5
 8013ac0:	f000 fa38 	bl	8013f34 <__malloc_lock>
 8013ac4:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8013ac8:	4eaf      	ldr	r6, [pc, #700]	@ (8013d88 <_malloc_r+0x2ec>)
 8013aca:	d237      	bcs.n	8013b3c <_malloc_r+0xa0>
 8013acc:	f107 0208 	add.w	r2, r7, #8
 8013ad0:	4432      	add	r2, r6
 8013ad2:	f1a2 0108 	sub.w	r1, r2, #8
 8013ad6:	6854      	ldr	r4, [r2, #4]
 8013ad8:	428c      	cmp	r4, r1
 8013ada:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8013ade:	d102      	bne.n	8013ae6 <_malloc_r+0x4a>
 8013ae0:	68d4      	ldr	r4, [r2, #12]
 8013ae2:	42a2      	cmp	r2, r4
 8013ae4:	d010      	beq.n	8013b08 <_malloc_r+0x6c>
 8013ae6:	6863      	ldr	r3, [r4, #4]
 8013ae8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8013aec:	f023 0303 	bic.w	r3, r3, #3
 8013af0:	60ca      	str	r2, [r1, #12]
 8013af2:	4423      	add	r3, r4
 8013af4:	6091      	str	r1, [r2, #8]
 8013af6:	685a      	ldr	r2, [r3, #4]
 8013af8:	f042 0201 	orr.w	r2, r2, #1
 8013afc:	605a      	str	r2, [r3, #4]
 8013afe:	4628      	mov	r0, r5
 8013b00:	f000 fa1e 	bl	8013f40 <__malloc_unlock>
 8013b04:	3408      	adds	r4, #8
 8013b06:	e17b      	b.n	8013e00 <_malloc_r+0x364>
 8013b08:	3302      	adds	r3, #2
 8013b0a:	6934      	ldr	r4, [r6, #16]
 8013b0c:	499f      	ldr	r1, [pc, #636]	@ (8013d8c <_malloc_r+0x2f0>)
 8013b0e:	428c      	cmp	r4, r1
 8013b10:	d077      	beq.n	8013c02 <_malloc_r+0x166>
 8013b12:	6862      	ldr	r2, [r4, #4]
 8013b14:	f022 0c03 	bic.w	ip, r2, #3
 8013b18:	ebac 0007 	sub.w	r0, ip, r7
 8013b1c:	280f      	cmp	r0, #15
 8013b1e:	dd48      	ble.n	8013bb2 <_malloc_r+0x116>
 8013b20:	19e2      	adds	r2, r4, r7
 8013b22:	f040 0301 	orr.w	r3, r0, #1
 8013b26:	f047 0701 	orr.w	r7, r7, #1
 8013b2a:	6067      	str	r7, [r4, #4]
 8013b2c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8013b30:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8013b34:	6053      	str	r3, [r2, #4]
 8013b36:	f844 000c 	str.w	r0, [r4, ip]
 8013b3a:	e7e0      	b.n	8013afe <_malloc_r+0x62>
 8013b3c:	0a7b      	lsrs	r3, r7, #9
 8013b3e:	d02a      	beq.n	8013b96 <_malloc_r+0xfa>
 8013b40:	2b04      	cmp	r3, #4
 8013b42:	d812      	bhi.n	8013b6a <_malloc_r+0xce>
 8013b44:	09bb      	lsrs	r3, r7, #6
 8013b46:	3338      	adds	r3, #56	@ 0x38
 8013b48:	1c5a      	adds	r2, r3, #1
 8013b4a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8013b4e:	f1a2 0c08 	sub.w	ip, r2, #8
 8013b52:	6854      	ldr	r4, [r2, #4]
 8013b54:	4564      	cmp	r4, ip
 8013b56:	d006      	beq.n	8013b66 <_malloc_r+0xca>
 8013b58:	6862      	ldr	r2, [r4, #4]
 8013b5a:	f022 0203 	bic.w	r2, r2, #3
 8013b5e:	1bd0      	subs	r0, r2, r7
 8013b60:	280f      	cmp	r0, #15
 8013b62:	dd1c      	ble.n	8013b9e <_malloc_r+0x102>
 8013b64:	3b01      	subs	r3, #1
 8013b66:	3301      	adds	r3, #1
 8013b68:	e7cf      	b.n	8013b0a <_malloc_r+0x6e>
 8013b6a:	2b14      	cmp	r3, #20
 8013b6c:	d801      	bhi.n	8013b72 <_malloc_r+0xd6>
 8013b6e:	335b      	adds	r3, #91	@ 0x5b
 8013b70:	e7ea      	b.n	8013b48 <_malloc_r+0xac>
 8013b72:	2b54      	cmp	r3, #84	@ 0x54
 8013b74:	d802      	bhi.n	8013b7c <_malloc_r+0xe0>
 8013b76:	0b3b      	lsrs	r3, r7, #12
 8013b78:	336e      	adds	r3, #110	@ 0x6e
 8013b7a:	e7e5      	b.n	8013b48 <_malloc_r+0xac>
 8013b7c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8013b80:	d802      	bhi.n	8013b88 <_malloc_r+0xec>
 8013b82:	0bfb      	lsrs	r3, r7, #15
 8013b84:	3377      	adds	r3, #119	@ 0x77
 8013b86:	e7df      	b.n	8013b48 <_malloc_r+0xac>
 8013b88:	f240 5254 	movw	r2, #1364	@ 0x554
 8013b8c:	4293      	cmp	r3, r2
 8013b8e:	d804      	bhi.n	8013b9a <_malloc_r+0xfe>
 8013b90:	0cbb      	lsrs	r3, r7, #18
 8013b92:	337c      	adds	r3, #124	@ 0x7c
 8013b94:	e7d8      	b.n	8013b48 <_malloc_r+0xac>
 8013b96:	233f      	movs	r3, #63	@ 0x3f
 8013b98:	e7d6      	b.n	8013b48 <_malloc_r+0xac>
 8013b9a:	237e      	movs	r3, #126	@ 0x7e
 8013b9c:	e7d4      	b.n	8013b48 <_malloc_r+0xac>
 8013b9e:	2800      	cmp	r0, #0
 8013ba0:	68e1      	ldr	r1, [r4, #12]
 8013ba2:	db04      	blt.n	8013bae <_malloc_r+0x112>
 8013ba4:	68a3      	ldr	r3, [r4, #8]
 8013ba6:	60d9      	str	r1, [r3, #12]
 8013ba8:	608b      	str	r3, [r1, #8]
 8013baa:	18a3      	adds	r3, r4, r2
 8013bac:	e7a3      	b.n	8013af6 <_malloc_r+0x5a>
 8013bae:	460c      	mov	r4, r1
 8013bb0:	e7d0      	b.n	8013b54 <_malloc_r+0xb8>
 8013bb2:	2800      	cmp	r0, #0
 8013bb4:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8013bb8:	db07      	blt.n	8013bca <_malloc_r+0x12e>
 8013bba:	44a4      	add	ip, r4
 8013bbc:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8013bc0:	f043 0301 	orr.w	r3, r3, #1
 8013bc4:	f8cc 3004 	str.w	r3, [ip, #4]
 8013bc8:	e799      	b.n	8013afe <_malloc_r+0x62>
 8013bca:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8013bce:	6870      	ldr	r0, [r6, #4]
 8013bd0:	f080 8095 	bcs.w	8013cfe <_malloc_r+0x262>
 8013bd4:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8013bd8:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8013bdc:	f04f 0c01 	mov.w	ip, #1
 8013be0:	3201      	adds	r2, #1
 8013be2:	fa0c fc0e 	lsl.w	ip, ip, lr
 8013be6:	ea4c 0000 	orr.w	r0, ip, r0
 8013bea:	6070      	str	r0, [r6, #4]
 8013bec:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8013bf0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8013bf4:	3808      	subs	r0, #8
 8013bf6:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8013bfa:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8013bfe:	f8cc 400c 	str.w	r4, [ip, #12]
 8013c02:	1098      	asrs	r0, r3, #2
 8013c04:	2201      	movs	r2, #1
 8013c06:	4082      	lsls	r2, r0
 8013c08:	6870      	ldr	r0, [r6, #4]
 8013c0a:	4290      	cmp	r0, r2
 8013c0c:	d326      	bcc.n	8013c5c <_malloc_r+0x1c0>
 8013c0e:	4210      	tst	r0, r2
 8013c10:	d106      	bne.n	8013c20 <_malloc_r+0x184>
 8013c12:	f023 0303 	bic.w	r3, r3, #3
 8013c16:	0052      	lsls	r2, r2, #1
 8013c18:	4210      	tst	r0, r2
 8013c1a:	f103 0304 	add.w	r3, r3, #4
 8013c1e:	d0fa      	beq.n	8013c16 <_malloc_r+0x17a>
 8013c20:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8013c24:	46c1      	mov	r9, r8
 8013c26:	469e      	mov	lr, r3
 8013c28:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8013c2c:	454c      	cmp	r4, r9
 8013c2e:	f040 80b9 	bne.w	8013da4 <_malloc_r+0x308>
 8013c32:	f10e 0e01 	add.w	lr, lr, #1
 8013c36:	f01e 0f03 	tst.w	lr, #3
 8013c3a:	f109 0908 	add.w	r9, r9, #8
 8013c3e:	d1f3      	bne.n	8013c28 <_malloc_r+0x18c>
 8013c40:	0798      	lsls	r0, r3, #30
 8013c42:	f040 80e3 	bne.w	8013e0c <_malloc_r+0x370>
 8013c46:	6873      	ldr	r3, [r6, #4]
 8013c48:	ea23 0302 	bic.w	r3, r3, r2
 8013c4c:	6073      	str	r3, [r6, #4]
 8013c4e:	6870      	ldr	r0, [r6, #4]
 8013c50:	0052      	lsls	r2, r2, #1
 8013c52:	4290      	cmp	r0, r2
 8013c54:	d302      	bcc.n	8013c5c <_malloc_r+0x1c0>
 8013c56:	2a00      	cmp	r2, #0
 8013c58:	f040 80e5 	bne.w	8013e26 <_malloc_r+0x38a>
 8013c5c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8013c60:	f8da 3004 	ldr.w	r3, [sl, #4]
 8013c64:	f023 0903 	bic.w	r9, r3, #3
 8013c68:	45b9      	cmp	r9, r7
 8013c6a:	d304      	bcc.n	8013c76 <_malloc_r+0x1da>
 8013c6c:	eba9 0207 	sub.w	r2, r9, r7
 8013c70:	2a0f      	cmp	r2, #15
 8013c72:	f300 8141 	bgt.w	8013ef8 <_malloc_r+0x45c>
 8013c76:	4b46      	ldr	r3, [pc, #280]	@ (8013d90 <_malloc_r+0x2f4>)
 8013c78:	6819      	ldr	r1, [r3, #0]
 8013c7a:	3110      	adds	r1, #16
 8013c7c:	4439      	add	r1, r7
 8013c7e:	2008      	movs	r0, #8
 8013c80:	9101      	str	r1, [sp, #4]
 8013c82:	f002 f987 	bl	8015f94 <sysconf>
 8013c86:	4a43      	ldr	r2, [pc, #268]	@ (8013d94 <_malloc_r+0x2f8>)
 8013c88:	9901      	ldr	r1, [sp, #4]
 8013c8a:	6813      	ldr	r3, [r2, #0]
 8013c8c:	3301      	adds	r3, #1
 8013c8e:	bf1f      	itttt	ne
 8013c90:	f101 31ff 	addne.w	r1, r1, #4294967295
 8013c94:	1809      	addne	r1, r1, r0
 8013c96:	4243      	negne	r3, r0
 8013c98:	4019      	andne	r1, r3
 8013c9a:	4680      	mov	r8, r0
 8013c9c:	4628      	mov	r0, r5
 8013c9e:	9101      	str	r1, [sp, #4]
 8013ca0:	f002 f954 	bl	8015f4c <_sbrk_r>
 8013ca4:	1c42      	adds	r2, r0, #1
 8013ca6:	eb0a 0b09 	add.w	fp, sl, r9
 8013caa:	4604      	mov	r4, r0
 8013cac:	f000 80f7 	beq.w	8013e9e <_malloc_r+0x402>
 8013cb0:	4583      	cmp	fp, r0
 8013cb2:	9901      	ldr	r1, [sp, #4]
 8013cb4:	4a37      	ldr	r2, [pc, #220]	@ (8013d94 <_malloc_r+0x2f8>)
 8013cb6:	d902      	bls.n	8013cbe <_malloc_r+0x222>
 8013cb8:	45b2      	cmp	sl, r6
 8013cba:	f040 80f0 	bne.w	8013e9e <_malloc_r+0x402>
 8013cbe:	4b36      	ldr	r3, [pc, #216]	@ (8013d98 <_malloc_r+0x2fc>)
 8013cc0:	6818      	ldr	r0, [r3, #0]
 8013cc2:	45a3      	cmp	fp, r4
 8013cc4:	eb00 0e01 	add.w	lr, r0, r1
 8013cc8:	f8c3 e000 	str.w	lr, [r3]
 8013ccc:	f108 3cff 	add.w	ip, r8, #4294967295
 8013cd0:	f040 80ab 	bne.w	8013e2a <_malloc_r+0x38e>
 8013cd4:	ea1b 0f0c 	tst.w	fp, ip
 8013cd8:	f040 80a7 	bne.w	8013e2a <_malloc_r+0x38e>
 8013cdc:	68b2      	ldr	r2, [r6, #8]
 8013cde:	4449      	add	r1, r9
 8013ce0:	f041 0101 	orr.w	r1, r1, #1
 8013ce4:	6051      	str	r1, [r2, #4]
 8013ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8013d9c <_malloc_r+0x300>)
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	6811      	ldr	r1, [r2, #0]
 8013cec:	428b      	cmp	r3, r1
 8013cee:	bf88      	it	hi
 8013cf0:	6013      	strhi	r3, [r2, #0]
 8013cf2:	4a2b      	ldr	r2, [pc, #172]	@ (8013da0 <_malloc_r+0x304>)
 8013cf4:	6811      	ldr	r1, [r2, #0]
 8013cf6:	428b      	cmp	r3, r1
 8013cf8:	bf88      	it	hi
 8013cfa:	6013      	strhi	r3, [r2, #0]
 8013cfc:	e0cf      	b.n	8013e9e <_malloc_r+0x402>
 8013cfe:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8013d02:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8013d06:	d218      	bcs.n	8013d3a <_malloc_r+0x29e>
 8013d08:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8013d0c:	3238      	adds	r2, #56	@ 0x38
 8013d0e:	f102 0e01 	add.w	lr, r2, #1
 8013d12:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8013d16:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8013d1a:	45f0      	cmp	r8, lr
 8013d1c:	d12b      	bne.n	8013d76 <_malloc_r+0x2da>
 8013d1e:	1092      	asrs	r2, r2, #2
 8013d20:	f04f 0c01 	mov.w	ip, #1
 8013d24:	fa0c f202 	lsl.w	r2, ip, r2
 8013d28:	4302      	orrs	r2, r0
 8013d2a:	6072      	str	r2, [r6, #4]
 8013d2c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8013d30:	f8c8 4008 	str.w	r4, [r8, #8]
 8013d34:	f8ce 400c 	str.w	r4, [lr, #12]
 8013d38:	e763      	b.n	8013c02 <_malloc_r+0x166>
 8013d3a:	2a14      	cmp	r2, #20
 8013d3c:	d801      	bhi.n	8013d42 <_malloc_r+0x2a6>
 8013d3e:	325b      	adds	r2, #91	@ 0x5b
 8013d40:	e7e5      	b.n	8013d0e <_malloc_r+0x272>
 8013d42:	2a54      	cmp	r2, #84	@ 0x54
 8013d44:	d803      	bhi.n	8013d4e <_malloc_r+0x2b2>
 8013d46:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8013d4a:	326e      	adds	r2, #110	@ 0x6e
 8013d4c:	e7df      	b.n	8013d0e <_malloc_r+0x272>
 8013d4e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8013d52:	d803      	bhi.n	8013d5c <_malloc_r+0x2c0>
 8013d54:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8013d58:	3277      	adds	r2, #119	@ 0x77
 8013d5a:	e7d8      	b.n	8013d0e <_malloc_r+0x272>
 8013d5c:	f240 5e54 	movw	lr, #1364	@ 0x554
 8013d60:	4572      	cmp	r2, lr
 8013d62:	bf9a      	itte	ls
 8013d64:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8013d68:	327c      	addls	r2, #124	@ 0x7c
 8013d6a:	227e      	movhi	r2, #126	@ 0x7e
 8013d6c:	e7cf      	b.n	8013d0e <_malloc_r+0x272>
 8013d6e:	f8de e008 	ldr.w	lr, [lr, #8]
 8013d72:	45f0      	cmp	r8, lr
 8013d74:	d005      	beq.n	8013d82 <_malloc_r+0x2e6>
 8013d76:	f8de 2004 	ldr.w	r2, [lr, #4]
 8013d7a:	f022 0203 	bic.w	r2, r2, #3
 8013d7e:	4562      	cmp	r2, ip
 8013d80:	d8f5      	bhi.n	8013d6e <_malloc_r+0x2d2>
 8013d82:	f8de 800c 	ldr.w	r8, [lr, #12]
 8013d86:	e7d1      	b.n	8013d2c <_malloc_r+0x290>
 8013d88:	200004d4 	.word	0x200004d4
 8013d8c:	200004dc 	.word	0x200004dc
 8013d90:	200016f4 	.word	0x200016f4
 8013d94:	200004cc 	.word	0x200004cc
 8013d98:	200016c4 	.word	0x200016c4
 8013d9c:	200016f0 	.word	0x200016f0
 8013da0:	200016ec 	.word	0x200016ec
 8013da4:	6860      	ldr	r0, [r4, #4]
 8013da6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8013daa:	f020 0003 	bic.w	r0, r0, #3
 8013dae:	eba0 0a07 	sub.w	sl, r0, r7
 8013db2:	f1ba 0f0f 	cmp.w	sl, #15
 8013db6:	dd12      	ble.n	8013dde <_malloc_r+0x342>
 8013db8:	68a3      	ldr	r3, [r4, #8]
 8013dba:	19e2      	adds	r2, r4, r7
 8013dbc:	f047 0701 	orr.w	r7, r7, #1
 8013dc0:	6067      	str	r7, [r4, #4]
 8013dc2:	f8c3 c00c 	str.w	ip, [r3, #12]
 8013dc6:	f8cc 3008 	str.w	r3, [ip, #8]
 8013dca:	f04a 0301 	orr.w	r3, sl, #1
 8013dce:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8013dd2:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8013dd6:	6053      	str	r3, [r2, #4]
 8013dd8:	f844 a000 	str.w	sl, [r4, r0]
 8013ddc:	e68f      	b.n	8013afe <_malloc_r+0x62>
 8013dde:	f1ba 0f00 	cmp.w	sl, #0
 8013de2:	db11      	blt.n	8013e08 <_malloc_r+0x36c>
 8013de4:	4420      	add	r0, r4
 8013de6:	6843      	ldr	r3, [r0, #4]
 8013de8:	f043 0301 	orr.w	r3, r3, #1
 8013dec:	6043      	str	r3, [r0, #4]
 8013dee:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8013df2:	4628      	mov	r0, r5
 8013df4:	f8c3 c00c 	str.w	ip, [r3, #12]
 8013df8:	f8cc 3008 	str.w	r3, [ip, #8]
 8013dfc:	f000 f8a0 	bl	8013f40 <__malloc_unlock>
 8013e00:	4620      	mov	r0, r4
 8013e02:	b003      	add	sp, #12
 8013e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e08:	4664      	mov	r4, ip
 8013e0a:	e70f      	b.n	8013c2c <_malloc_r+0x190>
 8013e0c:	f858 0908 	ldr.w	r0, [r8], #-8
 8013e10:	4540      	cmp	r0, r8
 8013e12:	f103 33ff 	add.w	r3, r3, #4294967295
 8013e16:	f43f af13 	beq.w	8013c40 <_malloc_r+0x1a4>
 8013e1a:	e718      	b.n	8013c4e <_malloc_r+0x1b2>
 8013e1c:	3304      	adds	r3, #4
 8013e1e:	0052      	lsls	r2, r2, #1
 8013e20:	4210      	tst	r0, r2
 8013e22:	d0fb      	beq.n	8013e1c <_malloc_r+0x380>
 8013e24:	e6fc      	b.n	8013c20 <_malloc_r+0x184>
 8013e26:	4673      	mov	r3, lr
 8013e28:	e7fa      	b.n	8013e20 <_malloc_r+0x384>
 8013e2a:	6810      	ldr	r0, [r2, #0]
 8013e2c:	3001      	adds	r0, #1
 8013e2e:	bf1b      	ittet	ne
 8013e30:	eba4 0b0b 	subne.w	fp, r4, fp
 8013e34:	eb0b 020e 	addne.w	r2, fp, lr
 8013e38:	6014      	streq	r4, [r2, #0]
 8013e3a:	601a      	strne	r2, [r3, #0]
 8013e3c:	f014 0b07 	ands.w	fp, r4, #7
 8013e40:	bf1a      	itte	ne
 8013e42:	f1cb 0008 	rsbne	r0, fp, #8
 8013e46:	1824      	addne	r4, r4, r0
 8013e48:	4658      	moveq	r0, fp
 8013e4a:	1862      	adds	r2, r4, r1
 8013e4c:	ea02 010c 	and.w	r1, r2, ip
 8013e50:	4480      	add	r8, r0
 8013e52:	eba8 0801 	sub.w	r8, r8, r1
 8013e56:	ea08 080c 	and.w	r8, r8, ip
 8013e5a:	4641      	mov	r1, r8
 8013e5c:	4628      	mov	r0, r5
 8013e5e:	9201      	str	r2, [sp, #4]
 8013e60:	f002 f874 	bl	8015f4c <_sbrk_r>
 8013e64:	1c43      	adds	r3, r0, #1
 8013e66:	9a01      	ldr	r2, [sp, #4]
 8013e68:	4b28      	ldr	r3, [pc, #160]	@ (8013f0c <_malloc_r+0x470>)
 8013e6a:	d107      	bne.n	8013e7c <_malloc_r+0x3e0>
 8013e6c:	f1bb 0f00 	cmp.w	fp, #0
 8013e70:	d023      	beq.n	8013eba <_malloc_r+0x41e>
 8013e72:	f1ab 0008 	sub.w	r0, fp, #8
 8013e76:	4410      	add	r0, r2
 8013e78:	f04f 0800 	mov.w	r8, #0
 8013e7c:	681a      	ldr	r2, [r3, #0]
 8013e7e:	60b4      	str	r4, [r6, #8]
 8013e80:	1b00      	subs	r0, r0, r4
 8013e82:	4440      	add	r0, r8
 8013e84:	4442      	add	r2, r8
 8013e86:	f040 0001 	orr.w	r0, r0, #1
 8013e8a:	45b2      	cmp	sl, r6
 8013e8c:	601a      	str	r2, [r3, #0]
 8013e8e:	6060      	str	r0, [r4, #4]
 8013e90:	f43f af29 	beq.w	8013ce6 <_malloc_r+0x24a>
 8013e94:	f1b9 0f0f 	cmp.w	r9, #15
 8013e98:	d812      	bhi.n	8013ec0 <_malloc_r+0x424>
 8013e9a:	2301      	movs	r3, #1
 8013e9c:	6063      	str	r3, [r4, #4]
 8013e9e:	68b3      	ldr	r3, [r6, #8]
 8013ea0:	685b      	ldr	r3, [r3, #4]
 8013ea2:	f023 0303 	bic.w	r3, r3, #3
 8013ea6:	42bb      	cmp	r3, r7
 8013ea8:	eba3 0207 	sub.w	r2, r3, r7
 8013eac:	d301      	bcc.n	8013eb2 <_malloc_r+0x416>
 8013eae:	2a0f      	cmp	r2, #15
 8013eb0:	dc22      	bgt.n	8013ef8 <_malloc_r+0x45c>
 8013eb2:	4628      	mov	r0, r5
 8013eb4:	f000 f844 	bl	8013f40 <__malloc_unlock>
 8013eb8:	e5fc      	b.n	8013ab4 <_malloc_r+0x18>
 8013eba:	4610      	mov	r0, r2
 8013ebc:	46d8      	mov	r8, fp
 8013ebe:	e7dd      	b.n	8013e7c <_malloc_r+0x3e0>
 8013ec0:	f8da 2004 	ldr.w	r2, [sl, #4]
 8013ec4:	f1a9 090c 	sub.w	r9, r9, #12
 8013ec8:	f029 0907 	bic.w	r9, r9, #7
 8013ecc:	f002 0201 	and.w	r2, r2, #1
 8013ed0:	ea42 0209 	orr.w	r2, r2, r9
 8013ed4:	f8ca 2004 	str.w	r2, [sl, #4]
 8013ed8:	2105      	movs	r1, #5
 8013eda:	eb0a 0209 	add.w	r2, sl, r9
 8013ede:	f1b9 0f0f 	cmp.w	r9, #15
 8013ee2:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8013ee6:	f67f aefe 	bls.w	8013ce6 <_malloc_r+0x24a>
 8013eea:	f10a 0108 	add.w	r1, sl, #8
 8013eee:	4628      	mov	r0, r5
 8013ef0:	f7ff fd14 	bl	801391c <_free_r>
 8013ef4:	4b05      	ldr	r3, [pc, #20]	@ (8013f0c <_malloc_r+0x470>)
 8013ef6:	e6f6      	b.n	8013ce6 <_malloc_r+0x24a>
 8013ef8:	68b4      	ldr	r4, [r6, #8]
 8013efa:	f047 0301 	orr.w	r3, r7, #1
 8013efe:	4427      	add	r7, r4
 8013f00:	f042 0201 	orr.w	r2, r2, #1
 8013f04:	6063      	str	r3, [r4, #4]
 8013f06:	60b7      	str	r7, [r6, #8]
 8013f08:	607a      	str	r2, [r7, #4]
 8013f0a:	e5f8      	b.n	8013afe <_malloc_r+0x62>
 8013f0c:	200016c4 	.word	0x200016c4

08013f10 <__ascii_mbtowc>:
 8013f10:	b082      	sub	sp, #8
 8013f12:	b901      	cbnz	r1, 8013f16 <__ascii_mbtowc+0x6>
 8013f14:	a901      	add	r1, sp, #4
 8013f16:	b142      	cbz	r2, 8013f2a <__ascii_mbtowc+0x1a>
 8013f18:	b14b      	cbz	r3, 8013f2e <__ascii_mbtowc+0x1e>
 8013f1a:	7813      	ldrb	r3, [r2, #0]
 8013f1c:	600b      	str	r3, [r1, #0]
 8013f1e:	7812      	ldrb	r2, [r2, #0]
 8013f20:	1e10      	subs	r0, r2, #0
 8013f22:	bf18      	it	ne
 8013f24:	2001      	movne	r0, #1
 8013f26:	b002      	add	sp, #8
 8013f28:	4770      	bx	lr
 8013f2a:	4610      	mov	r0, r2
 8013f2c:	e7fb      	b.n	8013f26 <__ascii_mbtowc+0x16>
 8013f2e:	f06f 0001 	mvn.w	r0, #1
 8013f32:	e7f8      	b.n	8013f26 <__ascii_mbtowc+0x16>

08013f34 <__malloc_lock>:
 8013f34:	4801      	ldr	r0, [pc, #4]	@ (8013f3c <__malloc_lock+0x8>)
 8013f36:	f7fe be09 	b.w	8012b4c <__retarget_lock_acquire_recursive>
 8013f3a:	bf00      	nop
 8013f3c:	200016bc 	.word	0x200016bc

08013f40 <__malloc_unlock>:
 8013f40:	4801      	ldr	r0, [pc, #4]	@ (8013f48 <__malloc_unlock+0x8>)
 8013f42:	f7fe be04 	b.w	8012b4e <__retarget_lock_release_recursive>
 8013f46:	bf00      	nop
 8013f48:	200016bc 	.word	0x200016bc

08013f4c <_Balloc>:
 8013f4c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8013f4e:	b570      	push	{r4, r5, r6, lr}
 8013f50:	4605      	mov	r5, r0
 8013f52:	460c      	mov	r4, r1
 8013f54:	b17b      	cbz	r3, 8013f76 <_Balloc+0x2a>
 8013f56:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8013f58:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013f5c:	b9a0      	cbnz	r0, 8013f88 <_Balloc+0x3c>
 8013f5e:	2101      	movs	r1, #1
 8013f60:	fa01 f604 	lsl.w	r6, r1, r4
 8013f64:	1d72      	adds	r2, r6, #5
 8013f66:	0092      	lsls	r2, r2, #2
 8013f68:	4628      	mov	r0, r5
 8013f6a:	f002 f85f 	bl	801602c <_calloc_r>
 8013f6e:	b148      	cbz	r0, 8013f84 <_Balloc+0x38>
 8013f70:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8013f74:	e00b      	b.n	8013f8e <_Balloc+0x42>
 8013f76:	2221      	movs	r2, #33	@ 0x21
 8013f78:	2104      	movs	r1, #4
 8013f7a:	f002 f857 	bl	801602c <_calloc_r>
 8013f7e:	6468      	str	r0, [r5, #68]	@ 0x44
 8013f80:	2800      	cmp	r0, #0
 8013f82:	d1e8      	bne.n	8013f56 <_Balloc+0xa>
 8013f84:	2000      	movs	r0, #0
 8013f86:	bd70      	pop	{r4, r5, r6, pc}
 8013f88:	6802      	ldr	r2, [r0, #0]
 8013f8a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8013f8e:	2300      	movs	r3, #0
 8013f90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013f94:	e7f7      	b.n	8013f86 <_Balloc+0x3a>

08013f96 <_Bfree>:
 8013f96:	b131      	cbz	r1, 8013fa6 <_Bfree+0x10>
 8013f98:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8013f9a:	684a      	ldr	r2, [r1, #4]
 8013f9c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013fa0:	6008      	str	r0, [r1, #0]
 8013fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8013fa6:	4770      	bx	lr

08013fa8 <__multadd>:
 8013fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fac:	690d      	ldr	r5, [r1, #16]
 8013fae:	4607      	mov	r7, r0
 8013fb0:	460c      	mov	r4, r1
 8013fb2:	461e      	mov	r6, r3
 8013fb4:	f101 0c14 	add.w	ip, r1, #20
 8013fb8:	2000      	movs	r0, #0
 8013fba:	f8dc 3000 	ldr.w	r3, [ip]
 8013fbe:	b299      	uxth	r1, r3
 8013fc0:	fb02 6101 	mla	r1, r2, r1, r6
 8013fc4:	0c1e      	lsrs	r6, r3, #16
 8013fc6:	0c0b      	lsrs	r3, r1, #16
 8013fc8:	fb02 3306 	mla	r3, r2, r6, r3
 8013fcc:	b289      	uxth	r1, r1
 8013fce:	3001      	adds	r0, #1
 8013fd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013fd4:	4285      	cmp	r5, r0
 8013fd6:	f84c 1b04 	str.w	r1, [ip], #4
 8013fda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013fde:	dcec      	bgt.n	8013fba <__multadd+0x12>
 8013fe0:	b30e      	cbz	r6, 8014026 <__multadd+0x7e>
 8013fe2:	68a3      	ldr	r3, [r4, #8]
 8013fe4:	42ab      	cmp	r3, r5
 8013fe6:	dc19      	bgt.n	801401c <__multadd+0x74>
 8013fe8:	6861      	ldr	r1, [r4, #4]
 8013fea:	4638      	mov	r0, r7
 8013fec:	3101      	adds	r1, #1
 8013fee:	f7ff ffad 	bl	8013f4c <_Balloc>
 8013ff2:	4680      	mov	r8, r0
 8013ff4:	b928      	cbnz	r0, 8014002 <__multadd+0x5a>
 8013ff6:	4602      	mov	r2, r0
 8013ff8:	4b0c      	ldr	r3, [pc, #48]	@ (801402c <__multadd+0x84>)
 8013ffa:	480d      	ldr	r0, [pc, #52]	@ (8014030 <__multadd+0x88>)
 8013ffc:	21ba      	movs	r1, #186	@ 0xba
 8013ffe:	f7fd fb43 	bl	8011688 <__assert_func>
 8014002:	6922      	ldr	r2, [r4, #16]
 8014004:	3202      	adds	r2, #2
 8014006:	f104 010c 	add.w	r1, r4, #12
 801400a:	0092      	lsls	r2, r2, #2
 801400c:	300c      	adds	r0, #12
 801400e:	f7fe fd9f 	bl	8012b50 <memcpy>
 8014012:	4621      	mov	r1, r4
 8014014:	4638      	mov	r0, r7
 8014016:	f7ff ffbe 	bl	8013f96 <_Bfree>
 801401a:	4644      	mov	r4, r8
 801401c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014020:	3501      	adds	r5, #1
 8014022:	615e      	str	r6, [r3, #20]
 8014024:	6125      	str	r5, [r4, #16]
 8014026:	4620      	mov	r0, r4
 8014028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801402c:	0801bca4 	.word	0x0801bca4
 8014030:	0801bd0d 	.word	0x0801bd0d

08014034 <__hi0bits>:
 8014034:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8014038:	4603      	mov	r3, r0
 801403a:	bf36      	itet	cc
 801403c:	0403      	lslcc	r3, r0, #16
 801403e:	2000      	movcs	r0, #0
 8014040:	2010      	movcc	r0, #16
 8014042:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014046:	bf3c      	itt	cc
 8014048:	021b      	lslcc	r3, r3, #8
 801404a:	3008      	addcc	r0, #8
 801404c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014050:	bf3c      	itt	cc
 8014052:	011b      	lslcc	r3, r3, #4
 8014054:	3004      	addcc	r0, #4
 8014056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801405a:	bf3c      	itt	cc
 801405c:	009b      	lslcc	r3, r3, #2
 801405e:	3002      	addcc	r0, #2
 8014060:	2b00      	cmp	r3, #0
 8014062:	db05      	blt.n	8014070 <__hi0bits+0x3c>
 8014064:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014068:	f100 0001 	add.w	r0, r0, #1
 801406c:	bf08      	it	eq
 801406e:	2020      	moveq	r0, #32
 8014070:	4770      	bx	lr

08014072 <__lo0bits>:
 8014072:	6803      	ldr	r3, [r0, #0]
 8014074:	4602      	mov	r2, r0
 8014076:	f013 0007 	ands.w	r0, r3, #7
 801407a:	d00b      	beq.n	8014094 <__lo0bits+0x22>
 801407c:	07d9      	lsls	r1, r3, #31
 801407e:	d421      	bmi.n	80140c4 <__lo0bits+0x52>
 8014080:	0798      	lsls	r0, r3, #30
 8014082:	bf49      	itett	mi
 8014084:	085b      	lsrmi	r3, r3, #1
 8014086:	089b      	lsrpl	r3, r3, #2
 8014088:	2001      	movmi	r0, #1
 801408a:	6013      	strmi	r3, [r2, #0]
 801408c:	bf5c      	itt	pl
 801408e:	6013      	strpl	r3, [r2, #0]
 8014090:	2002      	movpl	r0, #2
 8014092:	4770      	bx	lr
 8014094:	b299      	uxth	r1, r3
 8014096:	b909      	cbnz	r1, 801409c <__lo0bits+0x2a>
 8014098:	0c1b      	lsrs	r3, r3, #16
 801409a:	2010      	movs	r0, #16
 801409c:	b2d9      	uxtb	r1, r3
 801409e:	b909      	cbnz	r1, 80140a4 <__lo0bits+0x32>
 80140a0:	3008      	adds	r0, #8
 80140a2:	0a1b      	lsrs	r3, r3, #8
 80140a4:	0719      	lsls	r1, r3, #28
 80140a6:	bf04      	itt	eq
 80140a8:	091b      	lsreq	r3, r3, #4
 80140aa:	3004      	addeq	r0, #4
 80140ac:	0799      	lsls	r1, r3, #30
 80140ae:	bf04      	itt	eq
 80140b0:	089b      	lsreq	r3, r3, #2
 80140b2:	3002      	addeq	r0, #2
 80140b4:	07d9      	lsls	r1, r3, #31
 80140b6:	d403      	bmi.n	80140c0 <__lo0bits+0x4e>
 80140b8:	085b      	lsrs	r3, r3, #1
 80140ba:	f100 0001 	add.w	r0, r0, #1
 80140be:	d003      	beq.n	80140c8 <__lo0bits+0x56>
 80140c0:	6013      	str	r3, [r2, #0]
 80140c2:	4770      	bx	lr
 80140c4:	2000      	movs	r0, #0
 80140c6:	4770      	bx	lr
 80140c8:	2020      	movs	r0, #32
 80140ca:	4770      	bx	lr

080140cc <__i2b>:
 80140cc:	b510      	push	{r4, lr}
 80140ce:	460c      	mov	r4, r1
 80140d0:	2101      	movs	r1, #1
 80140d2:	f7ff ff3b 	bl	8013f4c <_Balloc>
 80140d6:	4602      	mov	r2, r0
 80140d8:	b928      	cbnz	r0, 80140e6 <__i2b+0x1a>
 80140da:	4b05      	ldr	r3, [pc, #20]	@ (80140f0 <__i2b+0x24>)
 80140dc:	4805      	ldr	r0, [pc, #20]	@ (80140f4 <__i2b+0x28>)
 80140de:	f240 1145 	movw	r1, #325	@ 0x145
 80140e2:	f7fd fad1 	bl	8011688 <__assert_func>
 80140e6:	2301      	movs	r3, #1
 80140e8:	6144      	str	r4, [r0, #20]
 80140ea:	6103      	str	r3, [r0, #16]
 80140ec:	bd10      	pop	{r4, pc}
 80140ee:	bf00      	nop
 80140f0:	0801bca4 	.word	0x0801bca4
 80140f4:	0801bd0d 	.word	0x0801bd0d

080140f8 <__multiply>:
 80140f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140fc:	4614      	mov	r4, r2
 80140fe:	690a      	ldr	r2, [r1, #16]
 8014100:	6923      	ldr	r3, [r4, #16]
 8014102:	429a      	cmp	r2, r3
 8014104:	bfa8      	it	ge
 8014106:	4623      	movge	r3, r4
 8014108:	460f      	mov	r7, r1
 801410a:	bfa4      	itt	ge
 801410c:	460c      	movge	r4, r1
 801410e:	461f      	movge	r7, r3
 8014110:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8014114:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8014118:	68a3      	ldr	r3, [r4, #8]
 801411a:	6861      	ldr	r1, [r4, #4]
 801411c:	eb0a 0609 	add.w	r6, sl, r9
 8014120:	42b3      	cmp	r3, r6
 8014122:	b085      	sub	sp, #20
 8014124:	bfb8      	it	lt
 8014126:	3101      	addlt	r1, #1
 8014128:	f7ff ff10 	bl	8013f4c <_Balloc>
 801412c:	b930      	cbnz	r0, 801413c <__multiply+0x44>
 801412e:	4602      	mov	r2, r0
 8014130:	4b44      	ldr	r3, [pc, #272]	@ (8014244 <__multiply+0x14c>)
 8014132:	4845      	ldr	r0, [pc, #276]	@ (8014248 <__multiply+0x150>)
 8014134:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014138:	f7fd faa6 	bl	8011688 <__assert_func>
 801413c:	f100 0514 	add.w	r5, r0, #20
 8014140:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8014144:	462b      	mov	r3, r5
 8014146:	2200      	movs	r2, #0
 8014148:	4543      	cmp	r3, r8
 801414a:	d321      	bcc.n	8014190 <__multiply+0x98>
 801414c:	f107 0114 	add.w	r1, r7, #20
 8014150:	f104 0214 	add.w	r2, r4, #20
 8014154:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8014158:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801415c:	9302      	str	r3, [sp, #8]
 801415e:	1b13      	subs	r3, r2, r4
 8014160:	3b15      	subs	r3, #21
 8014162:	f023 0303 	bic.w	r3, r3, #3
 8014166:	3304      	adds	r3, #4
 8014168:	f104 0715 	add.w	r7, r4, #21
 801416c:	42ba      	cmp	r2, r7
 801416e:	bf38      	it	cc
 8014170:	2304      	movcc	r3, #4
 8014172:	9301      	str	r3, [sp, #4]
 8014174:	9b02      	ldr	r3, [sp, #8]
 8014176:	9103      	str	r1, [sp, #12]
 8014178:	428b      	cmp	r3, r1
 801417a:	d80c      	bhi.n	8014196 <__multiply+0x9e>
 801417c:	2e00      	cmp	r6, #0
 801417e:	dd03      	ble.n	8014188 <__multiply+0x90>
 8014180:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014184:	2b00      	cmp	r3, #0
 8014186:	d05b      	beq.n	8014240 <__multiply+0x148>
 8014188:	6106      	str	r6, [r0, #16]
 801418a:	b005      	add	sp, #20
 801418c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014190:	f843 2b04 	str.w	r2, [r3], #4
 8014194:	e7d8      	b.n	8014148 <__multiply+0x50>
 8014196:	f8b1 a000 	ldrh.w	sl, [r1]
 801419a:	f1ba 0f00 	cmp.w	sl, #0
 801419e:	d024      	beq.n	80141ea <__multiply+0xf2>
 80141a0:	f104 0e14 	add.w	lr, r4, #20
 80141a4:	46a9      	mov	r9, r5
 80141a6:	f04f 0c00 	mov.w	ip, #0
 80141aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80141ae:	f8d9 3000 	ldr.w	r3, [r9]
 80141b2:	fa1f fb87 	uxth.w	fp, r7
 80141b6:	b29b      	uxth	r3, r3
 80141b8:	fb0a 330b 	mla	r3, sl, fp, r3
 80141bc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80141c0:	f8d9 7000 	ldr.w	r7, [r9]
 80141c4:	4463      	add	r3, ip
 80141c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80141ca:	fb0a c70b 	mla	r7, sl, fp, ip
 80141ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80141d8:	4572      	cmp	r2, lr
 80141da:	f849 3b04 	str.w	r3, [r9], #4
 80141de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80141e2:	d8e2      	bhi.n	80141aa <__multiply+0xb2>
 80141e4:	9b01      	ldr	r3, [sp, #4]
 80141e6:	f845 c003 	str.w	ip, [r5, r3]
 80141ea:	9b03      	ldr	r3, [sp, #12]
 80141ec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80141f0:	3104      	adds	r1, #4
 80141f2:	f1b9 0f00 	cmp.w	r9, #0
 80141f6:	d021      	beq.n	801423c <__multiply+0x144>
 80141f8:	682b      	ldr	r3, [r5, #0]
 80141fa:	f104 0c14 	add.w	ip, r4, #20
 80141fe:	46ae      	mov	lr, r5
 8014200:	f04f 0a00 	mov.w	sl, #0
 8014204:	f8bc b000 	ldrh.w	fp, [ip]
 8014208:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801420c:	fb09 770b 	mla	r7, r9, fp, r7
 8014210:	4457      	add	r7, sl
 8014212:	b29b      	uxth	r3, r3
 8014214:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014218:	f84e 3b04 	str.w	r3, [lr], #4
 801421c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014220:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014224:	f8be 3000 	ldrh.w	r3, [lr]
 8014228:	fb09 330a 	mla	r3, r9, sl, r3
 801422c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8014230:	4562      	cmp	r2, ip
 8014232:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014236:	d8e5      	bhi.n	8014204 <__multiply+0x10c>
 8014238:	9f01      	ldr	r7, [sp, #4]
 801423a:	51eb      	str	r3, [r5, r7]
 801423c:	3504      	adds	r5, #4
 801423e:	e799      	b.n	8014174 <__multiply+0x7c>
 8014240:	3e01      	subs	r6, #1
 8014242:	e79b      	b.n	801417c <__multiply+0x84>
 8014244:	0801bca4 	.word	0x0801bca4
 8014248:	0801bd0d 	.word	0x0801bd0d

0801424c <__pow5mult>:
 801424c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014250:	4615      	mov	r5, r2
 8014252:	f012 0203 	ands.w	r2, r2, #3
 8014256:	4607      	mov	r7, r0
 8014258:	460e      	mov	r6, r1
 801425a:	d007      	beq.n	801426c <__pow5mult+0x20>
 801425c:	4c1a      	ldr	r4, [pc, #104]	@ (80142c8 <__pow5mult+0x7c>)
 801425e:	3a01      	subs	r2, #1
 8014260:	2300      	movs	r3, #0
 8014262:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014266:	f7ff fe9f 	bl	8013fa8 <__multadd>
 801426a:	4606      	mov	r6, r0
 801426c:	10ad      	asrs	r5, r5, #2
 801426e:	d027      	beq.n	80142c0 <__pow5mult+0x74>
 8014270:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8014272:	b944      	cbnz	r4, 8014286 <__pow5mult+0x3a>
 8014274:	f240 2171 	movw	r1, #625	@ 0x271
 8014278:	4638      	mov	r0, r7
 801427a:	f7ff ff27 	bl	80140cc <__i2b>
 801427e:	2300      	movs	r3, #0
 8014280:	6438      	str	r0, [r7, #64]	@ 0x40
 8014282:	4604      	mov	r4, r0
 8014284:	6003      	str	r3, [r0, #0]
 8014286:	f04f 0900 	mov.w	r9, #0
 801428a:	07eb      	lsls	r3, r5, #31
 801428c:	d50a      	bpl.n	80142a4 <__pow5mult+0x58>
 801428e:	4631      	mov	r1, r6
 8014290:	4622      	mov	r2, r4
 8014292:	4638      	mov	r0, r7
 8014294:	f7ff ff30 	bl	80140f8 <__multiply>
 8014298:	4631      	mov	r1, r6
 801429a:	4680      	mov	r8, r0
 801429c:	4638      	mov	r0, r7
 801429e:	f7ff fe7a 	bl	8013f96 <_Bfree>
 80142a2:	4646      	mov	r6, r8
 80142a4:	106d      	asrs	r5, r5, #1
 80142a6:	d00b      	beq.n	80142c0 <__pow5mult+0x74>
 80142a8:	6820      	ldr	r0, [r4, #0]
 80142aa:	b938      	cbnz	r0, 80142bc <__pow5mult+0x70>
 80142ac:	4622      	mov	r2, r4
 80142ae:	4621      	mov	r1, r4
 80142b0:	4638      	mov	r0, r7
 80142b2:	f7ff ff21 	bl	80140f8 <__multiply>
 80142b6:	6020      	str	r0, [r4, #0]
 80142b8:	f8c0 9000 	str.w	r9, [r0]
 80142bc:	4604      	mov	r4, r0
 80142be:	e7e4      	b.n	801428a <__pow5mult+0x3e>
 80142c0:	4630      	mov	r0, r6
 80142c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80142c6:	bf00      	nop
 80142c8:	0801bd68 	.word	0x0801bd68

080142cc <__lshift>:
 80142cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80142d0:	460c      	mov	r4, r1
 80142d2:	6849      	ldr	r1, [r1, #4]
 80142d4:	6923      	ldr	r3, [r4, #16]
 80142d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80142da:	68a3      	ldr	r3, [r4, #8]
 80142dc:	4607      	mov	r7, r0
 80142de:	4691      	mov	r9, r2
 80142e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80142e4:	f108 0601 	add.w	r6, r8, #1
 80142e8:	42b3      	cmp	r3, r6
 80142ea:	db0b      	blt.n	8014304 <__lshift+0x38>
 80142ec:	4638      	mov	r0, r7
 80142ee:	f7ff fe2d 	bl	8013f4c <_Balloc>
 80142f2:	4605      	mov	r5, r0
 80142f4:	b948      	cbnz	r0, 801430a <__lshift+0x3e>
 80142f6:	4602      	mov	r2, r0
 80142f8:	4b28      	ldr	r3, [pc, #160]	@ (801439c <__lshift+0xd0>)
 80142fa:	4829      	ldr	r0, [pc, #164]	@ (80143a0 <__lshift+0xd4>)
 80142fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014300:	f7fd f9c2 	bl	8011688 <__assert_func>
 8014304:	3101      	adds	r1, #1
 8014306:	005b      	lsls	r3, r3, #1
 8014308:	e7ee      	b.n	80142e8 <__lshift+0x1c>
 801430a:	2300      	movs	r3, #0
 801430c:	f100 0114 	add.w	r1, r0, #20
 8014310:	f100 0210 	add.w	r2, r0, #16
 8014314:	4618      	mov	r0, r3
 8014316:	4553      	cmp	r3, sl
 8014318:	db33      	blt.n	8014382 <__lshift+0xb6>
 801431a:	6920      	ldr	r0, [r4, #16]
 801431c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014320:	f104 0314 	add.w	r3, r4, #20
 8014324:	f019 091f 	ands.w	r9, r9, #31
 8014328:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801432c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014330:	d02b      	beq.n	801438a <__lshift+0xbe>
 8014332:	f1c9 0e20 	rsb	lr, r9, #32
 8014336:	468a      	mov	sl, r1
 8014338:	2200      	movs	r2, #0
 801433a:	6818      	ldr	r0, [r3, #0]
 801433c:	fa00 f009 	lsl.w	r0, r0, r9
 8014340:	4310      	orrs	r0, r2
 8014342:	f84a 0b04 	str.w	r0, [sl], #4
 8014346:	f853 2b04 	ldr.w	r2, [r3], #4
 801434a:	459c      	cmp	ip, r3
 801434c:	fa22 f20e 	lsr.w	r2, r2, lr
 8014350:	d8f3      	bhi.n	801433a <__lshift+0x6e>
 8014352:	ebac 0304 	sub.w	r3, ip, r4
 8014356:	3b15      	subs	r3, #21
 8014358:	f023 0303 	bic.w	r3, r3, #3
 801435c:	3304      	adds	r3, #4
 801435e:	f104 0015 	add.w	r0, r4, #21
 8014362:	4584      	cmp	ip, r0
 8014364:	bf38      	it	cc
 8014366:	2304      	movcc	r3, #4
 8014368:	50ca      	str	r2, [r1, r3]
 801436a:	b10a      	cbz	r2, 8014370 <__lshift+0xa4>
 801436c:	f108 0602 	add.w	r6, r8, #2
 8014370:	3e01      	subs	r6, #1
 8014372:	4638      	mov	r0, r7
 8014374:	612e      	str	r6, [r5, #16]
 8014376:	4621      	mov	r1, r4
 8014378:	f7ff fe0d 	bl	8013f96 <_Bfree>
 801437c:	4628      	mov	r0, r5
 801437e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014382:	f842 0f04 	str.w	r0, [r2, #4]!
 8014386:	3301      	adds	r3, #1
 8014388:	e7c5      	b.n	8014316 <__lshift+0x4a>
 801438a:	3904      	subs	r1, #4
 801438c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014390:	f841 2f04 	str.w	r2, [r1, #4]!
 8014394:	459c      	cmp	ip, r3
 8014396:	d8f9      	bhi.n	801438c <__lshift+0xc0>
 8014398:	e7ea      	b.n	8014370 <__lshift+0xa4>
 801439a:	bf00      	nop
 801439c:	0801bca4 	.word	0x0801bca4
 80143a0:	0801bd0d 	.word	0x0801bd0d

080143a4 <__mcmp>:
 80143a4:	690a      	ldr	r2, [r1, #16]
 80143a6:	4603      	mov	r3, r0
 80143a8:	6900      	ldr	r0, [r0, #16]
 80143aa:	1a80      	subs	r0, r0, r2
 80143ac:	b530      	push	{r4, r5, lr}
 80143ae:	d10e      	bne.n	80143ce <__mcmp+0x2a>
 80143b0:	3314      	adds	r3, #20
 80143b2:	3114      	adds	r1, #20
 80143b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80143b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80143bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80143c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80143c4:	4295      	cmp	r5, r2
 80143c6:	d003      	beq.n	80143d0 <__mcmp+0x2c>
 80143c8:	d205      	bcs.n	80143d6 <__mcmp+0x32>
 80143ca:	f04f 30ff 	mov.w	r0, #4294967295
 80143ce:	bd30      	pop	{r4, r5, pc}
 80143d0:	42a3      	cmp	r3, r4
 80143d2:	d3f3      	bcc.n	80143bc <__mcmp+0x18>
 80143d4:	e7fb      	b.n	80143ce <__mcmp+0x2a>
 80143d6:	2001      	movs	r0, #1
 80143d8:	e7f9      	b.n	80143ce <__mcmp+0x2a>
	...

080143dc <__mdiff>:
 80143dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143e0:	4689      	mov	r9, r1
 80143e2:	4606      	mov	r6, r0
 80143e4:	4611      	mov	r1, r2
 80143e6:	4648      	mov	r0, r9
 80143e8:	4614      	mov	r4, r2
 80143ea:	f7ff ffdb 	bl	80143a4 <__mcmp>
 80143ee:	1e05      	subs	r5, r0, #0
 80143f0:	d112      	bne.n	8014418 <__mdiff+0x3c>
 80143f2:	4629      	mov	r1, r5
 80143f4:	4630      	mov	r0, r6
 80143f6:	f7ff fda9 	bl	8013f4c <_Balloc>
 80143fa:	4602      	mov	r2, r0
 80143fc:	b928      	cbnz	r0, 801440a <__mdiff+0x2e>
 80143fe:	4b3f      	ldr	r3, [pc, #252]	@ (80144fc <__mdiff+0x120>)
 8014400:	f240 2137 	movw	r1, #567	@ 0x237
 8014404:	483e      	ldr	r0, [pc, #248]	@ (8014500 <__mdiff+0x124>)
 8014406:	f7fd f93f 	bl	8011688 <__assert_func>
 801440a:	2301      	movs	r3, #1
 801440c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014410:	4610      	mov	r0, r2
 8014412:	b003      	add	sp, #12
 8014414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014418:	bfbc      	itt	lt
 801441a:	464b      	movlt	r3, r9
 801441c:	46a1      	movlt	r9, r4
 801441e:	4630      	mov	r0, r6
 8014420:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014424:	bfba      	itte	lt
 8014426:	461c      	movlt	r4, r3
 8014428:	2501      	movlt	r5, #1
 801442a:	2500      	movge	r5, #0
 801442c:	f7ff fd8e 	bl	8013f4c <_Balloc>
 8014430:	4602      	mov	r2, r0
 8014432:	b918      	cbnz	r0, 801443c <__mdiff+0x60>
 8014434:	4b31      	ldr	r3, [pc, #196]	@ (80144fc <__mdiff+0x120>)
 8014436:	f240 2145 	movw	r1, #581	@ 0x245
 801443a:	e7e3      	b.n	8014404 <__mdiff+0x28>
 801443c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014440:	6926      	ldr	r6, [r4, #16]
 8014442:	60c5      	str	r5, [r0, #12]
 8014444:	f109 0310 	add.w	r3, r9, #16
 8014448:	f109 0514 	add.w	r5, r9, #20
 801444c:	f104 0e14 	add.w	lr, r4, #20
 8014450:	f100 0b14 	add.w	fp, r0, #20
 8014454:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014458:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801445c:	9301      	str	r3, [sp, #4]
 801445e:	46d9      	mov	r9, fp
 8014460:	f04f 0c00 	mov.w	ip, #0
 8014464:	9b01      	ldr	r3, [sp, #4]
 8014466:	f85e 0b04 	ldr.w	r0, [lr], #4
 801446a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801446e:	9301      	str	r3, [sp, #4]
 8014470:	fa1f f38a 	uxth.w	r3, sl
 8014474:	4619      	mov	r1, r3
 8014476:	b283      	uxth	r3, r0
 8014478:	1acb      	subs	r3, r1, r3
 801447a:	0c00      	lsrs	r0, r0, #16
 801447c:	4463      	add	r3, ip
 801447e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014482:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014486:	b29b      	uxth	r3, r3
 8014488:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801448c:	4576      	cmp	r6, lr
 801448e:	f849 3b04 	str.w	r3, [r9], #4
 8014492:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014496:	d8e5      	bhi.n	8014464 <__mdiff+0x88>
 8014498:	1b33      	subs	r3, r6, r4
 801449a:	3b15      	subs	r3, #21
 801449c:	f023 0303 	bic.w	r3, r3, #3
 80144a0:	3415      	adds	r4, #21
 80144a2:	3304      	adds	r3, #4
 80144a4:	42a6      	cmp	r6, r4
 80144a6:	bf38      	it	cc
 80144a8:	2304      	movcc	r3, #4
 80144aa:	441d      	add	r5, r3
 80144ac:	445b      	add	r3, fp
 80144ae:	461e      	mov	r6, r3
 80144b0:	462c      	mov	r4, r5
 80144b2:	4544      	cmp	r4, r8
 80144b4:	d30e      	bcc.n	80144d4 <__mdiff+0xf8>
 80144b6:	f108 0103 	add.w	r1, r8, #3
 80144ba:	1b49      	subs	r1, r1, r5
 80144bc:	f021 0103 	bic.w	r1, r1, #3
 80144c0:	3d03      	subs	r5, #3
 80144c2:	45a8      	cmp	r8, r5
 80144c4:	bf38      	it	cc
 80144c6:	2100      	movcc	r1, #0
 80144c8:	440b      	add	r3, r1
 80144ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80144ce:	b191      	cbz	r1, 80144f6 <__mdiff+0x11a>
 80144d0:	6117      	str	r7, [r2, #16]
 80144d2:	e79d      	b.n	8014410 <__mdiff+0x34>
 80144d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80144d8:	46e6      	mov	lr, ip
 80144da:	0c08      	lsrs	r0, r1, #16
 80144dc:	fa1c fc81 	uxtah	ip, ip, r1
 80144e0:	4471      	add	r1, lr
 80144e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80144e6:	b289      	uxth	r1, r1
 80144e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80144ec:	f846 1b04 	str.w	r1, [r6], #4
 80144f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80144f4:	e7dd      	b.n	80144b2 <__mdiff+0xd6>
 80144f6:	3f01      	subs	r7, #1
 80144f8:	e7e7      	b.n	80144ca <__mdiff+0xee>
 80144fa:	bf00      	nop
 80144fc:	0801bca4 	.word	0x0801bca4
 8014500:	0801bd0d 	.word	0x0801bd0d

08014504 <__d2b>:
 8014504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014508:	460f      	mov	r7, r1
 801450a:	2101      	movs	r1, #1
 801450c:	ec59 8b10 	vmov	r8, r9, d0
 8014510:	4616      	mov	r6, r2
 8014512:	f7ff fd1b 	bl	8013f4c <_Balloc>
 8014516:	4604      	mov	r4, r0
 8014518:	b930      	cbnz	r0, 8014528 <__d2b+0x24>
 801451a:	4602      	mov	r2, r0
 801451c:	4b23      	ldr	r3, [pc, #140]	@ (80145ac <__d2b+0xa8>)
 801451e:	4824      	ldr	r0, [pc, #144]	@ (80145b0 <__d2b+0xac>)
 8014520:	f240 310f 	movw	r1, #783	@ 0x30f
 8014524:	f7fd f8b0 	bl	8011688 <__assert_func>
 8014528:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801452c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014530:	b10d      	cbz	r5, 8014536 <__d2b+0x32>
 8014532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014536:	9301      	str	r3, [sp, #4]
 8014538:	f1b8 0300 	subs.w	r3, r8, #0
 801453c:	d023      	beq.n	8014586 <__d2b+0x82>
 801453e:	4668      	mov	r0, sp
 8014540:	9300      	str	r3, [sp, #0]
 8014542:	f7ff fd96 	bl	8014072 <__lo0bits>
 8014546:	e9dd 1200 	ldrd	r1, r2, [sp]
 801454a:	b1d0      	cbz	r0, 8014582 <__d2b+0x7e>
 801454c:	f1c0 0320 	rsb	r3, r0, #32
 8014550:	fa02 f303 	lsl.w	r3, r2, r3
 8014554:	430b      	orrs	r3, r1
 8014556:	40c2      	lsrs	r2, r0
 8014558:	6163      	str	r3, [r4, #20]
 801455a:	9201      	str	r2, [sp, #4]
 801455c:	9b01      	ldr	r3, [sp, #4]
 801455e:	61a3      	str	r3, [r4, #24]
 8014560:	2b00      	cmp	r3, #0
 8014562:	bf0c      	ite	eq
 8014564:	2201      	moveq	r2, #1
 8014566:	2202      	movne	r2, #2
 8014568:	6122      	str	r2, [r4, #16]
 801456a:	b1a5      	cbz	r5, 8014596 <__d2b+0x92>
 801456c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014570:	4405      	add	r5, r0
 8014572:	603d      	str	r5, [r7, #0]
 8014574:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014578:	6030      	str	r0, [r6, #0]
 801457a:	4620      	mov	r0, r4
 801457c:	b003      	add	sp, #12
 801457e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014582:	6161      	str	r1, [r4, #20]
 8014584:	e7ea      	b.n	801455c <__d2b+0x58>
 8014586:	a801      	add	r0, sp, #4
 8014588:	f7ff fd73 	bl	8014072 <__lo0bits>
 801458c:	9b01      	ldr	r3, [sp, #4]
 801458e:	6163      	str	r3, [r4, #20]
 8014590:	3020      	adds	r0, #32
 8014592:	2201      	movs	r2, #1
 8014594:	e7e8      	b.n	8014568 <__d2b+0x64>
 8014596:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801459a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801459e:	6038      	str	r0, [r7, #0]
 80145a0:	6918      	ldr	r0, [r3, #16]
 80145a2:	f7ff fd47 	bl	8014034 <__hi0bits>
 80145a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80145aa:	e7e5      	b.n	8014578 <__d2b+0x74>
 80145ac:	0801bca4 	.word	0x0801bca4
 80145b0:	0801bd0d 	.word	0x0801bd0d

080145b4 <_realloc_r>:
 80145b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145b8:	4682      	mov	sl, r0
 80145ba:	4693      	mov	fp, r2
 80145bc:	460c      	mov	r4, r1
 80145be:	b929      	cbnz	r1, 80145cc <_realloc_r+0x18>
 80145c0:	4611      	mov	r1, r2
 80145c2:	b003      	add	sp, #12
 80145c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145c8:	f7ff ba68 	b.w	8013a9c <_malloc_r>
 80145cc:	f7ff fcb2 	bl	8013f34 <__malloc_lock>
 80145d0:	f10b 080b 	add.w	r8, fp, #11
 80145d4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80145d8:	f1b8 0f16 	cmp.w	r8, #22
 80145dc:	f1a4 0908 	sub.w	r9, r4, #8
 80145e0:	f025 0603 	bic.w	r6, r5, #3
 80145e4:	d908      	bls.n	80145f8 <_realloc_r+0x44>
 80145e6:	f038 0807 	bics.w	r8, r8, #7
 80145ea:	d507      	bpl.n	80145fc <_realloc_r+0x48>
 80145ec:	230c      	movs	r3, #12
 80145ee:	f8ca 3000 	str.w	r3, [sl]
 80145f2:	f04f 0b00 	mov.w	fp, #0
 80145f6:	e032      	b.n	801465e <_realloc_r+0xaa>
 80145f8:	f04f 0810 	mov.w	r8, #16
 80145fc:	45c3      	cmp	fp, r8
 80145fe:	d8f5      	bhi.n	80145ec <_realloc_r+0x38>
 8014600:	4546      	cmp	r6, r8
 8014602:	f280 8174 	bge.w	80148ee <_realloc_r+0x33a>
 8014606:	4b9e      	ldr	r3, [pc, #632]	@ (8014880 <_realloc_r+0x2cc>)
 8014608:	f8d3 c008 	ldr.w	ip, [r3, #8]
 801460c:	eb09 0106 	add.w	r1, r9, r6
 8014610:	458c      	cmp	ip, r1
 8014612:	6848      	ldr	r0, [r1, #4]
 8014614:	d005      	beq.n	8014622 <_realloc_r+0x6e>
 8014616:	f020 0201 	bic.w	r2, r0, #1
 801461a:	440a      	add	r2, r1
 801461c:	6852      	ldr	r2, [r2, #4]
 801461e:	07d7      	lsls	r7, r2, #31
 8014620:	d449      	bmi.n	80146b6 <_realloc_r+0x102>
 8014622:	f020 0003 	bic.w	r0, r0, #3
 8014626:	458c      	cmp	ip, r1
 8014628:	eb06 0700 	add.w	r7, r6, r0
 801462c:	d11b      	bne.n	8014666 <_realloc_r+0xb2>
 801462e:	f108 0210 	add.w	r2, r8, #16
 8014632:	42ba      	cmp	r2, r7
 8014634:	dc41      	bgt.n	80146ba <_realloc_r+0x106>
 8014636:	eb09 0208 	add.w	r2, r9, r8
 801463a:	eba7 0708 	sub.w	r7, r7, r8
 801463e:	f047 0701 	orr.w	r7, r7, #1
 8014642:	609a      	str	r2, [r3, #8]
 8014644:	6057      	str	r7, [r2, #4]
 8014646:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801464a:	f003 0301 	and.w	r3, r3, #1
 801464e:	ea43 0308 	orr.w	r3, r3, r8
 8014652:	f844 3c04 	str.w	r3, [r4, #-4]
 8014656:	4650      	mov	r0, sl
 8014658:	f7ff fc72 	bl	8013f40 <__malloc_unlock>
 801465c:	46a3      	mov	fp, r4
 801465e:	4658      	mov	r0, fp
 8014660:	b003      	add	sp, #12
 8014662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014666:	45b8      	cmp	r8, r7
 8014668:	dc27      	bgt.n	80146ba <_realloc_r+0x106>
 801466a:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 801466e:	60d3      	str	r3, [r2, #12]
 8014670:	609a      	str	r2, [r3, #8]
 8014672:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014676:	eba7 0008 	sub.w	r0, r7, r8
 801467a:	280f      	cmp	r0, #15
 801467c:	f003 0301 	and.w	r3, r3, #1
 8014680:	eb09 0207 	add.w	r2, r9, r7
 8014684:	f240 8135 	bls.w	80148f2 <_realloc_r+0x33e>
 8014688:	eb09 0108 	add.w	r1, r9, r8
 801468c:	ea48 0303 	orr.w	r3, r8, r3
 8014690:	f040 0001 	orr.w	r0, r0, #1
 8014694:	f8c9 3004 	str.w	r3, [r9, #4]
 8014698:	6048      	str	r0, [r1, #4]
 801469a:	6853      	ldr	r3, [r2, #4]
 801469c:	f043 0301 	orr.w	r3, r3, #1
 80146a0:	6053      	str	r3, [r2, #4]
 80146a2:	3108      	adds	r1, #8
 80146a4:	4650      	mov	r0, sl
 80146a6:	f7ff f939 	bl	801391c <_free_r>
 80146aa:	4650      	mov	r0, sl
 80146ac:	f7ff fc48 	bl	8013f40 <__malloc_unlock>
 80146b0:	f109 0b08 	add.w	fp, r9, #8
 80146b4:	e7d3      	b.n	801465e <_realloc_r+0xaa>
 80146b6:	2000      	movs	r0, #0
 80146b8:	4601      	mov	r1, r0
 80146ba:	07ea      	lsls	r2, r5, #31
 80146bc:	f100 80c7 	bmi.w	801484e <_realloc_r+0x29a>
 80146c0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80146c4:	eba9 0505 	sub.w	r5, r9, r5
 80146c8:	686a      	ldr	r2, [r5, #4]
 80146ca:	f022 0203 	bic.w	r2, r2, #3
 80146ce:	4432      	add	r2, r6
 80146d0:	9201      	str	r2, [sp, #4]
 80146d2:	2900      	cmp	r1, #0
 80146d4:	f000 8086 	beq.w	80147e4 <_realloc_r+0x230>
 80146d8:	458c      	cmp	ip, r1
 80146da:	eb00 0702 	add.w	r7, r0, r2
 80146de:	d149      	bne.n	8014774 <_realloc_r+0x1c0>
 80146e0:	f108 0210 	add.w	r2, r8, #16
 80146e4:	42ba      	cmp	r2, r7
 80146e6:	dc7d      	bgt.n	80147e4 <_realloc_r+0x230>
 80146e8:	46ab      	mov	fp, r5
 80146ea:	68ea      	ldr	r2, [r5, #12]
 80146ec:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 80146f0:	60ca      	str	r2, [r1, #12]
 80146f2:	6091      	str	r1, [r2, #8]
 80146f4:	1f32      	subs	r2, r6, #4
 80146f6:	2a24      	cmp	r2, #36	@ 0x24
 80146f8:	d836      	bhi.n	8014768 <_realloc_r+0x1b4>
 80146fa:	2a13      	cmp	r2, #19
 80146fc:	d932      	bls.n	8014764 <_realloc_r+0x1b0>
 80146fe:	6821      	ldr	r1, [r4, #0]
 8014700:	60a9      	str	r1, [r5, #8]
 8014702:	6861      	ldr	r1, [r4, #4]
 8014704:	60e9      	str	r1, [r5, #12]
 8014706:	2a1b      	cmp	r2, #27
 8014708:	d81a      	bhi.n	8014740 <_realloc_r+0x18c>
 801470a:	3408      	adds	r4, #8
 801470c:	f105 0210 	add.w	r2, r5, #16
 8014710:	6821      	ldr	r1, [r4, #0]
 8014712:	6011      	str	r1, [r2, #0]
 8014714:	6861      	ldr	r1, [r4, #4]
 8014716:	6051      	str	r1, [r2, #4]
 8014718:	68a1      	ldr	r1, [r4, #8]
 801471a:	6091      	str	r1, [r2, #8]
 801471c:	eb05 0208 	add.w	r2, r5, r8
 8014720:	eba7 0708 	sub.w	r7, r7, r8
 8014724:	f047 0701 	orr.w	r7, r7, #1
 8014728:	609a      	str	r2, [r3, #8]
 801472a:	6057      	str	r7, [r2, #4]
 801472c:	686b      	ldr	r3, [r5, #4]
 801472e:	f003 0301 	and.w	r3, r3, #1
 8014732:	ea43 0308 	orr.w	r3, r3, r8
 8014736:	606b      	str	r3, [r5, #4]
 8014738:	4650      	mov	r0, sl
 801473a:	f7ff fc01 	bl	8013f40 <__malloc_unlock>
 801473e:	e78e      	b.n	801465e <_realloc_r+0xaa>
 8014740:	68a1      	ldr	r1, [r4, #8]
 8014742:	6129      	str	r1, [r5, #16]
 8014744:	68e1      	ldr	r1, [r4, #12]
 8014746:	6169      	str	r1, [r5, #20]
 8014748:	2a24      	cmp	r2, #36	@ 0x24
 801474a:	bf01      	itttt	eq
 801474c:	6922      	ldreq	r2, [r4, #16]
 801474e:	61aa      	streq	r2, [r5, #24]
 8014750:	6961      	ldreq	r1, [r4, #20]
 8014752:	61e9      	streq	r1, [r5, #28]
 8014754:	bf19      	ittee	ne
 8014756:	3410      	addne	r4, #16
 8014758:	f105 0218 	addne.w	r2, r5, #24
 801475c:	f105 0220 	addeq.w	r2, r5, #32
 8014760:	3418      	addeq	r4, #24
 8014762:	e7d5      	b.n	8014710 <_realloc_r+0x15c>
 8014764:	465a      	mov	r2, fp
 8014766:	e7d3      	b.n	8014710 <_realloc_r+0x15c>
 8014768:	4621      	mov	r1, r4
 801476a:	4658      	mov	r0, fp
 801476c:	f7fe f93c 	bl	80129e8 <memmove>
 8014770:	4b43      	ldr	r3, [pc, #268]	@ (8014880 <_realloc_r+0x2cc>)
 8014772:	e7d3      	b.n	801471c <_realloc_r+0x168>
 8014774:	45b8      	cmp	r8, r7
 8014776:	dc35      	bgt.n	80147e4 <_realloc_r+0x230>
 8014778:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 801477c:	4628      	mov	r0, r5
 801477e:	60d3      	str	r3, [r2, #12]
 8014780:	609a      	str	r2, [r3, #8]
 8014782:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8014786:	68eb      	ldr	r3, [r5, #12]
 8014788:	60d3      	str	r3, [r2, #12]
 801478a:	609a      	str	r2, [r3, #8]
 801478c:	1f32      	subs	r2, r6, #4
 801478e:	2a24      	cmp	r2, #36	@ 0x24
 8014790:	d824      	bhi.n	80147dc <_realloc_r+0x228>
 8014792:	2a13      	cmp	r2, #19
 8014794:	d908      	bls.n	80147a8 <_realloc_r+0x1f4>
 8014796:	6823      	ldr	r3, [r4, #0]
 8014798:	60ab      	str	r3, [r5, #8]
 801479a:	6863      	ldr	r3, [r4, #4]
 801479c:	60eb      	str	r3, [r5, #12]
 801479e:	2a1b      	cmp	r2, #27
 80147a0:	d80a      	bhi.n	80147b8 <_realloc_r+0x204>
 80147a2:	3408      	adds	r4, #8
 80147a4:	f105 0010 	add.w	r0, r5, #16
 80147a8:	6823      	ldr	r3, [r4, #0]
 80147aa:	6003      	str	r3, [r0, #0]
 80147ac:	6863      	ldr	r3, [r4, #4]
 80147ae:	6043      	str	r3, [r0, #4]
 80147b0:	68a3      	ldr	r3, [r4, #8]
 80147b2:	6083      	str	r3, [r0, #8]
 80147b4:	46a9      	mov	r9, r5
 80147b6:	e75c      	b.n	8014672 <_realloc_r+0xbe>
 80147b8:	68a3      	ldr	r3, [r4, #8]
 80147ba:	612b      	str	r3, [r5, #16]
 80147bc:	68e3      	ldr	r3, [r4, #12]
 80147be:	616b      	str	r3, [r5, #20]
 80147c0:	2a24      	cmp	r2, #36	@ 0x24
 80147c2:	bf01      	itttt	eq
 80147c4:	6923      	ldreq	r3, [r4, #16]
 80147c6:	61ab      	streq	r3, [r5, #24]
 80147c8:	6963      	ldreq	r3, [r4, #20]
 80147ca:	61eb      	streq	r3, [r5, #28]
 80147cc:	bf19      	ittee	ne
 80147ce:	3410      	addne	r4, #16
 80147d0:	f105 0018 	addne.w	r0, r5, #24
 80147d4:	f105 0020 	addeq.w	r0, r5, #32
 80147d8:	3418      	addeq	r4, #24
 80147da:	e7e5      	b.n	80147a8 <_realloc_r+0x1f4>
 80147dc:	4621      	mov	r1, r4
 80147de:	f7fe f903 	bl	80129e8 <memmove>
 80147e2:	e7e7      	b.n	80147b4 <_realloc_r+0x200>
 80147e4:	9b01      	ldr	r3, [sp, #4]
 80147e6:	4598      	cmp	r8, r3
 80147e8:	dc31      	bgt.n	801484e <_realloc_r+0x29a>
 80147ea:	4628      	mov	r0, r5
 80147ec:	68eb      	ldr	r3, [r5, #12]
 80147ee:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80147f2:	60d3      	str	r3, [r2, #12]
 80147f4:	609a      	str	r2, [r3, #8]
 80147f6:	1f32      	subs	r2, r6, #4
 80147f8:	2a24      	cmp	r2, #36	@ 0x24
 80147fa:	d824      	bhi.n	8014846 <_realloc_r+0x292>
 80147fc:	2a13      	cmp	r2, #19
 80147fe:	d908      	bls.n	8014812 <_realloc_r+0x25e>
 8014800:	6823      	ldr	r3, [r4, #0]
 8014802:	60ab      	str	r3, [r5, #8]
 8014804:	6863      	ldr	r3, [r4, #4]
 8014806:	60eb      	str	r3, [r5, #12]
 8014808:	2a1b      	cmp	r2, #27
 801480a:	d80a      	bhi.n	8014822 <_realloc_r+0x26e>
 801480c:	3408      	adds	r4, #8
 801480e:	f105 0010 	add.w	r0, r5, #16
 8014812:	6823      	ldr	r3, [r4, #0]
 8014814:	6003      	str	r3, [r0, #0]
 8014816:	6863      	ldr	r3, [r4, #4]
 8014818:	6043      	str	r3, [r0, #4]
 801481a:	68a3      	ldr	r3, [r4, #8]
 801481c:	6083      	str	r3, [r0, #8]
 801481e:	9f01      	ldr	r7, [sp, #4]
 8014820:	e7c8      	b.n	80147b4 <_realloc_r+0x200>
 8014822:	68a3      	ldr	r3, [r4, #8]
 8014824:	612b      	str	r3, [r5, #16]
 8014826:	68e3      	ldr	r3, [r4, #12]
 8014828:	616b      	str	r3, [r5, #20]
 801482a:	2a24      	cmp	r2, #36	@ 0x24
 801482c:	bf01      	itttt	eq
 801482e:	6923      	ldreq	r3, [r4, #16]
 8014830:	61ab      	streq	r3, [r5, #24]
 8014832:	6963      	ldreq	r3, [r4, #20]
 8014834:	61eb      	streq	r3, [r5, #28]
 8014836:	bf19      	ittee	ne
 8014838:	3410      	addne	r4, #16
 801483a:	f105 0018 	addne.w	r0, r5, #24
 801483e:	f105 0020 	addeq.w	r0, r5, #32
 8014842:	3418      	addeq	r4, #24
 8014844:	e7e5      	b.n	8014812 <_realloc_r+0x25e>
 8014846:	4621      	mov	r1, r4
 8014848:	f7fe f8ce 	bl	80129e8 <memmove>
 801484c:	e7e7      	b.n	801481e <_realloc_r+0x26a>
 801484e:	4659      	mov	r1, fp
 8014850:	4650      	mov	r0, sl
 8014852:	f7ff f923 	bl	8013a9c <_malloc_r>
 8014856:	4683      	mov	fp, r0
 8014858:	b918      	cbnz	r0, 8014862 <_realloc_r+0x2ae>
 801485a:	4650      	mov	r0, sl
 801485c:	f7ff fb70 	bl	8013f40 <__malloc_unlock>
 8014860:	e6c7      	b.n	80145f2 <_realloc_r+0x3e>
 8014862:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014866:	f023 0301 	bic.w	r3, r3, #1
 801486a:	444b      	add	r3, r9
 801486c:	f1a0 0208 	sub.w	r2, r0, #8
 8014870:	4293      	cmp	r3, r2
 8014872:	d107      	bne.n	8014884 <_realloc_r+0x2d0>
 8014874:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8014878:	f027 0703 	bic.w	r7, r7, #3
 801487c:	4437      	add	r7, r6
 801487e:	e6f8      	b.n	8014672 <_realloc_r+0xbe>
 8014880:	200004d4 	.word	0x200004d4
 8014884:	1f32      	subs	r2, r6, #4
 8014886:	2a24      	cmp	r2, #36	@ 0x24
 8014888:	d82d      	bhi.n	80148e6 <_realloc_r+0x332>
 801488a:	2a13      	cmp	r2, #19
 801488c:	d928      	bls.n	80148e0 <_realloc_r+0x32c>
 801488e:	6823      	ldr	r3, [r4, #0]
 8014890:	6003      	str	r3, [r0, #0]
 8014892:	6863      	ldr	r3, [r4, #4]
 8014894:	6043      	str	r3, [r0, #4]
 8014896:	2a1b      	cmp	r2, #27
 8014898:	d80e      	bhi.n	80148b8 <_realloc_r+0x304>
 801489a:	f104 0208 	add.w	r2, r4, #8
 801489e:	f100 0308 	add.w	r3, r0, #8
 80148a2:	6811      	ldr	r1, [r2, #0]
 80148a4:	6019      	str	r1, [r3, #0]
 80148a6:	6851      	ldr	r1, [r2, #4]
 80148a8:	6059      	str	r1, [r3, #4]
 80148aa:	6892      	ldr	r2, [r2, #8]
 80148ac:	609a      	str	r2, [r3, #8]
 80148ae:	4621      	mov	r1, r4
 80148b0:	4650      	mov	r0, sl
 80148b2:	f7ff f833 	bl	801391c <_free_r>
 80148b6:	e73f      	b.n	8014738 <_realloc_r+0x184>
 80148b8:	68a3      	ldr	r3, [r4, #8]
 80148ba:	6083      	str	r3, [r0, #8]
 80148bc:	68e3      	ldr	r3, [r4, #12]
 80148be:	60c3      	str	r3, [r0, #12]
 80148c0:	2a24      	cmp	r2, #36	@ 0x24
 80148c2:	bf01      	itttt	eq
 80148c4:	6923      	ldreq	r3, [r4, #16]
 80148c6:	6103      	streq	r3, [r0, #16]
 80148c8:	6961      	ldreq	r1, [r4, #20]
 80148ca:	6141      	streq	r1, [r0, #20]
 80148cc:	bf19      	ittee	ne
 80148ce:	f104 0210 	addne.w	r2, r4, #16
 80148d2:	f100 0310 	addne.w	r3, r0, #16
 80148d6:	f104 0218 	addeq.w	r2, r4, #24
 80148da:	f100 0318 	addeq.w	r3, r0, #24
 80148de:	e7e0      	b.n	80148a2 <_realloc_r+0x2ee>
 80148e0:	4603      	mov	r3, r0
 80148e2:	4622      	mov	r2, r4
 80148e4:	e7dd      	b.n	80148a2 <_realloc_r+0x2ee>
 80148e6:	4621      	mov	r1, r4
 80148e8:	f7fe f87e 	bl	80129e8 <memmove>
 80148ec:	e7df      	b.n	80148ae <_realloc_r+0x2fa>
 80148ee:	4637      	mov	r7, r6
 80148f0:	e6bf      	b.n	8014672 <_realloc_r+0xbe>
 80148f2:	431f      	orrs	r7, r3
 80148f4:	f8c9 7004 	str.w	r7, [r9, #4]
 80148f8:	6853      	ldr	r3, [r2, #4]
 80148fa:	f043 0301 	orr.w	r3, r3, #1
 80148fe:	6053      	str	r3, [r2, #4]
 8014900:	e6d3      	b.n	80146aa <_realloc_r+0xf6>
 8014902:	bf00      	nop

08014904 <__ascii_wctomb>:
 8014904:	4603      	mov	r3, r0
 8014906:	4608      	mov	r0, r1
 8014908:	b141      	cbz	r1, 801491c <__ascii_wctomb+0x18>
 801490a:	2aff      	cmp	r2, #255	@ 0xff
 801490c:	d904      	bls.n	8014918 <__ascii_wctomb+0x14>
 801490e:	228a      	movs	r2, #138	@ 0x8a
 8014910:	601a      	str	r2, [r3, #0]
 8014912:	f04f 30ff 	mov.w	r0, #4294967295
 8014916:	4770      	bx	lr
 8014918:	700a      	strb	r2, [r1, #0]
 801491a:	2001      	movs	r0, #1
 801491c:	4770      	bx	lr
	...

08014920 <_wcrtomb_r>:
 8014920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014922:	4c09      	ldr	r4, [pc, #36]	@ (8014948 <_wcrtomb_r+0x28>)
 8014924:	b085      	sub	sp, #20
 8014926:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 801492a:	4605      	mov	r5, r0
 801492c:	461e      	mov	r6, r3
 801492e:	b909      	cbnz	r1, 8014934 <_wcrtomb_r+0x14>
 8014930:	460a      	mov	r2, r1
 8014932:	a901      	add	r1, sp, #4
 8014934:	47b8      	blx	r7
 8014936:	1c43      	adds	r3, r0, #1
 8014938:	bf01      	itttt	eq
 801493a:	2300      	moveq	r3, #0
 801493c:	6033      	streq	r3, [r6, #0]
 801493e:	238a      	moveq	r3, #138	@ 0x8a
 8014940:	602b      	streq	r3, [r5, #0]
 8014942:	b005      	add	sp, #20
 8014944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014946:	bf00      	nop
 8014948:	20000234 	.word	0x20000234
 801494c:	00000000 	.word	0x00000000

08014950 <_svfprintf_r>:
 8014950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014954:	b0d3      	sub	sp, #332	@ 0x14c
 8014956:	468b      	mov	fp, r1
 8014958:	4691      	mov	r9, r2
 801495a:	461e      	mov	r6, r3
 801495c:	9003      	str	r0, [sp, #12]
 801495e:	f7fe f87f 	bl	8012a60 <_localeconv_r>
 8014962:	6803      	ldr	r3, [r0, #0]
 8014964:	9316      	str	r3, [sp, #88]	@ 0x58
 8014966:	4618      	mov	r0, r3
 8014968:	f7eb fca2 	bl	80002b0 <strlen>
 801496c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8014970:	900d      	str	r0, [sp, #52]	@ 0x34
 8014972:	061b      	lsls	r3, r3, #24
 8014974:	d515      	bpl.n	80149a2 <_svfprintf_r+0x52>
 8014976:	f8db 3010 	ldr.w	r3, [fp, #16]
 801497a:	b993      	cbnz	r3, 80149a2 <_svfprintf_r+0x52>
 801497c:	9803      	ldr	r0, [sp, #12]
 801497e:	2140      	movs	r1, #64	@ 0x40
 8014980:	f7ff f88c 	bl	8013a9c <_malloc_r>
 8014984:	f8cb 0000 	str.w	r0, [fp]
 8014988:	f8cb 0010 	str.w	r0, [fp, #16]
 801498c:	b930      	cbnz	r0, 801499c <_svfprintf_r+0x4c>
 801498e:	9a03      	ldr	r2, [sp, #12]
 8014990:	230c      	movs	r3, #12
 8014992:	6013      	str	r3, [r2, #0]
 8014994:	f04f 33ff 	mov.w	r3, #4294967295
 8014998:	930f      	str	r3, [sp, #60]	@ 0x3c
 801499a:	e1f7      	b.n	8014d8c <_svfprintf_r+0x43c>
 801499c:	2340      	movs	r3, #64	@ 0x40
 801499e:	f8cb 3014 	str.w	r3, [fp, #20]
 80149a2:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8014bf0 <_svfprintf_r+0x2a0>
 80149a6:	2300      	movs	r3, #0
 80149a8:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 80149ac:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80149b0:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 80149b4:	ac29      	add	r4, sp, #164	@ 0xa4
 80149b6:	9426      	str	r4, [sp, #152]	@ 0x98
 80149b8:	9304      	str	r3, [sp, #16]
 80149ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80149bc:	9312      	str	r3, [sp, #72]	@ 0x48
 80149be:	9317      	str	r3, [sp, #92]	@ 0x5c
 80149c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80149c2:	464b      	mov	r3, r9
 80149c4:	461d      	mov	r5, r3
 80149c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80149ca:	b10a      	cbz	r2, 80149d0 <_svfprintf_r+0x80>
 80149cc:	2a25      	cmp	r2, #37	@ 0x25
 80149ce:	d1f9      	bne.n	80149c4 <_svfprintf_r+0x74>
 80149d0:	ebb5 0709 	subs.w	r7, r5, r9
 80149d4:	d00d      	beq.n	80149f2 <_svfprintf_r+0xa2>
 80149d6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80149d8:	443b      	add	r3, r7
 80149da:	9328      	str	r3, [sp, #160]	@ 0xa0
 80149dc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80149de:	3301      	adds	r3, #1
 80149e0:	2b07      	cmp	r3, #7
 80149e2:	e9c4 9700 	strd	r9, r7, [r4]
 80149e6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80149e8:	dc75      	bgt.n	8014ad6 <_svfprintf_r+0x186>
 80149ea:	3408      	adds	r4, #8
 80149ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80149ee:	443b      	add	r3, r7
 80149f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80149f2:	782b      	ldrb	r3, [r5, #0]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	f001 8148 	beq.w	8015c8a <_svfprintf_r+0x133a>
 80149fa:	2200      	movs	r2, #0
 80149fc:	1c6b      	adds	r3, r5, #1
 80149fe:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8014a02:	f04f 38ff 	mov.w	r8, #4294967295
 8014a06:	920e      	str	r2, [sp, #56]	@ 0x38
 8014a08:	4615      	mov	r5, r2
 8014a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014a0e:	9206      	str	r2, [sp, #24]
 8014a10:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a12:	9b06      	ldr	r3, [sp, #24]
 8014a14:	3b20      	subs	r3, #32
 8014a16:	2b5a      	cmp	r3, #90	@ 0x5a
 8014a18:	f200 85a4 	bhi.w	8015564 <_svfprintf_r+0xc14>
 8014a1c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014a20:	05a2009d 	.word	0x05a2009d
 8014a24:	00a505a2 	.word	0x00a505a2
 8014a28:	05a205a2 	.word	0x05a205a2
 8014a2c:	008505a2 	.word	0x008505a2
 8014a30:	05a205a2 	.word	0x05a205a2
 8014a34:	00b200a8 	.word	0x00b200a8
 8014a38:	00af05a2 	.word	0x00af05a2
 8014a3c:	05a200b4 	.word	0x05a200b4
 8014a40:	00d100ce 	.word	0x00d100ce
 8014a44:	00d100d1 	.word	0x00d100d1
 8014a48:	00d100d1 	.word	0x00d100d1
 8014a4c:	00d100d1 	.word	0x00d100d1
 8014a50:	00d100d1 	.word	0x00d100d1
 8014a54:	05a205a2 	.word	0x05a205a2
 8014a58:	05a205a2 	.word	0x05a205a2
 8014a5c:	05a205a2 	.word	0x05a205a2
 8014a60:	014705a2 	.word	0x014705a2
 8014a64:	010805a2 	.word	0x010805a2
 8014a68:	0147011b 	.word	0x0147011b
 8014a6c:	01470147 	.word	0x01470147
 8014a70:	05a205a2 	.word	0x05a205a2
 8014a74:	05a205a2 	.word	0x05a205a2
 8014a78:	05a200e2 	.word	0x05a200e2
 8014a7c:	049d05a2 	.word	0x049d05a2
 8014a80:	05a205a2 	.word	0x05a205a2
 8014a84:	04e705a2 	.word	0x04e705a2
 8014a88:	050805a2 	.word	0x050805a2
 8014a8c:	05a205a2 	.word	0x05a205a2
 8014a90:	05a2052a 	.word	0x05a2052a
 8014a94:	05a205a2 	.word	0x05a205a2
 8014a98:	05a205a2 	.word	0x05a205a2
 8014a9c:	05a205a2 	.word	0x05a205a2
 8014aa0:	014705a2 	.word	0x014705a2
 8014aa4:	010805a2 	.word	0x010805a2
 8014aa8:	0147011d 	.word	0x0147011d
 8014aac:	01470147 	.word	0x01470147
 8014ab0:	011d00ee 	.word	0x011d00ee
 8014ab4:	05a20102 	.word	0x05a20102
 8014ab8:	05a200fb 	.word	0x05a200fb
 8014abc:	049f047e 	.word	0x049f047e
 8014ac0:	010204d6 	.word	0x010204d6
 8014ac4:	04e705a2 	.word	0x04e705a2
 8014ac8:	050a009b 	.word	0x050a009b
 8014acc:	05a205a2 	.word	0x05a205a2
 8014ad0:	05a20065 	.word	0x05a20065
 8014ad4:	009b      	.short	0x009b
 8014ad6:	9803      	ldr	r0, [sp, #12]
 8014ad8:	aa26      	add	r2, sp, #152	@ 0x98
 8014ada:	4659      	mov	r1, fp
 8014adc:	f001 fadb 	bl	8016096 <__ssprint_r>
 8014ae0:	2800      	cmp	r0, #0
 8014ae2:	f040 814e 	bne.w	8014d82 <_svfprintf_r+0x432>
 8014ae6:	ac29      	add	r4, sp, #164	@ 0xa4
 8014ae8:	e780      	b.n	80149ec <_svfprintf_r+0x9c>
 8014aea:	4b43      	ldr	r3, [pc, #268]	@ (8014bf8 <_svfprintf_r+0x2a8>)
 8014aec:	9319      	str	r3, [sp, #100]	@ 0x64
 8014aee:	f015 0320 	ands.w	r3, r5, #32
 8014af2:	f000 84c2 	beq.w	801547a <_svfprintf_r+0xb2a>
 8014af6:	3607      	adds	r6, #7
 8014af8:	f026 0307 	bic.w	r3, r6, #7
 8014afc:	461a      	mov	r2, r3
 8014afe:	685f      	ldr	r7, [r3, #4]
 8014b00:	f852 6b08 	ldr.w	r6, [r2], #8
 8014b04:	9207      	str	r2, [sp, #28]
 8014b06:	07eb      	lsls	r3, r5, #31
 8014b08:	d50a      	bpl.n	8014b20 <_svfprintf_r+0x1d0>
 8014b0a:	ea56 0307 	orrs.w	r3, r6, r7
 8014b0e:	d007      	beq.n	8014b20 <_svfprintf_r+0x1d0>
 8014b10:	2330      	movs	r3, #48	@ 0x30
 8014b12:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8014b16:	9b06      	ldr	r3, [sp, #24]
 8014b18:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8014b1c:	f045 0502 	orr.w	r5, r5, #2
 8014b20:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8014b24:	2302      	movs	r3, #2
 8014b26:	f000 bc28 	b.w	801537a <_svfprintf_r+0xa2a>
 8014b2a:	9803      	ldr	r0, [sp, #12]
 8014b2c:	f7fd ff98 	bl	8012a60 <_localeconv_r>
 8014b30:	6843      	ldr	r3, [r0, #4]
 8014b32:	9317      	str	r3, [sp, #92]	@ 0x5c
 8014b34:	4618      	mov	r0, r3
 8014b36:	f7eb fbbb 	bl	80002b0 <strlen>
 8014b3a:	9012      	str	r0, [sp, #72]	@ 0x48
 8014b3c:	9803      	ldr	r0, [sp, #12]
 8014b3e:	f7fd ff8f 	bl	8012a60 <_localeconv_r>
 8014b42:	6883      	ldr	r3, [r0, #8]
 8014b44:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014b48:	b12b      	cbz	r3, 8014b56 <_svfprintf_r+0x206>
 8014b4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b4c:	b11b      	cbz	r3, 8014b56 <_svfprintf_r+0x206>
 8014b4e:	781b      	ldrb	r3, [r3, #0]
 8014b50:	b10b      	cbz	r3, 8014b56 <_svfprintf_r+0x206>
 8014b52:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8014b56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014b58:	e757      	b.n	8014a0a <_svfprintf_r+0xba>
 8014b5a:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d1f9      	bne.n	8014b56 <_svfprintf_r+0x206>
 8014b62:	2320      	movs	r3, #32
 8014b64:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014b68:	e7f5      	b.n	8014b56 <_svfprintf_r+0x206>
 8014b6a:	f045 0501 	orr.w	r5, r5, #1
 8014b6e:	e7f2      	b.n	8014b56 <_svfprintf_r+0x206>
 8014b70:	f856 3b04 	ldr.w	r3, [r6], #4
 8014b74:	930e      	str	r3, [sp, #56]	@ 0x38
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	daed      	bge.n	8014b56 <_svfprintf_r+0x206>
 8014b7a:	425b      	negs	r3, r3
 8014b7c:	930e      	str	r3, [sp, #56]	@ 0x38
 8014b7e:	f045 0504 	orr.w	r5, r5, #4
 8014b82:	e7e8      	b.n	8014b56 <_svfprintf_r+0x206>
 8014b84:	232b      	movs	r3, #43	@ 0x2b
 8014b86:	e7ed      	b.n	8014b64 <_svfprintf_r+0x214>
 8014b88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b8e:	9206      	str	r2, [sp, #24]
 8014b90:	2a2a      	cmp	r2, #42	@ 0x2a
 8014b92:	d10f      	bne.n	8014bb4 <_svfprintf_r+0x264>
 8014b94:	f856 2b04 	ldr.w	r2, [r6], #4
 8014b98:	930c      	str	r3, [sp, #48]	@ 0x30
 8014b9a:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8014b9e:	e7da      	b.n	8014b56 <_svfprintf_r+0x206>
 8014ba0:	fb01 2808 	mla	r8, r1, r8, r2
 8014ba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ba8:	9206      	str	r2, [sp, #24]
 8014baa:	9a06      	ldr	r2, [sp, #24]
 8014bac:	3a30      	subs	r2, #48	@ 0x30
 8014bae:	2a09      	cmp	r2, #9
 8014bb0:	d9f6      	bls.n	8014ba0 <_svfprintf_r+0x250>
 8014bb2:	e72d      	b.n	8014a10 <_svfprintf_r+0xc0>
 8014bb4:	f04f 0800 	mov.w	r8, #0
 8014bb8:	210a      	movs	r1, #10
 8014bba:	e7f6      	b.n	8014baa <_svfprintf_r+0x25a>
 8014bbc:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8014bc0:	e7c9      	b.n	8014b56 <_svfprintf_r+0x206>
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014bc6:	920e      	str	r2, [sp, #56]	@ 0x38
 8014bc8:	210a      	movs	r1, #10
 8014bca:	9a06      	ldr	r2, [sp, #24]
 8014bcc:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8014bce:	3a30      	subs	r2, #48	@ 0x30
 8014bd0:	fb01 2200 	mla	r2, r1, r0, r2
 8014bd4:	920e      	str	r2, [sp, #56]	@ 0x38
 8014bd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014bda:	9206      	str	r2, [sp, #24]
 8014bdc:	3a30      	subs	r2, #48	@ 0x30
 8014bde:	2a09      	cmp	r2, #9
 8014be0:	d9f3      	bls.n	8014bca <_svfprintf_r+0x27a>
 8014be2:	e715      	b.n	8014a10 <_svfprintf_r+0xc0>
 8014be4:	f045 0508 	orr.w	r5, r5, #8
 8014be8:	e7b5      	b.n	8014b56 <_svfprintf_r+0x206>
 8014bea:	bf00      	nop
 8014bec:	f3af 8000 	nop.w
	...
 8014bf8:	0801bc5a 	.word	0x0801bc5a
 8014bfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014bfe:	781b      	ldrb	r3, [r3, #0]
 8014c00:	2b68      	cmp	r3, #104	@ 0x68
 8014c02:	bf01      	itttt	eq
 8014c04:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8014c06:	3301      	addeq	r3, #1
 8014c08:	930c      	streq	r3, [sp, #48]	@ 0x30
 8014c0a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8014c0e:	bf18      	it	ne
 8014c10:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8014c14:	e79f      	b.n	8014b56 <_svfprintf_r+0x206>
 8014c16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c18:	781b      	ldrb	r3, [r3, #0]
 8014c1a:	2b6c      	cmp	r3, #108	@ 0x6c
 8014c1c:	d105      	bne.n	8014c2a <_svfprintf_r+0x2da>
 8014c1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c20:	3301      	adds	r3, #1
 8014c22:	930c      	str	r3, [sp, #48]	@ 0x30
 8014c24:	f045 0520 	orr.w	r5, r5, #32
 8014c28:	e795      	b.n	8014b56 <_svfprintf_r+0x206>
 8014c2a:	f045 0510 	orr.w	r5, r5, #16
 8014c2e:	e792      	b.n	8014b56 <_svfprintf_r+0x206>
 8014c30:	4632      	mov	r2, r6
 8014c32:	f852 3b04 	ldr.w	r3, [r2], #4
 8014c36:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	9207      	str	r2, [sp, #28]
 8014c3e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014c42:	469a      	mov	sl, r3
 8014c44:	f04f 0801 	mov.w	r8, #1
 8014c48:	9310      	str	r3, [sp, #64]	@ 0x40
 8014c4a:	461f      	mov	r7, r3
 8014c4c:	9308      	str	r3, [sp, #32]
 8014c4e:	461e      	mov	r6, r3
 8014c50:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8014c54:	e1d2      	b.n	8014ffc <_svfprintf_r+0x6ac>
 8014c56:	f045 0510 	orr.w	r5, r5, #16
 8014c5a:	06af      	lsls	r7, r5, #26
 8014c5c:	d512      	bpl.n	8014c84 <_svfprintf_r+0x334>
 8014c5e:	3607      	adds	r6, #7
 8014c60:	f026 0307 	bic.w	r3, r6, #7
 8014c64:	461a      	mov	r2, r3
 8014c66:	685f      	ldr	r7, [r3, #4]
 8014c68:	f852 6b08 	ldr.w	r6, [r2], #8
 8014c6c:	9207      	str	r2, [sp, #28]
 8014c6e:	2f00      	cmp	r7, #0
 8014c70:	da06      	bge.n	8014c80 <_svfprintf_r+0x330>
 8014c72:	4276      	negs	r6, r6
 8014c74:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8014c78:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8014c7c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014c80:	2301      	movs	r3, #1
 8014c82:	e37d      	b.n	8015380 <_svfprintf_r+0xa30>
 8014c84:	4633      	mov	r3, r6
 8014c86:	06ee      	lsls	r6, r5, #27
 8014c88:	f853 7b04 	ldr.w	r7, [r3], #4
 8014c8c:	9307      	str	r3, [sp, #28]
 8014c8e:	d502      	bpl.n	8014c96 <_svfprintf_r+0x346>
 8014c90:	463e      	mov	r6, r7
 8014c92:	17ff      	asrs	r7, r7, #31
 8014c94:	e7eb      	b.n	8014c6e <_svfprintf_r+0x31e>
 8014c96:	0668      	lsls	r0, r5, #25
 8014c98:	d503      	bpl.n	8014ca2 <_svfprintf_r+0x352>
 8014c9a:	b23e      	sxth	r6, r7
 8014c9c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8014ca0:	e7e5      	b.n	8014c6e <_svfprintf_r+0x31e>
 8014ca2:	05a9      	lsls	r1, r5, #22
 8014ca4:	d5f4      	bpl.n	8014c90 <_svfprintf_r+0x340>
 8014ca6:	b27e      	sxtb	r6, r7
 8014ca8:	f347 17c0 	sbfx	r7, r7, #7, #1
 8014cac:	e7df      	b.n	8014c6e <_svfprintf_r+0x31e>
 8014cae:	3607      	adds	r6, #7
 8014cb0:	f026 0307 	bic.w	r3, r6, #7
 8014cb4:	ecb3 7b02 	vldmia	r3!, {d7}
 8014cb8:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014cbc:	9307      	str	r3, [sp, #28]
 8014cbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cc0:	931a      	str	r3, [sp, #104]	@ 0x68
 8014cc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014cc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014cc8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014cca:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8014cce:	4b81      	ldr	r3, [pc, #516]	@ (8014ed4 <_svfprintf_r+0x584>)
 8014cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8014cd4:	f7eb ff4a 	bl	8000b6c <__aeabi_dcmpun>
 8014cd8:	bb10      	cbnz	r0, 8014d20 <_svfprintf_r+0x3d0>
 8014cda:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8014cde:	4b7d      	ldr	r3, [pc, #500]	@ (8014ed4 <_svfprintf_r+0x584>)
 8014ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8014ce4:	f7eb ff24 	bl	8000b30 <__aeabi_dcmple>
 8014ce8:	b9d0      	cbnz	r0, 8014d20 <_svfprintf_r+0x3d0>
 8014cea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014cee:	2200      	movs	r2, #0
 8014cf0:	2300      	movs	r3, #0
 8014cf2:	f7eb ff13 	bl	8000b1c <__aeabi_dcmplt>
 8014cf6:	b110      	cbz	r0, 8014cfe <_svfprintf_r+0x3ae>
 8014cf8:	232d      	movs	r3, #45	@ 0x2d
 8014cfa:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014cfe:	4a76      	ldr	r2, [pc, #472]	@ (8014ed8 <_svfprintf_r+0x588>)
 8014d00:	4b76      	ldr	r3, [pc, #472]	@ (8014edc <_svfprintf_r+0x58c>)
 8014d02:	9906      	ldr	r1, [sp, #24]
 8014d04:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8014d08:	2947      	cmp	r1, #71	@ 0x47
 8014d0a:	bfd4      	ite	le
 8014d0c:	4691      	movle	r9, r2
 8014d0e:	4699      	movgt	r9, r3
 8014d10:	f04f 0a00 	mov.w	sl, #0
 8014d14:	f04f 0803 	mov.w	r8, #3
 8014d18:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8014d1c:	f000 bfec 	b.w	8015cf8 <_svfprintf_r+0x13a8>
 8014d20:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014d24:	4610      	mov	r0, r2
 8014d26:	4619      	mov	r1, r3
 8014d28:	f7eb ff20 	bl	8000b6c <__aeabi_dcmpun>
 8014d2c:	4682      	mov	sl, r0
 8014d2e:	b140      	cbz	r0, 8014d42 <_svfprintf_r+0x3f2>
 8014d30:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014d32:	4a6b      	ldr	r2, [pc, #428]	@ (8014ee0 <_svfprintf_r+0x590>)
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	bfbc      	itt	lt
 8014d38:	232d      	movlt	r3, #45	@ 0x2d
 8014d3a:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8014d3e:	4b69      	ldr	r3, [pc, #420]	@ (8014ee4 <_svfprintf_r+0x594>)
 8014d40:	e7df      	b.n	8014d02 <_svfprintf_r+0x3b2>
 8014d42:	9b06      	ldr	r3, [sp, #24]
 8014d44:	2b61      	cmp	r3, #97	@ 0x61
 8014d46:	d025      	beq.n	8014d94 <_svfprintf_r+0x444>
 8014d48:	2b41      	cmp	r3, #65	@ 0x41
 8014d4a:	d125      	bne.n	8014d98 <_svfprintf_r+0x448>
 8014d4c:	2358      	movs	r3, #88	@ 0x58
 8014d4e:	2230      	movs	r2, #48	@ 0x30
 8014d50:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8014d54:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8014d58:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8014d5c:	f045 0502 	orr.w	r5, r5, #2
 8014d60:	f340 80a5 	ble.w	8014eae <_svfprintf_r+0x55e>
 8014d64:	9803      	ldr	r0, [sp, #12]
 8014d66:	f108 0101 	add.w	r1, r8, #1
 8014d6a:	f7fe fe97 	bl	8013a9c <_malloc_r>
 8014d6e:	4681      	mov	r9, r0
 8014d70:	2800      	cmp	r0, #0
 8014d72:	f040 80a1 	bne.w	8014eb8 <_svfprintf_r+0x568>
 8014d76:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8014d7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d7e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8014d82:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8014d86:	065b      	lsls	r3, r3, #25
 8014d88:	f53f ae04 	bmi.w	8014994 <_svfprintf_r+0x44>
 8014d8c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8014d8e:	b053      	add	sp, #332	@ 0x14c
 8014d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d94:	2378      	movs	r3, #120	@ 0x78
 8014d96:	e7da      	b.n	8014d4e <_svfprintf_r+0x3fe>
 8014d98:	f1b8 3fff 	cmp.w	r8, #4294967295
 8014d9c:	f000 808e 	beq.w	8014ebc <_svfprintf_r+0x56c>
 8014da0:	9b06      	ldr	r3, [sp, #24]
 8014da2:	f023 0320 	bic.w	r3, r3, #32
 8014da6:	2b47      	cmp	r3, #71	@ 0x47
 8014da8:	d105      	bne.n	8014db6 <_svfprintf_r+0x466>
 8014daa:	f1b8 0f00 	cmp.w	r8, #0
 8014dae:	d102      	bne.n	8014db6 <_svfprintf_r+0x466>
 8014db0:	46c2      	mov	sl, r8
 8014db2:	f04f 0801 	mov.w	r8, #1
 8014db6:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8014dba:	9311      	str	r3, [sp, #68]	@ 0x44
 8014dbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	da7f      	bge.n	8014ec2 <_svfprintf_r+0x572>
 8014dc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014dc4:	9314      	str	r3, [sp, #80]	@ 0x50
 8014dc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014dc8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014dcc:	9315      	str	r3, [sp, #84]	@ 0x54
 8014dce:	232d      	movs	r3, #45	@ 0x2d
 8014dd0:	931c      	str	r3, [sp, #112]	@ 0x70
 8014dd2:	9b06      	ldr	r3, [sp, #24]
 8014dd4:	f023 0320 	bic.w	r3, r3, #32
 8014dd8:	2b41      	cmp	r3, #65	@ 0x41
 8014dda:	9308      	str	r3, [sp, #32]
 8014ddc:	f040 81e6 	bne.w	80151ac <_svfprintf_r+0x85c>
 8014de0:	a820      	add	r0, sp, #128	@ 0x80
 8014de2:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8014de6:	f7fd fec1 	bl	8012b6c <frexp>
 8014dea:	2200      	movs	r2, #0
 8014dec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8014df0:	ec51 0b10 	vmov	r0, r1, d0
 8014df4:	f7eb fc20 	bl	8000638 <__aeabi_dmul>
 8014df8:	4602      	mov	r2, r0
 8014dfa:	460b      	mov	r3, r1
 8014dfc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014e00:	2200      	movs	r2, #0
 8014e02:	2300      	movs	r3, #0
 8014e04:	f7eb fe80 	bl	8000b08 <__aeabi_dcmpeq>
 8014e08:	b108      	cbz	r0, 8014e0e <_svfprintf_r+0x4be>
 8014e0a:	2301      	movs	r3, #1
 8014e0c:	9320      	str	r3, [sp, #128]	@ 0x80
 8014e0e:	4a36      	ldr	r2, [pc, #216]	@ (8014ee8 <_svfprintf_r+0x598>)
 8014e10:	4b36      	ldr	r3, [pc, #216]	@ (8014eec <_svfprintf_r+0x59c>)
 8014e12:	9906      	ldr	r1, [sp, #24]
 8014e14:	2961      	cmp	r1, #97	@ 0x61
 8014e16:	bf18      	it	ne
 8014e18:	461a      	movne	r2, r3
 8014e1a:	9210      	str	r2, [sp, #64]	@ 0x40
 8014e1c:	f108 37ff 	add.w	r7, r8, #4294967295
 8014e20:	464e      	mov	r6, r9
 8014e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014e26:	4b32      	ldr	r3, [pc, #200]	@ (8014ef0 <_svfprintf_r+0x5a0>)
 8014e28:	2200      	movs	r2, #0
 8014e2a:	f7eb fc05 	bl	8000638 <__aeabi_dmul>
 8014e2e:	4602      	mov	r2, r0
 8014e30:	460b      	mov	r3, r1
 8014e32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014e36:	f7eb feaf 	bl	8000b98 <__aeabi_d2iz>
 8014e3a:	9013      	str	r0, [sp, #76]	@ 0x4c
 8014e3c:	f7eb fb92 	bl	8000564 <__aeabi_i2d>
 8014e40:	4602      	mov	r2, r0
 8014e42:	460b      	mov	r3, r1
 8014e44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014e48:	f7eb fa3e 	bl	80002c8 <__aeabi_dsub>
 8014e4c:	4602      	mov	r2, r0
 8014e4e:	460b      	mov	r3, r1
 8014e50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014e54:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014e56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014e58:	5c9b      	ldrb	r3, [r3, r2]
 8014e5a:	f806 3b01 	strb.w	r3, [r6], #1
 8014e5e:	1c7a      	adds	r2, r7, #1
 8014e60:	d006      	beq.n	8014e70 <_svfprintf_r+0x520>
 8014e62:	1e7b      	subs	r3, r7, #1
 8014e64:	931d      	str	r3, [sp, #116]	@ 0x74
 8014e66:	2200      	movs	r2, #0
 8014e68:	2300      	movs	r3, #0
 8014e6a:	f7eb fe4d 	bl	8000b08 <__aeabi_dcmpeq>
 8014e6e:	b370      	cbz	r0, 8014ece <_svfprintf_r+0x57e>
 8014e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014e74:	4b1f      	ldr	r3, [pc, #124]	@ (8014ef4 <_svfprintf_r+0x5a4>)
 8014e76:	2200      	movs	r2, #0
 8014e78:	f7eb fe6e 	bl	8000b58 <__aeabi_dcmpgt>
 8014e7c:	2800      	cmp	r0, #0
 8014e7e:	d13b      	bne.n	8014ef8 <_svfprintf_r+0x5a8>
 8014e80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014e84:	4b1b      	ldr	r3, [pc, #108]	@ (8014ef4 <_svfprintf_r+0x5a4>)
 8014e86:	2200      	movs	r2, #0
 8014e88:	f7eb fe3e 	bl	8000b08 <__aeabi_dcmpeq>
 8014e8c:	b110      	cbz	r0, 8014e94 <_svfprintf_r+0x544>
 8014e8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014e90:	07db      	lsls	r3, r3, #31
 8014e92:	d431      	bmi.n	8014ef8 <_svfprintf_r+0x5a8>
 8014e94:	4633      	mov	r3, r6
 8014e96:	19f1      	adds	r1, r6, r7
 8014e98:	2030      	movs	r0, #48	@ 0x30
 8014e9a:	1aca      	subs	r2, r1, r3
 8014e9c:	2a00      	cmp	r2, #0
 8014e9e:	f280 8182 	bge.w	80151a6 <_svfprintf_r+0x856>
 8014ea2:	1c7b      	adds	r3, r7, #1
 8014ea4:	3701      	adds	r7, #1
 8014ea6:	bfb8      	it	lt
 8014ea8:	2300      	movlt	r3, #0
 8014eaa:	441e      	add	r6, r3
 8014eac:	e038      	b.n	8014f20 <_svfprintf_r+0x5d0>
 8014eae:	f04f 0a00 	mov.w	sl, #0
 8014eb2:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8014eb6:	e77e      	b.n	8014db6 <_svfprintf_r+0x466>
 8014eb8:	4682      	mov	sl, r0
 8014eba:	e77c      	b.n	8014db6 <_svfprintf_r+0x466>
 8014ebc:	f04f 0806 	mov.w	r8, #6
 8014ec0:	e779      	b.n	8014db6 <_svfprintf_r+0x466>
 8014ec2:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8014ecc:	e780      	b.n	8014dd0 <_svfprintf_r+0x480>
 8014ece:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8014ed0:	e7a7      	b.n	8014e22 <_svfprintf_r+0x4d2>
 8014ed2:	bf00      	nop
 8014ed4:	7fefffff 	.word	0x7fefffff
 8014ed8:	0801bf69 	.word	0x0801bf69
 8014edc:	0801bf6d 	.word	0x0801bf6d
 8014ee0:	0801bf71 	.word	0x0801bf71
 8014ee4:	0801bf75 	.word	0x0801bf75
 8014ee8:	0801bc5a 	.word	0x0801bc5a
 8014eec:	0801bc49 	.word	0x0801bc49
 8014ef0:	40300000 	.word	0x40300000
 8014ef4:	3fe00000 	.word	0x3fe00000
 8014ef8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014efa:	9624      	str	r6, [sp, #144]	@ 0x90
 8014efc:	7bd9      	ldrb	r1, [r3, #15]
 8014efe:	2030      	movs	r0, #48	@ 0x30
 8014f00:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8014f02:	1e53      	subs	r3, r2, #1
 8014f04:	9324      	str	r3, [sp, #144]	@ 0x90
 8014f06:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8014f0a:	428b      	cmp	r3, r1
 8014f0c:	f000 8148 	beq.w	80151a0 <_svfprintf_r+0x850>
 8014f10:	2b39      	cmp	r3, #57	@ 0x39
 8014f12:	bf0b      	itete	eq
 8014f14:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8014f16:	3301      	addne	r3, #1
 8014f18:	7a9b      	ldrbeq	r3, [r3, #10]
 8014f1a:	b2db      	uxtbne	r3, r3
 8014f1c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014f20:	eba6 0309 	sub.w	r3, r6, r9
 8014f24:	9304      	str	r3, [sp, #16]
 8014f26:	9b08      	ldr	r3, [sp, #32]
 8014f28:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014f2a:	2b47      	cmp	r3, #71	@ 0x47
 8014f2c:	f040 8187 	bne.w	801523e <_svfprintf_r+0x8ee>
 8014f30:	1cf1      	adds	r1, r6, #3
 8014f32:	db02      	blt.n	8014f3a <_svfprintf_r+0x5ea>
 8014f34:	4546      	cmp	r6, r8
 8014f36:	f340 81a5 	ble.w	8015284 <_svfprintf_r+0x934>
 8014f3a:	9b06      	ldr	r3, [sp, #24]
 8014f3c:	3b02      	subs	r3, #2
 8014f3e:	9306      	str	r3, [sp, #24]
 8014f40:	9906      	ldr	r1, [sp, #24]
 8014f42:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8014f46:	f021 0120 	bic.w	r1, r1, #32
 8014f4a:	2941      	cmp	r1, #65	@ 0x41
 8014f4c:	bf08      	it	eq
 8014f4e:	320f      	addeq	r2, #15
 8014f50:	f106 33ff 	add.w	r3, r6, #4294967295
 8014f54:	bf06      	itte	eq
 8014f56:	b2d2      	uxtbeq	r2, r2
 8014f58:	2101      	moveq	r1, #1
 8014f5a:	2100      	movne	r1, #0
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	9320      	str	r3, [sp, #128]	@ 0x80
 8014f60:	bfb8      	it	lt
 8014f62:	f1c6 0301 	rsblt	r3, r6, #1
 8014f66:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 8014f6a:	bfb4      	ite	lt
 8014f6c:	222d      	movlt	r2, #45	@ 0x2d
 8014f6e:	222b      	movge	r2, #43	@ 0x2b
 8014f70:	2b09      	cmp	r3, #9
 8014f72:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8014f76:	f340 8178 	ble.w	801526a <_svfprintf_r+0x91a>
 8014f7a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8014f7e:	270a      	movs	r7, #10
 8014f80:	4602      	mov	r2, r0
 8014f82:	fbb3 f6f7 	udiv	r6, r3, r7
 8014f86:	fb07 3116 	mls	r1, r7, r6, r3
 8014f8a:	3130      	adds	r1, #48	@ 0x30
 8014f8c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014f90:	4619      	mov	r1, r3
 8014f92:	2963      	cmp	r1, #99	@ 0x63
 8014f94:	f100 30ff 	add.w	r0, r0, #4294967295
 8014f98:	4633      	mov	r3, r6
 8014f9a:	dcf1      	bgt.n	8014f80 <_svfprintf_r+0x630>
 8014f9c:	3330      	adds	r3, #48	@ 0x30
 8014f9e:	1e91      	subs	r1, r2, #2
 8014fa0:	f800 3c01 	strb.w	r3, [r0, #-1]
 8014fa4:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8014fa8:	460b      	mov	r3, r1
 8014faa:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8014fae:	4283      	cmp	r3, r0
 8014fb0:	f0c0 8156 	bcc.w	8015260 <_svfprintf_r+0x910>
 8014fb4:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8014fb8:	1a9b      	subs	r3, r3, r2
 8014fba:	4281      	cmp	r1, r0
 8014fbc:	bf88      	it	hi
 8014fbe:	2300      	movhi	r3, #0
 8014fc0:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8014fc4:	441a      	add	r2, r3
 8014fc6:	ab22      	add	r3, sp, #136	@ 0x88
 8014fc8:	1ad3      	subs	r3, r2, r3
 8014fca:	9a04      	ldr	r2, [sp, #16]
 8014fcc:	9318      	str	r3, [sp, #96]	@ 0x60
 8014fce:	2a01      	cmp	r2, #1
 8014fd0:	eb03 0802 	add.w	r8, r3, r2
 8014fd4:	dc01      	bgt.n	8014fda <_svfprintf_r+0x68a>
 8014fd6:	07ea      	lsls	r2, r5, #31
 8014fd8:	d501      	bpl.n	8014fde <_svfprintf_r+0x68e>
 8014fda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014fdc:	4498      	add	r8, r3
 8014fde:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8014fe2:	2700      	movs	r7, #0
 8014fe4:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8014fe8:	9311      	str	r3, [sp, #68]	@ 0x44
 8014fea:	9708      	str	r7, [sp, #32]
 8014fec:	463e      	mov	r6, r7
 8014fee:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	f040 818f 	bne.w	8015314 <_svfprintf_r+0x9c4>
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8014ffa:	9310      	str	r3, [sp, #64]	@ 0x40
 8014ffc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014ffe:	4543      	cmp	r3, r8
 8015000:	bfb8      	it	lt
 8015002:	4643      	movlt	r3, r8
 8015004:	9311      	str	r3, [sp, #68]	@ 0x44
 8015006:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 801500a:	b113      	cbz	r3, 8015012 <_svfprintf_r+0x6c2>
 801500c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801500e:	3301      	adds	r3, #1
 8015010:	9311      	str	r3, [sp, #68]	@ 0x44
 8015012:	f015 0302 	ands.w	r3, r5, #2
 8015016:	931c      	str	r3, [sp, #112]	@ 0x70
 8015018:	bf1e      	ittt	ne
 801501a:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 801501c:	3302      	addne	r3, #2
 801501e:	9311      	strne	r3, [sp, #68]	@ 0x44
 8015020:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8015024:	931d      	str	r3, [sp, #116]	@ 0x74
 8015026:	d122      	bne.n	801506e <_svfprintf_r+0x71e>
 8015028:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801502a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801502c:	1a9b      	subs	r3, r3, r2
 801502e:	2b00      	cmp	r3, #0
 8015030:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015032:	dd1c      	ble.n	801506e <_svfprintf_r+0x71e>
 8015034:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8015036:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 801503a:	2810      	cmp	r0, #16
 801503c:	489e      	ldr	r0, [pc, #632]	@ (80152b8 <_svfprintf_r+0x968>)
 801503e:	6020      	str	r0, [r4, #0]
 8015040:	f102 0201 	add.w	r2, r2, #1
 8015044:	f104 0108 	add.w	r1, r4, #8
 8015048:	f300 8298 	bgt.w	801557c <_svfprintf_r+0xc2c>
 801504c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801504e:	6060      	str	r0, [r4, #4]
 8015050:	4403      	add	r3, r0
 8015052:	2a07      	cmp	r2, #7
 8015054:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015058:	f340 82a5 	ble.w	80155a6 <_svfprintf_r+0xc56>
 801505c:	9803      	ldr	r0, [sp, #12]
 801505e:	aa26      	add	r2, sp, #152	@ 0x98
 8015060:	4659      	mov	r1, fp
 8015062:	f001 f818 	bl	8016096 <__ssprint_r>
 8015066:	2800      	cmp	r0, #0
 8015068:	f040 85ed 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801506c:	ac29      	add	r4, sp, #164	@ 0xa4
 801506e:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8015072:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015074:	b16a      	cbz	r2, 8015092 <_svfprintf_r+0x742>
 8015076:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 801507a:	6022      	str	r2, [r4, #0]
 801507c:	2201      	movs	r2, #1
 801507e:	4413      	add	r3, r2
 8015080:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015082:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015084:	6062      	str	r2, [r4, #4]
 8015086:	4413      	add	r3, r2
 8015088:	2b07      	cmp	r3, #7
 801508a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801508c:	f300 828d 	bgt.w	80155aa <_svfprintf_r+0xc5a>
 8015090:	3408      	adds	r4, #8
 8015092:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8015094:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015096:	b162      	cbz	r2, 80150b2 <_svfprintf_r+0x762>
 8015098:	aa1f      	add	r2, sp, #124	@ 0x7c
 801509a:	6022      	str	r2, [r4, #0]
 801509c:	2202      	movs	r2, #2
 801509e:	4413      	add	r3, r2
 80150a0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80150a2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80150a4:	6062      	str	r2, [r4, #4]
 80150a6:	3301      	adds	r3, #1
 80150a8:	2b07      	cmp	r3, #7
 80150aa:	9327      	str	r3, [sp, #156]	@ 0x9c
 80150ac:	f300 8287 	bgt.w	80155be <_svfprintf_r+0xc6e>
 80150b0:	3408      	adds	r4, #8
 80150b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80150b4:	2b80      	cmp	r3, #128	@ 0x80
 80150b6:	d122      	bne.n	80150fe <_svfprintf_r+0x7ae>
 80150b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80150ba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80150bc:	1a9b      	subs	r3, r3, r2
 80150be:	2b00      	cmp	r3, #0
 80150c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80150c2:	dd1c      	ble.n	80150fe <_svfprintf_r+0x7ae>
 80150c4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80150c6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80150ca:	2810      	cmp	r0, #16
 80150cc:	487b      	ldr	r0, [pc, #492]	@ (80152bc <_svfprintf_r+0x96c>)
 80150ce:	6020      	str	r0, [r4, #0]
 80150d0:	f102 0201 	add.w	r2, r2, #1
 80150d4:	f104 0108 	add.w	r1, r4, #8
 80150d8:	f300 827b 	bgt.w	80155d2 <_svfprintf_r+0xc82>
 80150dc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80150de:	6060      	str	r0, [r4, #4]
 80150e0:	4403      	add	r3, r0
 80150e2:	2a07      	cmp	r2, #7
 80150e4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80150e8:	f340 8288 	ble.w	80155fc <_svfprintf_r+0xcac>
 80150ec:	9803      	ldr	r0, [sp, #12]
 80150ee:	aa26      	add	r2, sp, #152	@ 0x98
 80150f0:	4659      	mov	r1, fp
 80150f2:	f000 ffd0 	bl	8016096 <__ssprint_r>
 80150f6:	2800      	cmp	r0, #0
 80150f8:	f040 85a5 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80150fc:	ac29      	add	r4, sp, #164	@ 0xa4
 80150fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015100:	eba3 0308 	sub.w	r3, r3, r8
 8015104:	2b00      	cmp	r3, #0
 8015106:	9310      	str	r3, [sp, #64]	@ 0x40
 8015108:	dd1c      	ble.n	8015144 <_svfprintf_r+0x7f4>
 801510a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801510c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8015110:	2810      	cmp	r0, #16
 8015112:	486a      	ldr	r0, [pc, #424]	@ (80152bc <_svfprintf_r+0x96c>)
 8015114:	6020      	str	r0, [r4, #0]
 8015116:	f102 0201 	add.w	r2, r2, #1
 801511a:	f104 0108 	add.w	r1, r4, #8
 801511e:	f300 826f 	bgt.w	8015600 <_svfprintf_r+0xcb0>
 8015122:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8015124:	6060      	str	r0, [r4, #4]
 8015126:	4403      	add	r3, r0
 8015128:	2a07      	cmp	r2, #7
 801512a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801512e:	f340 827c 	ble.w	801562a <_svfprintf_r+0xcda>
 8015132:	9803      	ldr	r0, [sp, #12]
 8015134:	aa26      	add	r2, sp, #152	@ 0x98
 8015136:	4659      	mov	r1, fp
 8015138:	f000 ffad 	bl	8016096 <__ssprint_r>
 801513c:	2800      	cmp	r0, #0
 801513e:	f040 8582 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015142:	ac29      	add	r4, sp, #164	@ 0xa4
 8015144:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015146:	9310      	str	r3, [sp, #64]	@ 0x40
 8015148:	05ea      	lsls	r2, r5, #23
 801514a:	f100 8275 	bmi.w	8015638 <_svfprintf_r+0xce8>
 801514e:	4443      	add	r3, r8
 8015150:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015152:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015154:	3301      	adds	r3, #1
 8015156:	2b07      	cmp	r3, #7
 8015158:	e9c4 9800 	strd	r9, r8, [r4]
 801515c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801515e:	f300 82b1 	bgt.w	80156c4 <_svfprintf_r+0xd74>
 8015162:	3408      	adds	r4, #8
 8015164:	076a      	lsls	r2, r5, #29
 8015166:	f100 8550 	bmi.w	8015c0a <_svfprintf_r+0x12ba>
 801516a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801516e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8015170:	428a      	cmp	r2, r1
 8015172:	bfac      	ite	ge
 8015174:	189b      	addge	r3, r3, r2
 8015176:	185b      	addlt	r3, r3, r1
 8015178:	930f      	str	r3, [sp, #60]	@ 0x3c
 801517a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801517c:	b13b      	cbz	r3, 801518e <_svfprintf_r+0x83e>
 801517e:	9803      	ldr	r0, [sp, #12]
 8015180:	aa26      	add	r2, sp, #152	@ 0x98
 8015182:	4659      	mov	r1, fp
 8015184:	f000 ff87 	bl	8016096 <__ssprint_r>
 8015188:	2800      	cmp	r0, #0
 801518a:	f040 855c 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801518e:	2300      	movs	r3, #0
 8015190:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015192:	f1ba 0f00 	cmp.w	sl, #0
 8015196:	f040 8572 	bne.w	8015c7e <_svfprintf_r+0x132e>
 801519a:	9e07      	ldr	r6, [sp, #28]
 801519c:	ac29      	add	r4, sp, #164	@ 0xa4
 801519e:	e0c6      	b.n	801532e <_svfprintf_r+0x9de>
 80151a0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80151a4:	e6ac      	b.n	8014f00 <_svfprintf_r+0x5b0>
 80151a6:	f803 0b01 	strb.w	r0, [r3], #1
 80151aa:	e676      	b.n	8014e9a <_svfprintf_r+0x54a>
 80151ac:	9b08      	ldr	r3, [sp, #32]
 80151ae:	2b46      	cmp	r3, #70	@ 0x46
 80151b0:	d005      	beq.n	80151be <_svfprintf_r+0x86e>
 80151b2:	2b45      	cmp	r3, #69	@ 0x45
 80151b4:	d11a      	bne.n	80151ec <_svfprintf_r+0x89c>
 80151b6:	f108 0601 	add.w	r6, r8, #1
 80151ba:	2102      	movs	r1, #2
 80151bc:	e001      	b.n	80151c2 <_svfprintf_r+0x872>
 80151be:	4646      	mov	r6, r8
 80151c0:	2103      	movs	r1, #3
 80151c2:	ab24      	add	r3, sp, #144	@ 0x90
 80151c4:	9301      	str	r3, [sp, #4]
 80151c6:	ab21      	add	r3, sp, #132	@ 0x84
 80151c8:	9300      	str	r3, [sp, #0]
 80151ca:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80151ce:	ab20      	add	r3, sp, #128	@ 0x80
 80151d0:	9803      	ldr	r0, [sp, #12]
 80151d2:	4632      	mov	r2, r6
 80151d4:	f7fd fda0 	bl	8012d18 <_dtoa_r>
 80151d8:	9b08      	ldr	r3, [sp, #32]
 80151da:	2b47      	cmp	r3, #71	@ 0x47
 80151dc:	4681      	mov	r9, r0
 80151de:	d119      	bne.n	8015214 <_svfprintf_r+0x8c4>
 80151e0:	07e8      	lsls	r0, r5, #31
 80151e2:	d405      	bmi.n	80151f0 <_svfprintf_r+0x8a0>
 80151e4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80151e6:	eba3 0309 	sub.w	r3, r3, r9
 80151ea:	e69b      	b.n	8014f24 <_svfprintf_r+0x5d4>
 80151ec:	4646      	mov	r6, r8
 80151ee:	e7e4      	b.n	80151ba <_svfprintf_r+0x86a>
 80151f0:	eb09 0706 	add.w	r7, r9, r6
 80151f4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 80151f8:	2200      	movs	r2, #0
 80151fa:	2300      	movs	r3, #0
 80151fc:	f7eb fc84 	bl	8000b08 <__aeabi_dcmpeq>
 8015200:	b100      	cbz	r0, 8015204 <_svfprintf_r+0x8b4>
 8015202:	9724      	str	r7, [sp, #144]	@ 0x90
 8015204:	2230      	movs	r2, #48	@ 0x30
 8015206:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8015208:	429f      	cmp	r7, r3
 801520a:	d9eb      	bls.n	80151e4 <_svfprintf_r+0x894>
 801520c:	1c59      	adds	r1, r3, #1
 801520e:	9124      	str	r1, [sp, #144]	@ 0x90
 8015210:	701a      	strb	r2, [r3, #0]
 8015212:	e7f8      	b.n	8015206 <_svfprintf_r+0x8b6>
 8015214:	9b08      	ldr	r3, [sp, #32]
 8015216:	2b46      	cmp	r3, #70	@ 0x46
 8015218:	eb00 0706 	add.w	r7, r0, r6
 801521c:	d1ea      	bne.n	80151f4 <_svfprintf_r+0x8a4>
 801521e:	7803      	ldrb	r3, [r0, #0]
 8015220:	2b30      	cmp	r3, #48	@ 0x30
 8015222:	d109      	bne.n	8015238 <_svfprintf_r+0x8e8>
 8015224:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8015228:	2200      	movs	r2, #0
 801522a:	2300      	movs	r3, #0
 801522c:	f7eb fc6c 	bl	8000b08 <__aeabi_dcmpeq>
 8015230:	b910      	cbnz	r0, 8015238 <_svfprintf_r+0x8e8>
 8015232:	f1c6 0601 	rsb	r6, r6, #1
 8015236:	9620      	str	r6, [sp, #128]	@ 0x80
 8015238:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801523a:	441f      	add	r7, r3
 801523c:	e7da      	b.n	80151f4 <_svfprintf_r+0x8a4>
 801523e:	9b08      	ldr	r3, [sp, #32]
 8015240:	2b46      	cmp	r3, #70	@ 0x46
 8015242:	f47f ae7d 	bne.w	8014f40 <_svfprintf_r+0x5f0>
 8015246:	f005 0301 	and.w	r3, r5, #1
 801524a:	2e00      	cmp	r6, #0
 801524c:	ea43 0308 	orr.w	r3, r3, r8
 8015250:	dd25      	ble.n	801529e <_svfprintf_r+0x94e>
 8015252:	b37b      	cbz	r3, 80152b4 <_svfprintf_r+0x964>
 8015254:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015256:	18f3      	adds	r3, r6, r3
 8015258:	4498      	add	r8, r3
 801525a:	2366      	movs	r3, #102	@ 0x66
 801525c:	9306      	str	r3, [sp, #24]
 801525e:	e033      	b.n	80152c8 <_svfprintf_r+0x978>
 8015260:	f813 7b01 	ldrb.w	r7, [r3], #1
 8015264:	f806 7f01 	strb.w	r7, [r6, #1]!
 8015268:	e6a1      	b.n	8014fae <_svfprintf_r+0x65e>
 801526a:	b941      	cbnz	r1, 801527e <_svfprintf_r+0x92e>
 801526c:	2230      	movs	r2, #48	@ 0x30
 801526e:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8015272:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8015276:	3330      	adds	r3, #48	@ 0x30
 8015278:	f802 3b01 	strb.w	r3, [r2], #1
 801527c:	e6a3      	b.n	8014fc6 <_svfprintf_r+0x676>
 801527e:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8015282:	e7f8      	b.n	8015276 <_svfprintf_r+0x926>
 8015284:	9b04      	ldr	r3, [sp, #16]
 8015286:	429e      	cmp	r6, r3
 8015288:	da0d      	bge.n	80152a6 <_svfprintf_r+0x956>
 801528a:	9b04      	ldr	r3, [sp, #16]
 801528c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801528e:	2e00      	cmp	r6, #0
 8015290:	eb03 0802 	add.w	r8, r3, r2
 8015294:	dc0c      	bgt.n	80152b0 <_svfprintf_r+0x960>
 8015296:	f1c6 0301 	rsb	r3, r6, #1
 801529a:	4498      	add	r8, r3
 801529c:	e008      	b.n	80152b0 <_svfprintf_r+0x960>
 801529e:	b17b      	cbz	r3, 80152c0 <_svfprintf_r+0x970>
 80152a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80152a2:	3301      	adds	r3, #1
 80152a4:	e7d8      	b.n	8015258 <_svfprintf_r+0x908>
 80152a6:	07eb      	lsls	r3, r5, #31
 80152a8:	d521      	bpl.n	80152ee <_svfprintf_r+0x99e>
 80152aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80152ac:	eb06 0803 	add.w	r8, r6, r3
 80152b0:	2367      	movs	r3, #103	@ 0x67
 80152b2:	e7d3      	b.n	801525c <_svfprintf_r+0x90c>
 80152b4:	46b0      	mov	r8, r6
 80152b6:	e7d0      	b.n	801525a <_svfprintf_r+0x90a>
 80152b8:	0801bf89 	.word	0x0801bf89
 80152bc:	0801bf79 	.word	0x0801bf79
 80152c0:	2366      	movs	r3, #102	@ 0x66
 80152c2:	9306      	str	r3, [sp, #24]
 80152c4:	f04f 0801 	mov.w	r8, #1
 80152c8:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80152cc:	9308      	str	r3, [sp, #32]
 80152ce:	d01f      	beq.n	8015310 <_svfprintf_r+0x9c0>
 80152d0:	2700      	movs	r7, #0
 80152d2:	2e00      	cmp	r6, #0
 80152d4:	9708      	str	r7, [sp, #32]
 80152d6:	f77f ae8a 	ble.w	8014fee <_svfprintf_r+0x69e>
 80152da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152dc:	781b      	ldrb	r3, [r3, #0]
 80152de:	2bff      	cmp	r3, #255	@ 0xff
 80152e0:	d107      	bne.n	80152f2 <_svfprintf_r+0x9a2>
 80152e2:	9b08      	ldr	r3, [sp, #32]
 80152e4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80152e6:	443b      	add	r3, r7
 80152e8:	fb02 8803 	mla	r8, r2, r3, r8
 80152ec:	e67f      	b.n	8014fee <_svfprintf_r+0x69e>
 80152ee:	46b0      	mov	r8, r6
 80152f0:	e7de      	b.n	80152b0 <_svfprintf_r+0x960>
 80152f2:	42b3      	cmp	r3, r6
 80152f4:	daf5      	bge.n	80152e2 <_svfprintf_r+0x992>
 80152f6:	1af6      	subs	r6, r6, r3
 80152f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152fa:	785b      	ldrb	r3, [r3, #1]
 80152fc:	b133      	cbz	r3, 801530c <_svfprintf_r+0x9bc>
 80152fe:	9b08      	ldr	r3, [sp, #32]
 8015300:	3301      	adds	r3, #1
 8015302:	9308      	str	r3, [sp, #32]
 8015304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015306:	3301      	adds	r3, #1
 8015308:	9309      	str	r3, [sp, #36]	@ 0x24
 801530a:	e7e6      	b.n	80152da <_svfprintf_r+0x98a>
 801530c:	3701      	adds	r7, #1
 801530e:	e7e4      	b.n	80152da <_svfprintf_r+0x98a>
 8015310:	9f08      	ldr	r7, [sp, #32]
 8015312:	e66c      	b.n	8014fee <_svfprintf_r+0x69e>
 8015314:	232d      	movs	r3, #45	@ 0x2d
 8015316:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801531a:	e66c      	b.n	8014ff6 <_svfprintf_r+0x6a6>
 801531c:	06af      	lsls	r7, r5, #26
 801531e:	d50a      	bpl.n	8015336 <_svfprintf_r+0x9e6>
 8015320:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015322:	6833      	ldr	r3, [r6, #0]
 8015324:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8015326:	17d2      	asrs	r2, r2, #31
 8015328:	e9c3 1200 	strd	r1, r2, [r3]
 801532c:	3604      	adds	r6, #4
 801532e:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8015332:	f7ff bb46 	b.w	80149c2 <_svfprintf_r+0x72>
 8015336:	06e8      	lsls	r0, r5, #27
 8015338:	d503      	bpl.n	8015342 <_svfprintf_r+0x9f2>
 801533a:	6833      	ldr	r3, [r6, #0]
 801533c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801533e:	601a      	str	r2, [r3, #0]
 8015340:	e7f4      	b.n	801532c <_svfprintf_r+0x9dc>
 8015342:	0669      	lsls	r1, r5, #25
 8015344:	d503      	bpl.n	801534e <_svfprintf_r+0x9fe>
 8015346:	6833      	ldr	r3, [r6, #0]
 8015348:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801534a:	801a      	strh	r2, [r3, #0]
 801534c:	e7ee      	b.n	801532c <_svfprintf_r+0x9dc>
 801534e:	05aa      	lsls	r2, r5, #22
 8015350:	d5f3      	bpl.n	801533a <_svfprintf_r+0x9ea>
 8015352:	6833      	ldr	r3, [r6, #0]
 8015354:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015356:	701a      	strb	r2, [r3, #0]
 8015358:	e7e8      	b.n	801532c <_svfprintf_r+0x9dc>
 801535a:	f045 0510 	orr.w	r5, r5, #16
 801535e:	f015 0320 	ands.w	r3, r5, #32
 8015362:	d020      	beq.n	80153a6 <_svfprintf_r+0xa56>
 8015364:	3607      	adds	r6, #7
 8015366:	f026 0307 	bic.w	r3, r6, #7
 801536a:	461a      	mov	r2, r3
 801536c:	685f      	ldr	r7, [r3, #4]
 801536e:	f852 6b08 	ldr.w	r6, [r2], #8
 8015372:	9207      	str	r2, [sp, #28]
 8015374:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8015378:	2300      	movs	r3, #0
 801537a:	2200      	movs	r2, #0
 801537c:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8015380:	f1b8 3fff 	cmp.w	r8, #4294967295
 8015384:	f000 848c 	beq.w	8015ca0 <_svfprintf_r+0x1350>
 8015388:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 801538c:	9208      	str	r2, [sp, #32]
 801538e:	ea56 0207 	orrs.w	r2, r6, r7
 8015392:	f040 848a 	bne.w	8015caa <_svfprintf_r+0x135a>
 8015396:	f1b8 0f00 	cmp.w	r8, #0
 801539a:	f000 80db 	beq.w	8015554 <_svfprintf_r+0xc04>
 801539e:	2b01      	cmp	r3, #1
 80153a0:	f040 8486 	bne.w	8015cb0 <_svfprintf_r+0x1360>
 80153a4:	e083      	b.n	80154ae <_svfprintf_r+0xb5e>
 80153a6:	4632      	mov	r2, r6
 80153a8:	f015 0710 	ands.w	r7, r5, #16
 80153ac:	f852 6b04 	ldr.w	r6, [r2], #4
 80153b0:	9207      	str	r2, [sp, #28]
 80153b2:	d001      	beq.n	80153b8 <_svfprintf_r+0xa68>
 80153b4:	461f      	mov	r7, r3
 80153b6:	e7dd      	b.n	8015374 <_svfprintf_r+0xa24>
 80153b8:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80153bc:	d001      	beq.n	80153c2 <_svfprintf_r+0xa72>
 80153be:	b2b6      	uxth	r6, r6
 80153c0:	e7d8      	b.n	8015374 <_svfprintf_r+0xa24>
 80153c2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80153c6:	d0d5      	beq.n	8015374 <_svfprintf_r+0xa24>
 80153c8:	b2f6      	uxtb	r6, r6
 80153ca:	e7f3      	b.n	80153b4 <_svfprintf_r+0xa64>
 80153cc:	4633      	mov	r3, r6
 80153ce:	2278      	movs	r2, #120	@ 0x78
 80153d0:	f853 6b04 	ldr.w	r6, [r3], #4
 80153d4:	9307      	str	r3, [sp, #28]
 80153d6:	f647 0330 	movw	r3, #30768	@ 0x7830
 80153da:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 80153de:	4b94      	ldr	r3, [pc, #592]	@ (8015630 <_svfprintf_r+0xce0>)
 80153e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80153e2:	2700      	movs	r7, #0
 80153e4:	f045 0502 	orr.w	r5, r5, #2
 80153e8:	2302      	movs	r3, #2
 80153ea:	9206      	str	r2, [sp, #24]
 80153ec:	e7c5      	b.n	801537a <_svfprintf_r+0xa2a>
 80153ee:	4633      	mov	r3, r6
 80153f0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80153f4:	f853 9b04 	ldr.w	r9, [r3], #4
 80153f8:	9307      	str	r3, [sp, #28]
 80153fa:	f04f 0600 	mov.w	r6, #0
 80153fe:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 8015402:	d00f      	beq.n	8015424 <_svfprintf_r+0xad4>
 8015404:	4642      	mov	r2, r8
 8015406:	4631      	mov	r1, r6
 8015408:	4648      	mov	r0, r9
 801540a:	f7ea ff01 	bl	8000210 <memchr>
 801540e:	4682      	mov	sl, r0
 8015410:	2800      	cmp	r0, #0
 8015412:	f43f ac81 	beq.w	8014d18 <_svfprintf_r+0x3c8>
 8015416:	eba0 0809 	sub.w	r8, r0, r9
 801541a:	46b2      	mov	sl, r6
 801541c:	9610      	str	r6, [sp, #64]	@ 0x40
 801541e:	4637      	mov	r7, r6
 8015420:	9608      	str	r6, [sp, #32]
 8015422:	e5eb      	b.n	8014ffc <_svfprintf_r+0x6ac>
 8015424:	4648      	mov	r0, r9
 8015426:	f7ea ff43 	bl	80002b0 <strlen>
 801542a:	46b2      	mov	sl, r6
 801542c:	4680      	mov	r8, r0
 801542e:	e473      	b.n	8014d18 <_svfprintf_r+0x3c8>
 8015430:	f045 0510 	orr.w	r5, r5, #16
 8015434:	f015 0320 	ands.w	r3, r5, #32
 8015438:	d009      	beq.n	801544e <_svfprintf_r+0xafe>
 801543a:	3607      	adds	r6, #7
 801543c:	f026 0307 	bic.w	r3, r6, #7
 8015440:	461a      	mov	r2, r3
 8015442:	685f      	ldr	r7, [r3, #4]
 8015444:	f852 6b08 	ldr.w	r6, [r2], #8
 8015448:	9207      	str	r2, [sp, #28]
 801544a:	2301      	movs	r3, #1
 801544c:	e795      	b.n	801537a <_svfprintf_r+0xa2a>
 801544e:	4632      	mov	r2, r6
 8015450:	f015 0710 	ands.w	r7, r5, #16
 8015454:	f852 6b04 	ldr.w	r6, [r2], #4
 8015458:	9207      	str	r2, [sp, #28]
 801545a:	d001      	beq.n	8015460 <_svfprintf_r+0xb10>
 801545c:	461f      	mov	r7, r3
 801545e:	e7f4      	b.n	801544a <_svfprintf_r+0xafa>
 8015460:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8015464:	d001      	beq.n	801546a <_svfprintf_r+0xb1a>
 8015466:	b2b6      	uxth	r6, r6
 8015468:	e7ef      	b.n	801544a <_svfprintf_r+0xafa>
 801546a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 801546e:	d0ec      	beq.n	801544a <_svfprintf_r+0xafa>
 8015470:	b2f6      	uxtb	r6, r6
 8015472:	e7f3      	b.n	801545c <_svfprintf_r+0xb0c>
 8015474:	4b6f      	ldr	r3, [pc, #444]	@ (8015634 <_svfprintf_r+0xce4>)
 8015476:	f7ff bb39 	b.w	8014aec <_svfprintf_r+0x19c>
 801547a:	4632      	mov	r2, r6
 801547c:	f015 0710 	ands.w	r7, r5, #16
 8015480:	f852 6b04 	ldr.w	r6, [r2], #4
 8015484:	9207      	str	r2, [sp, #28]
 8015486:	d002      	beq.n	801548e <_svfprintf_r+0xb3e>
 8015488:	461f      	mov	r7, r3
 801548a:	f7ff bb3c 	b.w	8014b06 <_svfprintf_r+0x1b6>
 801548e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8015492:	d002      	beq.n	801549a <_svfprintf_r+0xb4a>
 8015494:	b2b6      	uxth	r6, r6
 8015496:	f7ff bb36 	b.w	8014b06 <_svfprintf_r+0x1b6>
 801549a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 801549e:	f43f ab32 	beq.w	8014b06 <_svfprintf_r+0x1b6>
 80154a2:	b2f6      	uxtb	r6, r6
 80154a4:	e7f0      	b.n	8015488 <_svfprintf_r+0xb38>
 80154a6:	2e0a      	cmp	r6, #10
 80154a8:	f177 0300 	sbcs.w	r3, r7, #0
 80154ac:	d207      	bcs.n	80154be <_svfprintf_r+0xb6e>
 80154ae:	3630      	adds	r6, #48	@ 0x30
 80154b0:	b2f6      	uxtb	r6, r6
 80154b2:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 80154b6:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 80154ba:	f000 bc15 	b.w	8015ce8 <_svfprintf_r+0x1398>
 80154be:	2300      	movs	r3, #0
 80154c0:	9304      	str	r3, [sp, #16]
 80154c2:	9b08      	ldr	r3, [sp, #32]
 80154c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80154c8:	ad52      	add	r5, sp, #328	@ 0x148
 80154ca:	9310      	str	r3, [sp, #64]	@ 0x40
 80154cc:	220a      	movs	r2, #10
 80154ce:	2300      	movs	r3, #0
 80154d0:	4630      	mov	r0, r6
 80154d2:	4639      	mov	r1, r7
 80154d4:	f7eb fb88 	bl	8000be8 <__aeabi_uldivmod>
 80154d8:	9b04      	ldr	r3, [sp, #16]
 80154da:	9011      	str	r0, [sp, #68]	@ 0x44
 80154dc:	3301      	adds	r3, #1
 80154de:	9304      	str	r3, [sp, #16]
 80154e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80154e2:	3230      	adds	r2, #48	@ 0x30
 80154e4:	468a      	mov	sl, r1
 80154e6:	f105 39ff 	add.w	r9, r5, #4294967295
 80154ea:	f805 2c01 	strb.w	r2, [r5, #-1]
 80154ee:	b1d3      	cbz	r3, 8015526 <_svfprintf_r+0xbd6>
 80154f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154f2:	9a04      	ldr	r2, [sp, #16]
 80154f4:	781b      	ldrb	r3, [r3, #0]
 80154f6:	429a      	cmp	r2, r3
 80154f8:	d115      	bne.n	8015526 <_svfprintf_r+0xbd6>
 80154fa:	2aff      	cmp	r2, #255	@ 0xff
 80154fc:	d013      	beq.n	8015526 <_svfprintf_r+0xbd6>
 80154fe:	2e0a      	cmp	r6, #10
 8015500:	f177 0300 	sbcs.w	r3, r7, #0
 8015504:	d30f      	bcc.n	8015526 <_svfprintf_r+0xbd6>
 8015506:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015508:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 801550a:	eba9 0903 	sub.w	r9, r9, r3
 801550e:	461a      	mov	r2, r3
 8015510:	4648      	mov	r0, r9
 8015512:	f7fd fa8b 	bl	8012a2c <strncpy>
 8015516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015518:	785b      	ldrb	r3, [r3, #1]
 801551a:	b11b      	cbz	r3, 8015524 <_svfprintf_r+0xbd4>
 801551c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801551e:	3301      	adds	r3, #1
 8015520:	9309      	str	r3, [sp, #36]	@ 0x24
 8015522:	2300      	movs	r3, #0
 8015524:	9304      	str	r3, [sp, #16]
 8015526:	2e0a      	cmp	r6, #10
 8015528:	f177 0700 	sbcs.w	r7, r7, #0
 801552c:	f0c0 83dc 	bcc.w	8015ce8 <_svfprintf_r+0x1398>
 8015530:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8015532:	4657      	mov	r7, sl
 8015534:	464d      	mov	r5, r9
 8015536:	e7c9      	b.n	80154cc <_svfprintf_r+0xb7c>
 8015538:	f006 030f 	and.w	r3, r6, #15
 801553c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801553e:	0936      	lsrs	r6, r6, #4
 8015540:	5cd3      	ldrb	r3, [r2, r3]
 8015542:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8015546:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 801554a:	093f      	lsrs	r7, r7, #4
 801554c:	ea56 0307 	orrs.w	r3, r6, r7
 8015550:	d1f2      	bne.n	8015538 <_svfprintf_r+0xbe8>
 8015552:	e3c9      	b.n	8015ce8 <_svfprintf_r+0x1398>
 8015554:	b91b      	cbnz	r3, 801555e <_svfprintf_r+0xc0e>
 8015556:	07e9      	lsls	r1, r5, #31
 8015558:	d501      	bpl.n	801555e <_svfprintf_r+0xc0e>
 801555a:	2630      	movs	r6, #48	@ 0x30
 801555c:	e7a9      	b.n	80154b2 <_svfprintf_r+0xb62>
 801555e:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8015562:	e3c1      	b.n	8015ce8 <_svfprintf_r+0x1398>
 8015564:	9b06      	ldr	r3, [sp, #24]
 8015566:	2b00      	cmp	r3, #0
 8015568:	f000 838f 	beq.w	8015c8a <_svfprintf_r+0x133a>
 801556c:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8015570:	2300      	movs	r3, #0
 8015572:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8015576:	9607      	str	r6, [sp, #28]
 8015578:	f7ff bb63 	b.w	8014c42 <_svfprintf_r+0x2f2>
 801557c:	2010      	movs	r0, #16
 801557e:	4403      	add	r3, r0
 8015580:	2a07      	cmp	r2, #7
 8015582:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015586:	6060      	str	r0, [r4, #4]
 8015588:	dd08      	ble.n	801559c <_svfprintf_r+0xc4c>
 801558a:	9803      	ldr	r0, [sp, #12]
 801558c:	aa26      	add	r2, sp, #152	@ 0x98
 801558e:	4659      	mov	r1, fp
 8015590:	f000 fd81 	bl	8016096 <__ssprint_r>
 8015594:	2800      	cmp	r0, #0
 8015596:	f040 8356 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801559a:	a929      	add	r1, sp, #164	@ 0xa4
 801559c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801559e:	3b10      	subs	r3, #16
 80155a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80155a2:	460c      	mov	r4, r1
 80155a4:	e546      	b.n	8015034 <_svfprintf_r+0x6e4>
 80155a6:	460c      	mov	r4, r1
 80155a8:	e561      	b.n	801506e <_svfprintf_r+0x71e>
 80155aa:	9803      	ldr	r0, [sp, #12]
 80155ac:	aa26      	add	r2, sp, #152	@ 0x98
 80155ae:	4659      	mov	r1, fp
 80155b0:	f000 fd71 	bl	8016096 <__ssprint_r>
 80155b4:	2800      	cmp	r0, #0
 80155b6:	f040 8346 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80155ba:	ac29      	add	r4, sp, #164	@ 0xa4
 80155bc:	e569      	b.n	8015092 <_svfprintf_r+0x742>
 80155be:	9803      	ldr	r0, [sp, #12]
 80155c0:	aa26      	add	r2, sp, #152	@ 0x98
 80155c2:	4659      	mov	r1, fp
 80155c4:	f000 fd67 	bl	8016096 <__ssprint_r>
 80155c8:	2800      	cmp	r0, #0
 80155ca:	f040 833c 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80155ce:	ac29      	add	r4, sp, #164	@ 0xa4
 80155d0:	e56f      	b.n	80150b2 <_svfprintf_r+0x762>
 80155d2:	2010      	movs	r0, #16
 80155d4:	4403      	add	r3, r0
 80155d6:	2a07      	cmp	r2, #7
 80155d8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80155dc:	6060      	str	r0, [r4, #4]
 80155de:	dd08      	ble.n	80155f2 <_svfprintf_r+0xca2>
 80155e0:	9803      	ldr	r0, [sp, #12]
 80155e2:	aa26      	add	r2, sp, #152	@ 0x98
 80155e4:	4659      	mov	r1, fp
 80155e6:	f000 fd56 	bl	8016096 <__ssprint_r>
 80155ea:	2800      	cmp	r0, #0
 80155ec:	f040 832b 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80155f0:	a929      	add	r1, sp, #164	@ 0xa4
 80155f2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80155f4:	3b10      	subs	r3, #16
 80155f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80155f8:	460c      	mov	r4, r1
 80155fa:	e563      	b.n	80150c4 <_svfprintf_r+0x774>
 80155fc:	460c      	mov	r4, r1
 80155fe:	e57e      	b.n	80150fe <_svfprintf_r+0x7ae>
 8015600:	2010      	movs	r0, #16
 8015602:	4403      	add	r3, r0
 8015604:	2a07      	cmp	r2, #7
 8015606:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801560a:	6060      	str	r0, [r4, #4]
 801560c:	dd08      	ble.n	8015620 <_svfprintf_r+0xcd0>
 801560e:	9803      	ldr	r0, [sp, #12]
 8015610:	aa26      	add	r2, sp, #152	@ 0x98
 8015612:	4659      	mov	r1, fp
 8015614:	f000 fd3f 	bl	8016096 <__ssprint_r>
 8015618:	2800      	cmp	r0, #0
 801561a:	f040 8314 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801561e:	a929      	add	r1, sp, #164	@ 0xa4
 8015620:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015622:	3b10      	subs	r3, #16
 8015624:	9310      	str	r3, [sp, #64]	@ 0x40
 8015626:	460c      	mov	r4, r1
 8015628:	e56f      	b.n	801510a <_svfprintf_r+0x7ba>
 801562a:	460c      	mov	r4, r1
 801562c:	e58a      	b.n	8015144 <_svfprintf_r+0x7f4>
 801562e:	bf00      	nop
 8015630:	0801bc5a 	.word	0x0801bc5a
 8015634:	0801bc49 	.word	0x0801bc49
 8015638:	9b06      	ldr	r3, [sp, #24]
 801563a:	2b65      	cmp	r3, #101	@ 0x65
 801563c:	f340 8246 	ble.w	8015acc <_svfprintf_r+0x117c>
 8015640:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015644:	2200      	movs	r2, #0
 8015646:	2300      	movs	r3, #0
 8015648:	f7eb fa5e 	bl	8000b08 <__aeabi_dcmpeq>
 801564c:	2800      	cmp	r0, #0
 801564e:	d06a      	beq.n	8015726 <_svfprintf_r+0xdd6>
 8015650:	4b73      	ldr	r3, [pc, #460]	@ (8015820 <_svfprintf_r+0xed0>)
 8015652:	6023      	str	r3, [r4, #0]
 8015654:	2301      	movs	r3, #1
 8015656:	6063      	str	r3, [r4, #4]
 8015658:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801565a:	3301      	adds	r3, #1
 801565c:	9328      	str	r3, [sp, #160]	@ 0xa0
 801565e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015660:	3301      	adds	r3, #1
 8015662:	2b07      	cmp	r3, #7
 8015664:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015666:	dc37      	bgt.n	80156d8 <_svfprintf_r+0xd88>
 8015668:	3408      	adds	r4, #8
 801566a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801566c:	9a04      	ldr	r2, [sp, #16]
 801566e:	4293      	cmp	r3, r2
 8015670:	db02      	blt.n	8015678 <_svfprintf_r+0xd28>
 8015672:	07ef      	lsls	r7, r5, #31
 8015674:	f57f ad76 	bpl.w	8015164 <_svfprintf_r+0x814>
 8015678:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801567a:	6023      	str	r3, [r4, #0]
 801567c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801567e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015680:	6063      	str	r3, [r4, #4]
 8015682:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015684:	4413      	add	r3, r2
 8015686:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015688:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801568a:	3301      	adds	r3, #1
 801568c:	2b07      	cmp	r3, #7
 801568e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015690:	dc2c      	bgt.n	80156ec <_svfprintf_r+0xd9c>
 8015692:	3408      	adds	r4, #8
 8015694:	9b04      	ldr	r3, [sp, #16]
 8015696:	1e5e      	subs	r6, r3, #1
 8015698:	2e00      	cmp	r6, #0
 801569a:	f77f ad63 	ble.w	8015164 <_svfprintf_r+0x814>
 801569e:	4f61      	ldr	r7, [pc, #388]	@ (8015824 <_svfprintf_r+0xed4>)
 80156a0:	f04f 0810 	mov.w	r8, #16
 80156a4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80156a8:	2e10      	cmp	r6, #16
 80156aa:	f103 0301 	add.w	r3, r3, #1
 80156ae:	f104 0108 	add.w	r1, r4, #8
 80156b2:	6027      	str	r7, [r4, #0]
 80156b4:	dc24      	bgt.n	8015700 <_svfprintf_r+0xdb0>
 80156b6:	6066      	str	r6, [r4, #4]
 80156b8:	2b07      	cmp	r3, #7
 80156ba:	4416      	add	r6, r2
 80156bc:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 80156c0:	f340 82a0 	ble.w	8015c04 <_svfprintf_r+0x12b4>
 80156c4:	9803      	ldr	r0, [sp, #12]
 80156c6:	aa26      	add	r2, sp, #152	@ 0x98
 80156c8:	4659      	mov	r1, fp
 80156ca:	f000 fce4 	bl	8016096 <__ssprint_r>
 80156ce:	2800      	cmp	r0, #0
 80156d0:	f040 82b9 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80156d4:	ac29      	add	r4, sp, #164	@ 0xa4
 80156d6:	e545      	b.n	8015164 <_svfprintf_r+0x814>
 80156d8:	9803      	ldr	r0, [sp, #12]
 80156da:	aa26      	add	r2, sp, #152	@ 0x98
 80156dc:	4659      	mov	r1, fp
 80156de:	f000 fcda 	bl	8016096 <__ssprint_r>
 80156e2:	2800      	cmp	r0, #0
 80156e4:	f040 82af 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80156e8:	ac29      	add	r4, sp, #164	@ 0xa4
 80156ea:	e7be      	b.n	801566a <_svfprintf_r+0xd1a>
 80156ec:	9803      	ldr	r0, [sp, #12]
 80156ee:	aa26      	add	r2, sp, #152	@ 0x98
 80156f0:	4659      	mov	r1, fp
 80156f2:	f000 fcd0 	bl	8016096 <__ssprint_r>
 80156f6:	2800      	cmp	r0, #0
 80156f8:	f040 82a5 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80156fc:	ac29      	add	r4, sp, #164	@ 0xa4
 80156fe:	e7c9      	b.n	8015694 <_svfprintf_r+0xd44>
 8015700:	3210      	adds	r2, #16
 8015702:	2b07      	cmp	r3, #7
 8015704:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015708:	f8c4 8004 	str.w	r8, [r4, #4]
 801570c:	dd08      	ble.n	8015720 <_svfprintf_r+0xdd0>
 801570e:	9803      	ldr	r0, [sp, #12]
 8015710:	aa26      	add	r2, sp, #152	@ 0x98
 8015712:	4659      	mov	r1, fp
 8015714:	f000 fcbf 	bl	8016096 <__ssprint_r>
 8015718:	2800      	cmp	r0, #0
 801571a:	f040 8294 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801571e:	a929      	add	r1, sp, #164	@ 0xa4
 8015720:	3e10      	subs	r6, #16
 8015722:	460c      	mov	r4, r1
 8015724:	e7be      	b.n	80156a4 <_svfprintf_r+0xd54>
 8015726:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8015728:	2b00      	cmp	r3, #0
 801572a:	dc7d      	bgt.n	8015828 <_svfprintf_r+0xed8>
 801572c:	4b3c      	ldr	r3, [pc, #240]	@ (8015820 <_svfprintf_r+0xed0>)
 801572e:	6023      	str	r3, [r4, #0]
 8015730:	2301      	movs	r3, #1
 8015732:	6063      	str	r3, [r4, #4]
 8015734:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015736:	3301      	adds	r3, #1
 8015738:	9328      	str	r3, [sp, #160]	@ 0xa0
 801573a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801573c:	3301      	adds	r3, #1
 801573e:	2b07      	cmp	r3, #7
 8015740:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015742:	dc46      	bgt.n	80157d2 <_svfprintf_r+0xe82>
 8015744:	3408      	adds	r4, #8
 8015746:	9904      	ldr	r1, [sp, #16]
 8015748:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801574a:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 801574c:	430b      	orrs	r3, r1
 801574e:	f005 0101 	and.w	r1, r5, #1
 8015752:	430b      	orrs	r3, r1
 8015754:	f43f ad06 	beq.w	8015164 <_svfprintf_r+0x814>
 8015758:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801575a:	6023      	str	r3, [r4, #0]
 801575c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801575e:	6063      	str	r3, [r4, #4]
 8015760:	441a      	add	r2, r3
 8015762:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015764:	9228      	str	r2, [sp, #160]	@ 0xa0
 8015766:	3301      	adds	r3, #1
 8015768:	2b07      	cmp	r3, #7
 801576a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801576c:	dc3b      	bgt.n	80157e6 <_svfprintf_r+0xe96>
 801576e:	f104 0308 	add.w	r3, r4, #8
 8015772:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015774:	2e00      	cmp	r6, #0
 8015776:	da1b      	bge.n	80157b0 <_svfprintf_r+0xe60>
 8015778:	4f2a      	ldr	r7, [pc, #168]	@ (8015824 <_svfprintf_r+0xed4>)
 801577a:	4276      	negs	r6, r6
 801577c:	461a      	mov	r2, r3
 801577e:	2410      	movs	r4, #16
 8015780:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8015784:	2e10      	cmp	r6, #16
 8015786:	f101 0101 	add.w	r1, r1, #1
 801578a:	f103 0308 	add.w	r3, r3, #8
 801578e:	6017      	str	r7, [r2, #0]
 8015790:	dc33      	bgt.n	80157fa <_svfprintf_r+0xeaa>
 8015792:	6056      	str	r6, [r2, #4]
 8015794:	2907      	cmp	r1, #7
 8015796:	4406      	add	r6, r0
 8015798:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 801579c:	dd08      	ble.n	80157b0 <_svfprintf_r+0xe60>
 801579e:	9803      	ldr	r0, [sp, #12]
 80157a0:	aa26      	add	r2, sp, #152	@ 0x98
 80157a2:	4659      	mov	r1, fp
 80157a4:	f000 fc77 	bl	8016096 <__ssprint_r>
 80157a8:	2800      	cmp	r0, #0
 80157aa:	f040 824c 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80157ae:	ab29      	add	r3, sp, #164	@ 0xa4
 80157b0:	9a04      	ldr	r2, [sp, #16]
 80157b2:	9904      	ldr	r1, [sp, #16]
 80157b4:	605a      	str	r2, [r3, #4]
 80157b6:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80157b8:	f8c3 9000 	str.w	r9, [r3]
 80157bc:	440a      	add	r2, r1
 80157be:	9228      	str	r2, [sp, #160]	@ 0xa0
 80157c0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80157c2:	3201      	adds	r2, #1
 80157c4:	2a07      	cmp	r2, #7
 80157c6:	9227      	str	r2, [sp, #156]	@ 0x9c
 80157c8:	f73f af7c 	bgt.w	80156c4 <_svfprintf_r+0xd74>
 80157cc:	f103 0408 	add.w	r4, r3, #8
 80157d0:	e4c8      	b.n	8015164 <_svfprintf_r+0x814>
 80157d2:	9803      	ldr	r0, [sp, #12]
 80157d4:	aa26      	add	r2, sp, #152	@ 0x98
 80157d6:	4659      	mov	r1, fp
 80157d8:	f000 fc5d 	bl	8016096 <__ssprint_r>
 80157dc:	2800      	cmp	r0, #0
 80157de:	f040 8232 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80157e2:	ac29      	add	r4, sp, #164	@ 0xa4
 80157e4:	e7af      	b.n	8015746 <_svfprintf_r+0xdf6>
 80157e6:	9803      	ldr	r0, [sp, #12]
 80157e8:	aa26      	add	r2, sp, #152	@ 0x98
 80157ea:	4659      	mov	r1, fp
 80157ec:	f000 fc53 	bl	8016096 <__ssprint_r>
 80157f0:	2800      	cmp	r0, #0
 80157f2:	f040 8228 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 80157f6:	ab29      	add	r3, sp, #164	@ 0xa4
 80157f8:	e7bb      	b.n	8015772 <_svfprintf_r+0xe22>
 80157fa:	3010      	adds	r0, #16
 80157fc:	2907      	cmp	r1, #7
 80157fe:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8015802:	6054      	str	r4, [r2, #4]
 8015804:	dd08      	ble.n	8015818 <_svfprintf_r+0xec8>
 8015806:	9803      	ldr	r0, [sp, #12]
 8015808:	aa26      	add	r2, sp, #152	@ 0x98
 801580a:	4659      	mov	r1, fp
 801580c:	f000 fc43 	bl	8016096 <__ssprint_r>
 8015810:	2800      	cmp	r0, #0
 8015812:	f040 8218 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015816:	ab29      	add	r3, sp, #164	@ 0xa4
 8015818:	3e10      	subs	r6, #16
 801581a:	461a      	mov	r2, r3
 801581c:	e7b0      	b.n	8015780 <_svfprintf_r+0xe30>
 801581e:	bf00      	nop
 8015820:	0801bca2 	.word	0x0801bca2
 8015824:	0801bf79 	.word	0x0801bf79
 8015828:	9b04      	ldr	r3, [sp, #16]
 801582a:	444b      	add	r3, r9
 801582c:	9306      	str	r3, [sp, #24]
 801582e:	9b04      	ldr	r3, [sp, #16]
 8015830:	42b3      	cmp	r3, r6
 8015832:	bfa8      	it	ge
 8015834:	4633      	movge	r3, r6
 8015836:	2b00      	cmp	r3, #0
 8015838:	4698      	mov	r8, r3
 801583a:	dd0b      	ble.n	8015854 <_svfprintf_r+0xf04>
 801583c:	e9c4 9300 	strd	r9, r3, [r4]
 8015840:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015842:	4443      	add	r3, r8
 8015844:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015846:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015848:	3301      	adds	r3, #1
 801584a:	2b07      	cmp	r3, #7
 801584c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801584e:	f300 8089 	bgt.w	8015964 <_svfprintf_r+0x1014>
 8015852:	3408      	adds	r4, #8
 8015854:	4643      	mov	r3, r8
 8015856:	2b00      	cmp	r3, #0
 8015858:	bfac      	ite	ge
 801585a:	eba6 0808 	subge.w	r8, r6, r8
 801585e:	46b0      	movlt	r8, r6
 8015860:	f1b8 0f00 	cmp.w	r8, #0
 8015864:	dd1b      	ble.n	801589e <_svfprintf_r+0xf4e>
 8015866:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 801586a:	4897      	ldr	r0, [pc, #604]	@ (8015ac8 <_svfprintf_r+0x1178>)
 801586c:	6020      	str	r0, [r4, #0]
 801586e:	f1b8 0f10 	cmp.w	r8, #16
 8015872:	f102 0201 	add.w	r2, r2, #1
 8015876:	f104 0108 	add.w	r1, r4, #8
 801587a:	dc7d      	bgt.n	8015978 <_svfprintf_r+0x1028>
 801587c:	4443      	add	r3, r8
 801587e:	2a07      	cmp	r2, #7
 8015880:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015884:	f8c4 8004 	str.w	r8, [r4, #4]
 8015888:	f340 808a 	ble.w	80159a0 <_svfprintf_r+0x1050>
 801588c:	9803      	ldr	r0, [sp, #12]
 801588e:	aa26      	add	r2, sp, #152	@ 0x98
 8015890:	4659      	mov	r1, fp
 8015892:	f000 fc00 	bl	8016096 <__ssprint_r>
 8015896:	2800      	cmp	r0, #0
 8015898:	f040 81d5 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801589c:	ac29      	add	r4, sp, #164	@ 0xa4
 801589e:	eb09 0806 	add.w	r8, r9, r6
 80158a2:	056e      	lsls	r6, r5, #21
 80158a4:	d508      	bpl.n	80158b8 <_svfprintf_r+0xf68>
 80158a6:	9b08      	ldr	r3, [sp, #32]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d17b      	bne.n	80159a4 <_svfprintf_r+0x1054>
 80158ac:	2f00      	cmp	r7, #0
 80158ae:	d17b      	bne.n	80159a8 <_svfprintf_r+0x1058>
 80158b0:	9b06      	ldr	r3, [sp, #24]
 80158b2:	4598      	cmp	r8, r3
 80158b4:	bf28      	it	cs
 80158b6:	4698      	movcs	r8, r3
 80158b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80158ba:	9a04      	ldr	r2, [sp, #16]
 80158bc:	4293      	cmp	r3, r2
 80158be:	db01      	blt.n	80158c4 <_svfprintf_r+0xf74>
 80158c0:	07e8      	lsls	r0, r5, #31
 80158c2:	d50e      	bpl.n	80158e2 <_svfprintf_r+0xf92>
 80158c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80158c6:	6023      	str	r3, [r4, #0]
 80158c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80158ca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80158cc:	6063      	str	r3, [r4, #4]
 80158ce:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80158d0:	4413      	add	r3, r2
 80158d2:	9328      	str	r3, [sp, #160]	@ 0xa0
 80158d4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80158d6:	3301      	adds	r3, #1
 80158d8:	2b07      	cmp	r3, #7
 80158da:	9327      	str	r3, [sp, #156]	@ 0x9c
 80158dc:	f300 80df 	bgt.w	8015a9e <_svfprintf_r+0x114e>
 80158e0:	3408      	adds	r4, #8
 80158e2:	9b04      	ldr	r3, [sp, #16]
 80158e4:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 80158e6:	1bdf      	subs	r7, r3, r7
 80158e8:	9b06      	ldr	r3, [sp, #24]
 80158ea:	eba3 0308 	sub.w	r3, r3, r8
 80158ee:	429f      	cmp	r7, r3
 80158f0:	bfa8      	it	ge
 80158f2:	461f      	movge	r7, r3
 80158f4:	2f00      	cmp	r7, #0
 80158f6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80158f8:	dd0a      	ble.n	8015910 <_svfprintf_r+0xfc0>
 80158fa:	443b      	add	r3, r7
 80158fc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80158fe:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015900:	3301      	adds	r3, #1
 8015902:	2b07      	cmp	r3, #7
 8015904:	e9c4 8700 	strd	r8, r7, [r4]
 8015908:	9327      	str	r3, [sp, #156]	@ 0x9c
 801590a:	f300 80d2 	bgt.w	8015ab2 <_svfprintf_r+0x1162>
 801590e:	3408      	adds	r4, #8
 8015910:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015912:	9b04      	ldr	r3, [sp, #16]
 8015914:	2f00      	cmp	r7, #0
 8015916:	eba3 0606 	sub.w	r6, r3, r6
 801591a:	bfa8      	it	ge
 801591c:	1bf6      	subge	r6, r6, r7
 801591e:	2e00      	cmp	r6, #0
 8015920:	f77f ac20 	ble.w	8015164 <_svfprintf_r+0x814>
 8015924:	4f68      	ldr	r7, [pc, #416]	@ (8015ac8 <_svfprintf_r+0x1178>)
 8015926:	f04f 0810 	mov.w	r8, #16
 801592a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801592e:	2e10      	cmp	r6, #16
 8015930:	f103 0301 	add.w	r3, r3, #1
 8015934:	f104 0108 	add.w	r1, r4, #8
 8015938:	6027      	str	r7, [r4, #0]
 801593a:	f77f aebc 	ble.w	80156b6 <_svfprintf_r+0xd66>
 801593e:	3210      	adds	r2, #16
 8015940:	2b07      	cmp	r3, #7
 8015942:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015946:	f8c4 8004 	str.w	r8, [r4, #4]
 801594a:	dd08      	ble.n	801595e <_svfprintf_r+0x100e>
 801594c:	9803      	ldr	r0, [sp, #12]
 801594e:	aa26      	add	r2, sp, #152	@ 0x98
 8015950:	4659      	mov	r1, fp
 8015952:	f000 fba0 	bl	8016096 <__ssprint_r>
 8015956:	2800      	cmp	r0, #0
 8015958:	f040 8175 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 801595c:	a929      	add	r1, sp, #164	@ 0xa4
 801595e:	3e10      	subs	r6, #16
 8015960:	460c      	mov	r4, r1
 8015962:	e7e2      	b.n	801592a <_svfprintf_r+0xfda>
 8015964:	9803      	ldr	r0, [sp, #12]
 8015966:	aa26      	add	r2, sp, #152	@ 0x98
 8015968:	4659      	mov	r1, fp
 801596a:	f000 fb94 	bl	8016096 <__ssprint_r>
 801596e:	2800      	cmp	r0, #0
 8015970:	f040 8169 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015974:	ac29      	add	r4, sp, #164	@ 0xa4
 8015976:	e76d      	b.n	8015854 <_svfprintf_r+0xf04>
 8015978:	2010      	movs	r0, #16
 801597a:	4403      	add	r3, r0
 801597c:	2a07      	cmp	r2, #7
 801597e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015982:	6060      	str	r0, [r4, #4]
 8015984:	dd08      	ble.n	8015998 <_svfprintf_r+0x1048>
 8015986:	9803      	ldr	r0, [sp, #12]
 8015988:	aa26      	add	r2, sp, #152	@ 0x98
 801598a:	4659      	mov	r1, fp
 801598c:	f000 fb83 	bl	8016096 <__ssprint_r>
 8015990:	2800      	cmp	r0, #0
 8015992:	f040 8158 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015996:	a929      	add	r1, sp, #164	@ 0xa4
 8015998:	f1a8 0810 	sub.w	r8, r8, #16
 801599c:	460c      	mov	r4, r1
 801599e:	e762      	b.n	8015866 <_svfprintf_r+0xf16>
 80159a0:	460c      	mov	r4, r1
 80159a2:	e77c      	b.n	801589e <_svfprintf_r+0xf4e>
 80159a4:	2f00      	cmp	r7, #0
 80159a6:	d04a      	beq.n	8015a3e <_svfprintf_r+0x10ee>
 80159a8:	3f01      	subs	r7, #1
 80159aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80159ac:	6023      	str	r3, [r4, #0]
 80159ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80159b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80159b2:	6063      	str	r3, [r4, #4]
 80159b4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80159b6:	4413      	add	r3, r2
 80159b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80159ba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80159bc:	3301      	adds	r3, #1
 80159be:	2b07      	cmp	r3, #7
 80159c0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80159c2:	dc43      	bgt.n	8015a4c <_svfprintf_r+0x10fc>
 80159c4:	3408      	adds	r4, #8
 80159c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159c8:	781a      	ldrb	r2, [r3, #0]
 80159ca:	9b06      	ldr	r3, [sp, #24]
 80159cc:	eba3 0308 	sub.w	r3, r3, r8
 80159d0:	429a      	cmp	r2, r3
 80159d2:	bfa8      	it	ge
 80159d4:	461a      	movge	r2, r3
 80159d6:	2a00      	cmp	r2, #0
 80159d8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80159da:	4691      	mov	r9, r2
 80159dc:	dd09      	ble.n	80159f2 <_svfprintf_r+0x10a2>
 80159de:	4413      	add	r3, r2
 80159e0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80159e2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80159e4:	3301      	adds	r3, #1
 80159e6:	2b07      	cmp	r3, #7
 80159e8:	e9c4 8200 	strd	r8, r2, [r4]
 80159ec:	9327      	str	r3, [sp, #156]	@ 0x9c
 80159ee:	dc37      	bgt.n	8015a60 <_svfprintf_r+0x1110>
 80159f0:	3408      	adds	r4, #8
 80159f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159f4:	781e      	ldrb	r6, [r3, #0]
 80159f6:	f1b9 0f00 	cmp.w	r9, #0
 80159fa:	bfa8      	it	ge
 80159fc:	eba6 0609 	subge.w	r6, r6, r9
 8015a00:	2e00      	cmp	r6, #0
 8015a02:	dd18      	ble.n	8015a36 <_svfprintf_r+0x10e6>
 8015a04:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8015a08:	482f      	ldr	r0, [pc, #188]	@ (8015ac8 <_svfprintf_r+0x1178>)
 8015a0a:	6020      	str	r0, [r4, #0]
 8015a0c:	2e10      	cmp	r6, #16
 8015a0e:	f103 0301 	add.w	r3, r3, #1
 8015a12:	f104 0108 	add.w	r1, r4, #8
 8015a16:	dc2d      	bgt.n	8015a74 <_svfprintf_r+0x1124>
 8015a18:	6066      	str	r6, [r4, #4]
 8015a1a:	2b07      	cmp	r3, #7
 8015a1c:	4416      	add	r6, r2
 8015a1e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8015a22:	dd3a      	ble.n	8015a9a <_svfprintf_r+0x114a>
 8015a24:	9803      	ldr	r0, [sp, #12]
 8015a26:	aa26      	add	r2, sp, #152	@ 0x98
 8015a28:	4659      	mov	r1, fp
 8015a2a:	f000 fb34 	bl	8016096 <__ssprint_r>
 8015a2e:	2800      	cmp	r0, #0
 8015a30:	f040 8109 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015a34:	ac29      	add	r4, sp, #164	@ 0xa4
 8015a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a38:	781b      	ldrb	r3, [r3, #0]
 8015a3a:	4498      	add	r8, r3
 8015a3c:	e733      	b.n	80158a6 <_svfprintf_r+0xf56>
 8015a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a40:	3b01      	subs	r3, #1
 8015a42:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a44:	9b08      	ldr	r3, [sp, #32]
 8015a46:	3b01      	subs	r3, #1
 8015a48:	9308      	str	r3, [sp, #32]
 8015a4a:	e7ae      	b.n	80159aa <_svfprintf_r+0x105a>
 8015a4c:	9803      	ldr	r0, [sp, #12]
 8015a4e:	aa26      	add	r2, sp, #152	@ 0x98
 8015a50:	4659      	mov	r1, fp
 8015a52:	f000 fb20 	bl	8016096 <__ssprint_r>
 8015a56:	2800      	cmp	r0, #0
 8015a58:	f040 80f5 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015a5c:	ac29      	add	r4, sp, #164	@ 0xa4
 8015a5e:	e7b2      	b.n	80159c6 <_svfprintf_r+0x1076>
 8015a60:	9803      	ldr	r0, [sp, #12]
 8015a62:	aa26      	add	r2, sp, #152	@ 0x98
 8015a64:	4659      	mov	r1, fp
 8015a66:	f000 fb16 	bl	8016096 <__ssprint_r>
 8015a6a:	2800      	cmp	r0, #0
 8015a6c:	f040 80eb 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015a70:	ac29      	add	r4, sp, #164	@ 0xa4
 8015a72:	e7be      	b.n	80159f2 <_svfprintf_r+0x10a2>
 8015a74:	2010      	movs	r0, #16
 8015a76:	4402      	add	r2, r0
 8015a78:	2b07      	cmp	r3, #7
 8015a7a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015a7e:	6060      	str	r0, [r4, #4]
 8015a80:	dd08      	ble.n	8015a94 <_svfprintf_r+0x1144>
 8015a82:	9803      	ldr	r0, [sp, #12]
 8015a84:	aa26      	add	r2, sp, #152	@ 0x98
 8015a86:	4659      	mov	r1, fp
 8015a88:	f000 fb05 	bl	8016096 <__ssprint_r>
 8015a8c:	2800      	cmp	r0, #0
 8015a8e:	f040 80da 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015a92:	a929      	add	r1, sp, #164	@ 0xa4
 8015a94:	3e10      	subs	r6, #16
 8015a96:	460c      	mov	r4, r1
 8015a98:	e7b4      	b.n	8015a04 <_svfprintf_r+0x10b4>
 8015a9a:	460c      	mov	r4, r1
 8015a9c:	e7cb      	b.n	8015a36 <_svfprintf_r+0x10e6>
 8015a9e:	9803      	ldr	r0, [sp, #12]
 8015aa0:	aa26      	add	r2, sp, #152	@ 0x98
 8015aa2:	4659      	mov	r1, fp
 8015aa4:	f000 faf7 	bl	8016096 <__ssprint_r>
 8015aa8:	2800      	cmp	r0, #0
 8015aaa:	f040 80cc 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015aae:	ac29      	add	r4, sp, #164	@ 0xa4
 8015ab0:	e717      	b.n	80158e2 <_svfprintf_r+0xf92>
 8015ab2:	9803      	ldr	r0, [sp, #12]
 8015ab4:	aa26      	add	r2, sp, #152	@ 0x98
 8015ab6:	4659      	mov	r1, fp
 8015ab8:	f000 faed 	bl	8016096 <__ssprint_r>
 8015abc:	2800      	cmp	r0, #0
 8015abe:	f040 80c2 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015ac2:	ac29      	add	r4, sp, #164	@ 0xa4
 8015ac4:	e724      	b.n	8015910 <_svfprintf_r+0xfc0>
 8015ac6:	bf00      	nop
 8015ac8:	0801bf79 	.word	0x0801bf79
 8015acc:	9904      	ldr	r1, [sp, #16]
 8015ace:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015ad0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8015ad2:	2901      	cmp	r1, #1
 8015ad4:	f103 0301 	add.w	r3, r3, #1
 8015ad8:	f102 0201 	add.w	r2, r2, #1
 8015adc:	f104 0608 	add.w	r6, r4, #8
 8015ae0:	dc02      	bgt.n	8015ae8 <_svfprintf_r+0x1198>
 8015ae2:	07e9      	lsls	r1, r5, #31
 8015ae4:	f140 8083 	bpl.w	8015bee <_svfprintf_r+0x129e>
 8015ae8:	2101      	movs	r1, #1
 8015aea:	2a07      	cmp	r2, #7
 8015aec:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015af0:	f8c4 9000 	str.w	r9, [r4]
 8015af4:	6061      	str	r1, [r4, #4]
 8015af6:	dd08      	ble.n	8015b0a <_svfprintf_r+0x11ba>
 8015af8:	9803      	ldr	r0, [sp, #12]
 8015afa:	aa26      	add	r2, sp, #152	@ 0x98
 8015afc:	4659      	mov	r1, fp
 8015afe:	f000 faca 	bl	8016096 <__ssprint_r>
 8015b02:	2800      	cmp	r0, #0
 8015b04:	f040 809f 	bne.w	8015c46 <_svfprintf_r+0x12f6>
 8015b08:	ae29      	add	r6, sp, #164	@ 0xa4
 8015b0a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015b0c:	6033      	str	r3, [r6, #0]
 8015b0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015b10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015b12:	6073      	str	r3, [r6, #4]
 8015b14:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015b16:	4413      	add	r3, r2
 8015b18:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015b1a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015b1c:	3301      	adds	r3, #1
 8015b1e:	2b07      	cmp	r3, #7
 8015b20:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015b22:	dc33      	bgt.n	8015b8c <_svfprintf_r+0x123c>
 8015b24:	3608      	adds	r6, #8
 8015b26:	9b04      	ldr	r3, [sp, #16]
 8015b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015b2c:	1e5c      	subs	r4, r3, #1
 8015b2e:	2200      	movs	r2, #0
 8015b30:	2300      	movs	r3, #0
 8015b32:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 8015b36:	f7ea ffe7 	bl	8000b08 <__aeabi_dcmpeq>
 8015b3a:	2800      	cmp	r0, #0
 8015b3c:	d12f      	bne.n	8015b9e <_svfprintf_r+0x124e>
 8015b3e:	f109 0201 	add.w	r2, r9, #1
 8015b42:	e9c6 2400 	strd	r2, r4, [r6]
 8015b46:	9a04      	ldr	r2, [sp, #16]
 8015b48:	f108 0301 	add.w	r3, r8, #1
 8015b4c:	3f01      	subs	r7, #1
 8015b4e:	4417      	add	r7, r2
 8015b50:	2b07      	cmp	r3, #7
 8015b52:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8015b56:	dd53      	ble.n	8015c00 <_svfprintf_r+0x12b0>
 8015b58:	9803      	ldr	r0, [sp, #12]
 8015b5a:	aa26      	add	r2, sp, #152	@ 0x98
 8015b5c:	4659      	mov	r1, fp
 8015b5e:	f000 fa9a 	bl	8016096 <__ssprint_r>
 8015b62:	2800      	cmp	r0, #0
 8015b64:	d16f      	bne.n	8015c46 <_svfprintf_r+0x12f6>
 8015b66:	ae29      	add	r6, sp, #164	@ 0xa4
 8015b68:	ab22      	add	r3, sp, #136	@ 0x88
 8015b6a:	6033      	str	r3, [r6, #0]
 8015b6c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8015b6e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8015b70:	6073      	str	r3, [r6, #4]
 8015b72:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015b74:	4413      	add	r3, r2
 8015b76:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015b78:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015b7a:	3301      	adds	r3, #1
 8015b7c:	2b07      	cmp	r3, #7
 8015b7e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015b80:	f73f ada0 	bgt.w	80156c4 <_svfprintf_r+0xd74>
 8015b84:	f106 0408 	add.w	r4, r6, #8
 8015b88:	f7ff baec 	b.w	8015164 <_svfprintf_r+0x814>
 8015b8c:	9803      	ldr	r0, [sp, #12]
 8015b8e:	aa26      	add	r2, sp, #152	@ 0x98
 8015b90:	4659      	mov	r1, fp
 8015b92:	f000 fa80 	bl	8016096 <__ssprint_r>
 8015b96:	2800      	cmp	r0, #0
 8015b98:	d155      	bne.n	8015c46 <_svfprintf_r+0x12f6>
 8015b9a:	ae29      	add	r6, sp, #164	@ 0xa4
 8015b9c:	e7c3      	b.n	8015b26 <_svfprintf_r+0x11d6>
 8015b9e:	9b04      	ldr	r3, [sp, #16]
 8015ba0:	2b01      	cmp	r3, #1
 8015ba2:	dde1      	ble.n	8015b68 <_svfprintf_r+0x1218>
 8015ba4:	4f57      	ldr	r7, [pc, #348]	@ (8015d04 <_svfprintf_r+0x13b4>)
 8015ba6:	f04f 0810 	mov.w	r8, #16
 8015baa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8015bae:	2c10      	cmp	r4, #16
 8015bb0:	f103 0301 	add.w	r3, r3, #1
 8015bb4:	f106 0108 	add.w	r1, r6, #8
 8015bb8:	6037      	str	r7, [r6, #0]
 8015bba:	dc07      	bgt.n	8015bcc <_svfprintf_r+0x127c>
 8015bbc:	6074      	str	r4, [r6, #4]
 8015bbe:	2b07      	cmp	r3, #7
 8015bc0:	4414      	add	r4, r2
 8015bc2:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 8015bc6:	dcc7      	bgt.n	8015b58 <_svfprintf_r+0x1208>
 8015bc8:	460e      	mov	r6, r1
 8015bca:	e7cd      	b.n	8015b68 <_svfprintf_r+0x1218>
 8015bcc:	3210      	adds	r2, #16
 8015bce:	2b07      	cmp	r3, #7
 8015bd0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015bd4:	f8c6 8004 	str.w	r8, [r6, #4]
 8015bd8:	dd06      	ble.n	8015be8 <_svfprintf_r+0x1298>
 8015bda:	9803      	ldr	r0, [sp, #12]
 8015bdc:	aa26      	add	r2, sp, #152	@ 0x98
 8015bde:	4659      	mov	r1, fp
 8015be0:	f000 fa59 	bl	8016096 <__ssprint_r>
 8015be4:	bb78      	cbnz	r0, 8015c46 <_svfprintf_r+0x12f6>
 8015be6:	a929      	add	r1, sp, #164	@ 0xa4
 8015be8:	3c10      	subs	r4, #16
 8015bea:	460e      	mov	r6, r1
 8015bec:	e7dd      	b.n	8015baa <_svfprintf_r+0x125a>
 8015bee:	2101      	movs	r1, #1
 8015bf0:	2a07      	cmp	r2, #7
 8015bf2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015bf6:	f8c4 9000 	str.w	r9, [r4]
 8015bfa:	6061      	str	r1, [r4, #4]
 8015bfc:	ddb4      	ble.n	8015b68 <_svfprintf_r+0x1218>
 8015bfe:	e7ab      	b.n	8015b58 <_svfprintf_r+0x1208>
 8015c00:	3608      	adds	r6, #8
 8015c02:	e7b1      	b.n	8015b68 <_svfprintf_r+0x1218>
 8015c04:	460c      	mov	r4, r1
 8015c06:	f7ff baad 	b.w	8015164 <_svfprintf_r+0x814>
 8015c0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c0c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015c0e:	1a9d      	subs	r5, r3, r2
 8015c10:	2d00      	cmp	r5, #0
 8015c12:	f77f aaaa 	ble.w	801516a <_svfprintf_r+0x81a>
 8015c16:	4e3c      	ldr	r6, [pc, #240]	@ (8015d08 <_svfprintf_r+0x13b8>)
 8015c18:	2710      	movs	r7, #16
 8015c1a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8015c1e:	2d10      	cmp	r5, #16
 8015c20:	f103 0301 	add.w	r3, r3, #1
 8015c24:	6026      	str	r6, [r4, #0]
 8015c26:	dc18      	bgt.n	8015c5a <_svfprintf_r+0x130a>
 8015c28:	442a      	add	r2, r5
 8015c2a:	2b07      	cmp	r3, #7
 8015c2c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015c30:	6065      	str	r5, [r4, #4]
 8015c32:	f77f aa9a 	ble.w	801516a <_svfprintf_r+0x81a>
 8015c36:	9803      	ldr	r0, [sp, #12]
 8015c38:	aa26      	add	r2, sp, #152	@ 0x98
 8015c3a:	4659      	mov	r1, fp
 8015c3c:	f000 fa2b 	bl	8016096 <__ssprint_r>
 8015c40:	2800      	cmp	r0, #0
 8015c42:	f43f aa92 	beq.w	801516a <_svfprintf_r+0x81a>
 8015c46:	f1ba 0f00 	cmp.w	sl, #0
 8015c4a:	f43f a89a 	beq.w	8014d82 <_svfprintf_r+0x432>
 8015c4e:	9803      	ldr	r0, [sp, #12]
 8015c50:	4651      	mov	r1, sl
 8015c52:	f7fd fe63 	bl	801391c <_free_r>
 8015c56:	f7ff b894 	b.w	8014d82 <_svfprintf_r+0x432>
 8015c5a:	3210      	adds	r2, #16
 8015c5c:	2b07      	cmp	r3, #7
 8015c5e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015c62:	6067      	str	r7, [r4, #4]
 8015c64:	dc02      	bgt.n	8015c6c <_svfprintf_r+0x131c>
 8015c66:	3408      	adds	r4, #8
 8015c68:	3d10      	subs	r5, #16
 8015c6a:	e7d6      	b.n	8015c1a <_svfprintf_r+0x12ca>
 8015c6c:	9803      	ldr	r0, [sp, #12]
 8015c6e:	aa26      	add	r2, sp, #152	@ 0x98
 8015c70:	4659      	mov	r1, fp
 8015c72:	f000 fa10 	bl	8016096 <__ssprint_r>
 8015c76:	2800      	cmp	r0, #0
 8015c78:	d1e5      	bne.n	8015c46 <_svfprintf_r+0x12f6>
 8015c7a:	ac29      	add	r4, sp, #164	@ 0xa4
 8015c7c:	e7f4      	b.n	8015c68 <_svfprintf_r+0x1318>
 8015c7e:	9803      	ldr	r0, [sp, #12]
 8015c80:	4651      	mov	r1, sl
 8015c82:	f7fd fe4b 	bl	801391c <_free_r>
 8015c86:	f7ff ba88 	b.w	801519a <_svfprintf_r+0x84a>
 8015c8a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	f43f a878 	beq.w	8014d82 <_svfprintf_r+0x432>
 8015c92:	9803      	ldr	r0, [sp, #12]
 8015c94:	aa26      	add	r2, sp, #152	@ 0x98
 8015c96:	4659      	mov	r1, fp
 8015c98:	f000 f9fd 	bl	8016096 <__ssprint_r>
 8015c9c:	f7ff b871 	b.w	8014d82 <_svfprintf_r+0x432>
 8015ca0:	ea56 0207 	orrs.w	r2, r6, r7
 8015ca4:	9508      	str	r5, [sp, #32]
 8015ca6:	f43f ab7a 	beq.w	801539e <_svfprintf_r+0xa4e>
 8015caa:	2b01      	cmp	r3, #1
 8015cac:	f43f abfb 	beq.w	80154a6 <_svfprintf_r+0xb56>
 8015cb0:	2b02      	cmp	r3, #2
 8015cb2:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8015cb6:	f43f ac3f 	beq.w	8015538 <_svfprintf_r+0xbe8>
 8015cba:	f006 0307 	and.w	r3, r6, #7
 8015cbe:	08f6      	lsrs	r6, r6, #3
 8015cc0:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8015cc4:	08ff      	lsrs	r7, r7, #3
 8015cc6:	3330      	adds	r3, #48	@ 0x30
 8015cc8:	ea56 0107 	orrs.w	r1, r6, r7
 8015ccc:	464a      	mov	r2, r9
 8015cce:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8015cd2:	d1f2      	bne.n	8015cba <_svfprintf_r+0x136a>
 8015cd4:	9908      	ldr	r1, [sp, #32]
 8015cd6:	07c8      	lsls	r0, r1, #31
 8015cd8:	d506      	bpl.n	8015ce8 <_svfprintf_r+0x1398>
 8015cda:	2b30      	cmp	r3, #48	@ 0x30
 8015cdc:	d004      	beq.n	8015ce8 <_svfprintf_r+0x1398>
 8015cde:	2330      	movs	r3, #48	@ 0x30
 8015ce0:	f809 3c01 	strb.w	r3, [r9, #-1]
 8015ce4:	f1a2 0902 	sub.w	r9, r2, #2
 8015ce8:	ab52      	add	r3, sp, #328	@ 0x148
 8015cea:	9d08      	ldr	r5, [sp, #32]
 8015cec:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 8015cf0:	f04f 0a00 	mov.w	sl, #0
 8015cf4:	eba3 0809 	sub.w	r8, r3, r9
 8015cf8:	4657      	mov	r7, sl
 8015cfa:	f8cd a020 	str.w	sl, [sp, #32]
 8015cfe:	4656      	mov	r6, sl
 8015d00:	f7ff b97c 	b.w	8014ffc <_svfprintf_r+0x6ac>
 8015d04:	0801bf79 	.word	0x0801bf79
 8015d08:	0801bf89 	.word	0x0801bf89

08015d0c <_fclose_r>:
 8015d0c:	b570      	push	{r4, r5, r6, lr}
 8015d0e:	4605      	mov	r5, r0
 8015d10:	460c      	mov	r4, r1
 8015d12:	b1b1      	cbz	r1, 8015d42 <_fclose_r+0x36>
 8015d14:	b118      	cbz	r0, 8015d1e <_fclose_r+0x12>
 8015d16:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8015d18:	b90b      	cbnz	r3, 8015d1e <_fclose_r+0x12>
 8015d1a:	f7fc fb19 	bl	8012350 <__sinit>
 8015d1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015d20:	07de      	lsls	r6, r3, #31
 8015d22:	d405      	bmi.n	8015d30 <_fclose_r+0x24>
 8015d24:	89a3      	ldrh	r3, [r4, #12]
 8015d26:	0598      	lsls	r0, r3, #22
 8015d28:	d402      	bmi.n	8015d30 <_fclose_r+0x24>
 8015d2a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015d2c:	f7fc ff0e 	bl	8012b4c <__retarget_lock_acquire_recursive>
 8015d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d34:	b943      	cbnz	r3, 8015d48 <_fclose_r+0x3c>
 8015d36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015d38:	07d9      	lsls	r1, r3, #31
 8015d3a:	d402      	bmi.n	8015d42 <_fclose_r+0x36>
 8015d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015d3e:	f7fc ff06 	bl	8012b4e <__retarget_lock_release_recursive>
 8015d42:	2600      	movs	r6, #0
 8015d44:	4630      	mov	r0, r6
 8015d46:	bd70      	pop	{r4, r5, r6, pc}
 8015d48:	4621      	mov	r1, r4
 8015d4a:	4628      	mov	r0, r5
 8015d4c:	f7fc f9c6 	bl	80120dc <__sflush_r>
 8015d50:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8015d52:	4606      	mov	r6, r0
 8015d54:	b133      	cbz	r3, 8015d64 <_fclose_r+0x58>
 8015d56:	69e1      	ldr	r1, [r4, #28]
 8015d58:	4628      	mov	r0, r5
 8015d5a:	4798      	blx	r3
 8015d5c:	2800      	cmp	r0, #0
 8015d5e:	bfb8      	it	lt
 8015d60:	f04f 36ff 	movlt.w	r6, #4294967295
 8015d64:	89a3      	ldrh	r3, [r4, #12]
 8015d66:	061a      	lsls	r2, r3, #24
 8015d68:	d503      	bpl.n	8015d72 <_fclose_r+0x66>
 8015d6a:	6921      	ldr	r1, [r4, #16]
 8015d6c:	4628      	mov	r0, r5
 8015d6e:	f7fd fdd5 	bl	801391c <_free_r>
 8015d72:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015d74:	b141      	cbz	r1, 8015d88 <_fclose_r+0x7c>
 8015d76:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8015d7a:	4299      	cmp	r1, r3
 8015d7c:	d002      	beq.n	8015d84 <_fclose_r+0x78>
 8015d7e:	4628      	mov	r0, r5
 8015d80:	f7fd fdcc 	bl	801391c <_free_r>
 8015d84:	2300      	movs	r3, #0
 8015d86:	6323      	str	r3, [r4, #48]	@ 0x30
 8015d88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015d8a:	b121      	cbz	r1, 8015d96 <_fclose_r+0x8a>
 8015d8c:	4628      	mov	r0, r5
 8015d8e:	f7fd fdc5 	bl	801391c <_free_r>
 8015d92:	2300      	movs	r3, #0
 8015d94:	6463      	str	r3, [r4, #68]	@ 0x44
 8015d96:	f7fc facf 	bl	8012338 <__sfp_lock_acquire>
 8015d9a:	2300      	movs	r3, #0
 8015d9c:	81a3      	strh	r3, [r4, #12]
 8015d9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015da0:	07db      	lsls	r3, r3, #31
 8015da2:	d402      	bmi.n	8015daa <_fclose_r+0x9e>
 8015da4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015da6:	f7fc fed2 	bl	8012b4e <__retarget_lock_release_recursive>
 8015daa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015dac:	f7fc fecd 	bl	8012b4a <__retarget_lock_close_recursive>
 8015db0:	f7fc fac8 	bl	8012344 <__sfp_lock_release>
 8015db4:	e7c6      	b.n	8015d44 <_fclose_r+0x38>

08015db6 <__swhatbuf_r>:
 8015db6:	b570      	push	{r4, r5, r6, lr}
 8015db8:	460c      	mov	r4, r1
 8015dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015dbe:	2900      	cmp	r1, #0
 8015dc0:	b096      	sub	sp, #88	@ 0x58
 8015dc2:	4615      	mov	r5, r2
 8015dc4:	461e      	mov	r6, r3
 8015dc6:	da07      	bge.n	8015dd8 <__swhatbuf_r+0x22>
 8015dc8:	89a1      	ldrh	r1, [r4, #12]
 8015dca:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8015dce:	d117      	bne.n	8015e00 <__swhatbuf_r+0x4a>
 8015dd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015dd4:	4608      	mov	r0, r1
 8015dd6:	e00f      	b.n	8015df8 <__swhatbuf_r+0x42>
 8015dd8:	466a      	mov	r2, sp
 8015dda:	f000 f881 	bl	8015ee0 <_fstat_r>
 8015dde:	2800      	cmp	r0, #0
 8015de0:	dbf2      	blt.n	8015dc8 <__swhatbuf_r+0x12>
 8015de2:	9901      	ldr	r1, [sp, #4]
 8015de4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015de8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015dec:	4259      	negs	r1, r3
 8015dee:	4159      	adcs	r1, r3
 8015df0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8015df4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015df8:	6031      	str	r1, [r6, #0]
 8015dfa:	602b      	str	r3, [r5, #0]
 8015dfc:	b016      	add	sp, #88	@ 0x58
 8015dfe:	bd70      	pop	{r4, r5, r6, pc}
 8015e00:	2100      	movs	r1, #0
 8015e02:	2340      	movs	r3, #64	@ 0x40
 8015e04:	e7e6      	b.n	8015dd4 <__swhatbuf_r+0x1e>

08015e06 <__smakebuf_r>:
 8015e06:	898b      	ldrh	r3, [r1, #12]
 8015e08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015e0a:	079d      	lsls	r5, r3, #30
 8015e0c:	4606      	mov	r6, r0
 8015e0e:	460c      	mov	r4, r1
 8015e10:	d507      	bpl.n	8015e22 <__smakebuf_r+0x1c>
 8015e12:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8015e16:	6023      	str	r3, [r4, #0]
 8015e18:	6123      	str	r3, [r4, #16]
 8015e1a:	2301      	movs	r3, #1
 8015e1c:	6163      	str	r3, [r4, #20]
 8015e1e:	b003      	add	sp, #12
 8015e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e22:	ab01      	add	r3, sp, #4
 8015e24:	466a      	mov	r2, sp
 8015e26:	f7ff ffc6 	bl	8015db6 <__swhatbuf_r>
 8015e2a:	9f00      	ldr	r7, [sp, #0]
 8015e2c:	4605      	mov	r5, r0
 8015e2e:	4639      	mov	r1, r7
 8015e30:	4630      	mov	r0, r6
 8015e32:	f7fd fe33 	bl	8013a9c <_malloc_r>
 8015e36:	b948      	cbnz	r0, 8015e4c <__smakebuf_r+0x46>
 8015e38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e3c:	059a      	lsls	r2, r3, #22
 8015e3e:	d4ee      	bmi.n	8015e1e <__smakebuf_r+0x18>
 8015e40:	f023 0303 	bic.w	r3, r3, #3
 8015e44:	f043 0302 	orr.w	r3, r3, #2
 8015e48:	81a3      	strh	r3, [r4, #12]
 8015e4a:	e7e2      	b.n	8015e12 <__smakebuf_r+0xc>
 8015e4c:	89a3      	ldrh	r3, [r4, #12]
 8015e4e:	6020      	str	r0, [r4, #0]
 8015e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015e54:	81a3      	strh	r3, [r4, #12]
 8015e56:	9b01      	ldr	r3, [sp, #4]
 8015e58:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015e5c:	b15b      	cbz	r3, 8015e76 <__smakebuf_r+0x70>
 8015e5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e62:	4630      	mov	r0, r6
 8015e64:	f000 f84e 	bl	8015f04 <_isatty_r>
 8015e68:	b128      	cbz	r0, 8015e76 <__smakebuf_r+0x70>
 8015e6a:	89a3      	ldrh	r3, [r4, #12]
 8015e6c:	f023 0303 	bic.w	r3, r3, #3
 8015e70:	f043 0301 	orr.w	r3, r3, #1
 8015e74:	81a3      	strh	r3, [r4, #12]
 8015e76:	89a3      	ldrh	r3, [r4, #12]
 8015e78:	431d      	orrs	r5, r3
 8015e7a:	81a5      	strh	r5, [r4, #12]
 8015e7c:	e7cf      	b.n	8015e1e <__smakebuf_r+0x18>

08015e7e <_raise_r>:
 8015e7e:	291f      	cmp	r1, #31
 8015e80:	b538      	push	{r3, r4, r5, lr}
 8015e82:	4605      	mov	r5, r0
 8015e84:	460c      	mov	r4, r1
 8015e86:	d904      	bls.n	8015e92 <_raise_r+0x14>
 8015e88:	2316      	movs	r3, #22
 8015e8a:	6003      	str	r3, [r0, #0]
 8015e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e90:	bd38      	pop	{r3, r4, r5, pc}
 8015e92:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8015e96:	b112      	cbz	r2, 8015e9e <_raise_r+0x20>
 8015e98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015e9c:	b94b      	cbnz	r3, 8015eb2 <_raise_r+0x34>
 8015e9e:	4628      	mov	r0, r5
 8015ea0:	f000 f852 	bl	8015f48 <_getpid_r>
 8015ea4:	4622      	mov	r2, r4
 8015ea6:	4601      	mov	r1, r0
 8015ea8:	4628      	mov	r0, r5
 8015eaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015eae:	f000 b839 	b.w	8015f24 <_kill_r>
 8015eb2:	2b01      	cmp	r3, #1
 8015eb4:	d00a      	beq.n	8015ecc <_raise_r+0x4e>
 8015eb6:	1c59      	adds	r1, r3, #1
 8015eb8:	d103      	bne.n	8015ec2 <_raise_r+0x44>
 8015eba:	2316      	movs	r3, #22
 8015ebc:	6003      	str	r3, [r0, #0]
 8015ebe:	2001      	movs	r0, #1
 8015ec0:	e7e6      	b.n	8015e90 <_raise_r+0x12>
 8015ec2:	2100      	movs	r1, #0
 8015ec4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015ec8:	4620      	mov	r0, r4
 8015eca:	4798      	blx	r3
 8015ecc:	2000      	movs	r0, #0
 8015ece:	e7df      	b.n	8015e90 <_raise_r+0x12>

08015ed0 <raise>:
 8015ed0:	4b02      	ldr	r3, [pc, #8]	@ (8015edc <raise+0xc>)
 8015ed2:	4601      	mov	r1, r0
 8015ed4:	6818      	ldr	r0, [r3, #0]
 8015ed6:	f7ff bfd2 	b.w	8015e7e <_raise_r>
 8015eda:	bf00      	nop
 8015edc:	200003a0 	.word	0x200003a0

08015ee0 <_fstat_r>:
 8015ee0:	b538      	push	{r3, r4, r5, lr}
 8015ee2:	4d07      	ldr	r5, [pc, #28]	@ (8015f00 <_fstat_r+0x20>)
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	4604      	mov	r4, r0
 8015ee8:	4608      	mov	r0, r1
 8015eea:	4611      	mov	r1, r2
 8015eec:	602b      	str	r3, [r5, #0]
 8015eee:	f7ec faa7 	bl	8002440 <_fstat>
 8015ef2:	1c43      	adds	r3, r0, #1
 8015ef4:	d102      	bne.n	8015efc <_fstat_r+0x1c>
 8015ef6:	682b      	ldr	r3, [r5, #0]
 8015ef8:	b103      	cbz	r3, 8015efc <_fstat_r+0x1c>
 8015efa:	6023      	str	r3, [r4, #0]
 8015efc:	bd38      	pop	{r3, r4, r5, pc}
 8015efe:	bf00      	nop
 8015f00:	200016b8 	.word	0x200016b8

08015f04 <_isatty_r>:
 8015f04:	b538      	push	{r3, r4, r5, lr}
 8015f06:	4d06      	ldr	r5, [pc, #24]	@ (8015f20 <_isatty_r+0x1c>)
 8015f08:	2300      	movs	r3, #0
 8015f0a:	4604      	mov	r4, r0
 8015f0c:	4608      	mov	r0, r1
 8015f0e:	602b      	str	r3, [r5, #0]
 8015f10:	f7ec faa6 	bl	8002460 <_isatty>
 8015f14:	1c43      	adds	r3, r0, #1
 8015f16:	d102      	bne.n	8015f1e <_isatty_r+0x1a>
 8015f18:	682b      	ldr	r3, [r5, #0]
 8015f1a:	b103      	cbz	r3, 8015f1e <_isatty_r+0x1a>
 8015f1c:	6023      	str	r3, [r4, #0]
 8015f1e:	bd38      	pop	{r3, r4, r5, pc}
 8015f20:	200016b8 	.word	0x200016b8

08015f24 <_kill_r>:
 8015f24:	b538      	push	{r3, r4, r5, lr}
 8015f26:	4d07      	ldr	r5, [pc, #28]	@ (8015f44 <_kill_r+0x20>)
 8015f28:	2300      	movs	r3, #0
 8015f2a:	4604      	mov	r4, r0
 8015f2c:	4608      	mov	r0, r1
 8015f2e:	4611      	mov	r1, r2
 8015f30:	602b      	str	r3, [r5, #0]
 8015f32:	f7ec fa41 	bl	80023b8 <_kill>
 8015f36:	1c43      	adds	r3, r0, #1
 8015f38:	d102      	bne.n	8015f40 <_kill_r+0x1c>
 8015f3a:	682b      	ldr	r3, [r5, #0]
 8015f3c:	b103      	cbz	r3, 8015f40 <_kill_r+0x1c>
 8015f3e:	6023      	str	r3, [r4, #0]
 8015f40:	bd38      	pop	{r3, r4, r5, pc}
 8015f42:	bf00      	nop
 8015f44:	200016b8 	.word	0x200016b8

08015f48 <_getpid_r>:
 8015f48:	f7ec ba2e 	b.w	80023a8 <_getpid>

08015f4c <_sbrk_r>:
 8015f4c:	b538      	push	{r3, r4, r5, lr}
 8015f4e:	4d06      	ldr	r5, [pc, #24]	@ (8015f68 <_sbrk_r+0x1c>)
 8015f50:	2300      	movs	r3, #0
 8015f52:	4604      	mov	r4, r0
 8015f54:	4608      	mov	r0, r1
 8015f56:	602b      	str	r3, [r5, #0]
 8015f58:	f7ec fa9a 	bl	8002490 <_sbrk>
 8015f5c:	1c43      	adds	r3, r0, #1
 8015f5e:	d102      	bne.n	8015f66 <_sbrk_r+0x1a>
 8015f60:	682b      	ldr	r3, [r5, #0]
 8015f62:	b103      	cbz	r3, 8015f66 <_sbrk_r+0x1a>
 8015f64:	6023      	str	r3, [r4, #0]
 8015f66:	bd38      	pop	{r3, r4, r5, pc}
 8015f68:	200016b8 	.word	0x200016b8

08015f6c <__libc_fini_array>:
 8015f6c:	b538      	push	{r3, r4, r5, lr}
 8015f6e:	4d07      	ldr	r5, [pc, #28]	@ (8015f8c <__libc_fini_array+0x20>)
 8015f70:	4c07      	ldr	r4, [pc, #28]	@ (8015f90 <__libc_fini_array+0x24>)
 8015f72:	1b64      	subs	r4, r4, r5
 8015f74:	10a4      	asrs	r4, r4, #2
 8015f76:	b91c      	cbnz	r4, 8015f80 <__libc_fini_array+0x14>
 8015f78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015f7c:	f000 beae 	b.w	8016cdc <_fini>
 8015f80:	3c01      	subs	r4, #1
 8015f82:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8015f86:	4798      	blx	r3
 8015f88:	e7f5      	b.n	8015f76 <__libc_fini_array+0xa>
 8015f8a:	bf00      	nop
 8015f8c:	0801c37c 	.word	0x0801c37c
 8015f90:	0801c380 	.word	0x0801c380

08015f94 <sysconf>:
 8015f94:	2808      	cmp	r0, #8
 8015f96:	b508      	push	{r3, lr}
 8015f98:	d006      	beq.n	8015fa8 <sysconf+0x14>
 8015f9a:	f7fc fdab 	bl	8012af4 <__errno>
 8015f9e:	2316      	movs	r3, #22
 8015fa0:	6003      	str	r3, [r0, #0]
 8015fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8015fa6:	bd08      	pop	{r3, pc}
 8015fa8:	2080      	movs	r0, #128	@ 0x80
 8015faa:	e7fc      	b.n	8015fa6 <sysconf+0x12>

08015fac <__register_exitproc>:
 8015fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015fb0:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8016028 <__register_exitproc+0x7c>
 8015fb4:	4606      	mov	r6, r0
 8015fb6:	f8da 0000 	ldr.w	r0, [sl]
 8015fba:	4698      	mov	r8, r3
 8015fbc:	460f      	mov	r7, r1
 8015fbe:	4691      	mov	r9, r2
 8015fc0:	f7fc fdc4 	bl	8012b4c <__retarget_lock_acquire_recursive>
 8015fc4:	4b16      	ldr	r3, [pc, #88]	@ (8016020 <__register_exitproc+0x74>)
 8015fc6:	681c      	ldr	r4, [r3, #0]
 8015fc8:	b90c      	cbnz	r4, 8015fce <__register_exitproc+0x22>
 8015fca:	4c16      	ldr	r4, [pc, #88]	@ (8016024 <__register_exitproc+0x78>)
 8015fcc:	601c      	str	r4, [r3, #0]
 8015fce:	6865      	ldr	r5, [r4, #4]
 8015fd0:	f8da 0000 	ldr.w	r0, [sl]
 8015fd4:	2d1f      	cmp	r5, #31
 8015fd6:	dd05      	ble.n	8015fe4 <__register_exitproc+0x38>
 8015fd8:	f7fc fdb9 	bl	8012b4e <__retarget_lock_release_recursive>
 8015fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8015fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015fe4:	b19e      	cbz	r6, 801600e <__register_exitproc+0x62>
 8015fe6:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8015fea:	2201      	movs	r2, #1
 8015fec:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8015ff0:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8015ff4:	40aa      	lsls	r2, r5
 8015ff6:	4313      	orrs	r3, r2
 8015ff8:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8015ffc:	2e02      	cmp	r6, #2
 8015ffe:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8016002:	bf02      	ittt	eq
 8016004:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8016008:	4313      	orreq	r3, r2
 801600a:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 801600e:	1c6b      	adds	r3, r5, #1
 8016010:	3502      	adds	r5, #2
 8016012:	6063      	str	r3, [r4, #4]
 8016014:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8016018:	f7fc fd99 	bl	8012b4e <__retarget_lock_release_recursive>
 801601c:	2000      	movs	r0, #0
 801601e:	e7df      	b.n	8015fe0 <__register_exitproc+0x34>
 8016020:	200016c0 	.word	0x200016c0
 8016024:	200016f8 	.word	0x200016f8
 8016028:	200004c8 	.word	0x200004c8

0801602c <_calloc_r>:
 801602c:	b538      	push	{r3, r4, r5, lr}
 801602e:	fba1 1502 	umull	r1, r5, r1, r2
 8016032:	b935      	cbnz	r5, 8016042 <_calloc_r+0x16>
 8016034:	f7fd fd32 	bl	8013a9c <_malloc_r>
 8016038:	4604      	mov	r4, r0
 801603a:	b938      	cbnz	r0, 801604c <_calloc_r+0x20>
 801603c:	2400      	movs	r4, #0
 801603e:	4620      	mov	r0, r4
 8016040:	bd38      	pop	{r3, r4, r5, pc}
 8016042:	f7fc fd57 	bl	8012af4 <__errno>
 8016046:	230c      	movs	r3, #12
 8016048:	6003      	str	r3, [r0, #0]
 801604a:	e7f7      	b.n	801603c <_calloc_r+0x10>
 801604c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016050:	f022 0203 	bic.w	r2, r2, #3
 8016054:	3a04      	subs	r2, #4
 8016056:	2a24      	cmp	r2, #36	@ 0x24
 8016058:	d819      	bhi.n	801608e <_calloc_r+0x62>
 801605a:	2a13      	cmp	r2, #19
 801605c:	d915      	bls.n	801608a <_calloc_r+0x5e>
 801605e:	2a1b      	cmp	r2, #27
 8016060:	e9c0 5500 	strd	r5, r5, [r0]
 8016064:	d806      	bhi.n	8016074 <_calloc_r+0x48>
 8016066:	f100 0308 	add.w	r3, r0, #8
 801606a:	2200      	movs	r2, #0
 801606c:	e9c3 2200 	strd	r2, r2, [r3]
 8016070:	609a      	str	r2, [r3, #8]
 8016072:	e7e4      	b.n	801603e <_calloc_r+0x12>
 8016074:	2a24      	cmp	r2, #36	@ 0x24
 8016076:	e9c0 5502 	strd	r5, r5, [r0, #8]
 801607a:	bf11      	iteee	ne
 801607c:	f100 0310 	addne.w	r3, r0, #16
 8016080:	6105      	streq	r5, [r0, #16]
 8016082:	f100 0318 	addeq.w	r3, r0, #24
 8016086:	6145      	streq	r5, [r0, #20]
 8016088:	e7ef      	b.n	801606a <_calloc_r+0x3e>
 801608a:	4603      	mov	r3, r0
 801608c:	e7ed      	b.n	801606a <_calloc_r+0x3e>
 801608e:	4629      	mov	r1, r5
 8016090:	f7fc fcc4 	bl	8012a1c <memset>
 8016094:	e7d3      	b.n	801603e <_calloc_r+0x12>

08016096 <__ssprint_r>:
 8016096:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801609a:	6893      	ldr	r3, [r2, #8]
 801609c:	f8d2 b000 	ldr.w	fp, [r2]
 80160a0:	9001      	str	r0, [sp, #4]
 80160a2:	460c      	mov	r4, r1
 80160a4:	4617      	mov	r7, r2
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d157      	bne.n	801615a <__ssprint_r+0xc4>
 80160aa:	2000      	movs	r0, #0
 80160ac:	2300      	movs	r3, #0
 80160ae:	607b      	str	r3, [r7, #4]
 80160b0:	b003      	add	sp, #12
 80160b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160b6:	e9db a800 	ldrd	sl, r8, [fp]
 80160ba:	f10b 0b08 	add.w	fp, fp, #8
 80160be:	68a6      	ldr	r6, [r4, #8]
 80160c0:	6820      	ldr	r0, [r4, #0]
 80160c2:	f1b8 0f00 	cmp.w	r8, #0
 80160c6:	d0f6      	beq.n	80160b6 <__ssprint_r+0x20>
 80160c8:	45b0      	cmp	r8, r6
 80160ca:	d32e      	bcc.n	801612a <__ssprint_r+0x94>
 80160cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80160d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80160d4:	d029      	beq.n	801612a <__ssprint_r+0x94>
 80160d6:	6921      	ldr	r1, [r4, #16]
 80160d8:	6965      	ldr	r5, [r4, #20]
 80160da:	eba0 0901 	sub.w	r9, r0, r1
 80160de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80160e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80160e6:	f109 0001 	add.w	r0, r9, #1
 80160ea:	106d      	asrs	r5, r5, #1
 80160ec:	4440      	add	r0, r8
 80160ee:	4285      	cmp	r5, r0
 80160f0:	bf38      	it	cc
 80160f2:	4605      	movcc	r5, r0
 80160f4:	0553      	lsls	r3, r2, #21
 80160f6:	d534      	bpl.n	8016162 <__ssprint_r+0xcc>
 80160f8:	9801      	ldr	r0, [sp, #4]
 80160fa:	4629      	mov	r1, r5
 80160fc:	f7fd fcce 	bl	8013a9c <_malloc_r>
 8016100:	4606      	mov	r6, r0
 8016102:	2800      	cmp	r0, #0
 8016104:	d038      	beq.n	8016178 <__ssprint_r+0xe2>
 8016106:	464a      	mov	r2, r9
 8016108:	6921      	ldr	r1, [r4, #16]
 801610a:	f7fc fd21 	bl	8012b50 <memcpy>
 801610e:	89a2      	ldrh	r2, [r4, #12]
 8016110:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8016114:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8016118:	81a2      	strh	r2, [r4, #12]
 801611a:	6126      	str	r6, [r4, #16]
 801611c:	6165      	str	r5, [r4, #20]
 801611e:	444e      	add	r6, r9
 8016120:	eba5 0509 	sub.w	r5, r5, r9
 8016124:	6026      	str	r6, [r4, #0]
 8016126:	60a5      	str	r5, [r4, #8]
 8016128:	4646      	mov	r6, r8
 801612a:	4546      	cmp	r6, r8
 801612c:	bf28      	it	cs
 801612e:	4646      	movcs	r6, r8
 8016130:	4632      	mov	r2, r6
 8016132:	4651      	mov	r1, sl
 8016134:	6820      	ldr	r0, [r4, #0]
 8016136:	f7fc fc57 	bl	80129e8 <memmove>
 801613a:	68a2      	ldr	r2, [r4, #8]
 801613c:	1b92      	subs	r2, r2, r6
 801613e:	60a2      	str	r2, [r4, #8]
 8016140:	6822      	ldr	r2, [r4, #0]
 8016142:	4432      	add	r2, r6
 8016144:	6022      	str	r2, [r4, #0]
 8016146:	68ba      	ldr	r2, [r7, #8]
 8016148:	eba2 0308 	sub.w	r3, r2, r8
 801614c:	44c2      	add	sl, r8
 801614e:	60bb      	str	r3, [r7, #8]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d0aa      	beq.n	80160aa <__ssprint_r+0x14>
 8016154:	f04f 0800 	mov.w	r8, #0
 8016158:	e7b1      	b.n	80160be <__ssprint_r+0x28>
 801615a:	f04f 0a00 	mov.w	sl, #0
 801615e:	46d0      	mov	r8, sl
 8016160:	e7ad      	b.n	80160be <__ssprint_r+0x28>
 8016162:	9801      	ldr	r0, [sp, #4]
 8016164:	462a      	mov	r2, r5
 8016166:	f7fe fa25 	bl	80145b4 <_realloc_r>
 801616a:	4606      	mov	r6, r0
 801616c:	2800      	cmp	r0, #0
 801616e:	d1d4      	bne.n	801611a <__ssprint_r+0x84>
 8016170:	6921      	ldr	r1, [r4, #16]
 8016172:	9801      	ldr	r0, [sp, #4]
 8016174:	f7fd fbd2 	bl	801391c <_free_r>
 8016178:	9a01      	ldr	r2, [sp, #4]
 801617a:	230c      	movs	r3, #12
 801617c:	6013      	str	r3, [r2, #0]
 801617e:	89a3      	ldrh	r3, [r4, #12]
 8016180:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016184:	81a3      	strh	r3, [r4, #12]
 8016186:	2300      	movs	r3, #0
 8016188:	60bb      	str	r3, [r7, #8]
 801618a:	f04f 30ff 	mov.w	r0, #4294967295
 801618e:	e78d      	b.n	80160ac <__ssprint_r+0x16>

08016190 <sqrtf>:
 8016190:	b508      	push	{r3, lr}
 8016192:	ed2d 8b02 	vpush	{d8}
 8016196:	eeb0 8a40 	vmov.f32	s16, s0
 801619a:	f000 f8a1 	bl	80162e0 <__ieee754_sqrtf>
 801619e:	eeb4 8a48 	vcmp.f32	s16, s16
 80161a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161a6:	d60c      	bvs.n	80161c2 <sqrtf+0x32>
 80161a8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80161c8 <sqrtf+0x38>
 80161ac:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80161b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161b4:	d505      	bpl.n	80161c2 <sqrtf+0x32>
 80161b6:	f7fc fc9d 	bl	8012af4 <__errno>
 80161ba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80161be:	2321      	movs	r3, #33	@ 0x21
 80161c0:	6003      	str	r3, [r0, #0]
 80161c2:	ecbd 8b02 	vpop	{d8}
 80161c6:	bd08      	pop	{r3, pc}
 80161c8:	00000000 	.word	0x00000000

080161cc <cosf>:
 80161cc:	ee10 3a10 	vmov	r3, s0
 80161d0:	b507      	push	{r0, r1, r2, lr}
 80161d2:	4a1e      	ldr	r2, [pc, #120]	@ (801624c <cosf+0x80>)
 80161d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80161d8:	4293      	cmp	r3, r2
 80161da:	d806      	bhi.n	80161ea <cosf+0x1e>
 80161dc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8016250 <cosf+0x84>
 80161e0:	b003      	add	sp, #12
 80161e2:	f85d eb04 	ldr.w	lr, [sp], #4
 80161e6:	f000 b87f 	b.w	80162e8 <__kernel_cosf>
 80161ea:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80161ee:	d304      	bcc.n	80161fa <cosf+0x2e>
 80161f0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80161f4:	b003      	add	sp, #12
 80161f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80161fa:	4668      	mov	r0, sp
 80161fc:	f000 f914 	bl	8016428 <__ieee754_rem_pio2f>
 8016200:	f000 0003 	and.w	r0, r0, #3
 8016204:	2801      	cmp	r0, #1
 8016206:	d009      	beq.n	801621c <cosf+0x50>
 8016208:	2802      	cmp	r0, #2
 801620a:	d010      	beq.n	801622e <cosf+0x62>
 801620c:	b9b0      	cbnz	r0, 801623c <cosf+0x70>
 801620e:	eddd 0a01 	vldr	s1, [sp, #4]
 8016212:	ed9d 0a00 	vldr	s0, [sp]
 8016216:	f000 f867 	bl	80162e8 <__kernel_cosf>
 801621a:	e7eb      	b.n	80161f4 <cosf+0x28>
 801621c:	eddd 0a01 	vldr	s1, [sp, #4]
 8016220:	ed9d 0a00 	vldr	s0, [sp]
 8016224:	f000 f8b8 	bl	8016398 <__kernel_sinf>
 8016228:	eeb1 0a40 	vneg.f32	s0, s0
 801622c:	e7e2      	b.n	80161f4 <cosf+0x28>
 801622e:	eddd 0a01 	vldr	s1, [sp, #4]
 8016232:	ed9d 0a00 	vldr	s0, [sp]
 8016236:	f000 f857 	bl	80162e8 <__kernel_cosf>
 801623a:	e7f5      	b.n	8016228 <cosf+0x5c>
 801623c:	eddd 0a01 	vldr	s1, [sp, #4]
 8016240:	ed9d 0a00 	vldr	s0, [sp]
 8016244:	2001      	movs	r0, #1
 8016246:	f000 f8a7 	bl	8016398 <__kernel_sinf>
 801624a:	e7d3      	b.n	80161f4 <cosf+0x28>
 801624c:	3f490fd8 	.word	0x3f490fd8
 8016250:	00000000 	.word	0x00000000

08016254 <sinf>:
 8016254:	ee10 3a10 	vmov	r3, s0
 8016258:	b507      	push	{r0, r1, r2, lr}
 801625a:	4a1f      	ldr	r2, [pc, #124]	@ (80162d8 <sinf+0x84>)
 801625c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016260:	4293      	cmp	r3, r2
 8016262:	d807      	bhi.n	8016274 <sinf+0x20>
 8016264:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80162dc <sinf+0x88>
 8016268:	2000      	movs	r0, #0
 801626a:	b003      	add	sp, #12
 801626c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016270:	f000 b892 	b.w	8016398 <__kernel_sinf>
 8016274:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8016278:	d304      	bcc.n	8016284 <sinf+0x30>
 801627a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801627e:	b003      	add	sp, #12
 8016280:	f85d fb04 	ldr.w	pc, [sp], #4
 8016284:	4668      	mov	r0, sp
 8016286:	f000 f8cf 	bl	8016428 <__ieee754_rem_pio2f>
 801628a:	f000 0003 	and.w	r0, r0, #3
 801628e:	2801      	cmp	r0, #1
 8016290:	d00a      	beq.n	80162a8 <sinf+0x54>
 8016292:	2802      	cmp	r0, #2
 8016294:	d00f      	beq.n	80162b6 <sinf+0x62>
 8016296:	b9c0      	cbnz	r0, 80162ca <sinf+0x76>
 8016298:	eddd 0a01 	vldr	s1, [sp, #4]
 801629c:	ed9d 0a00 	vldr	s0, [sp]
 80162a0:	2001      	movs	r0, #1
 80162a2:	f000 f879 	bl	8016398 <__kernel_sinf>
 80162a6:	e7ea      	b.n	801627e <sinf+0x2a>
 80162a8:	eddd 0a01 	vldr	s1, [sp, #4]
 80162ac:	ed9d 0a00 	vldr	s0, [sp]
 80162b0:	f000 f81a 	bl	80162e8 <__kernel_cosf>
 80162b4:	e7e3      	b.n	801627e <sinf+0x2a>
 80162b6:	eddd 0a01 	vldr	s1, [sp, #4]
 80162ba:	ed9d 0a00 	vldr	s0, [sp]
 80162be:	2001      	movs	r0, #1
 80162c0:	f000 f86a 	bl	8016398 <__kernel_sinf>
 80162c4:	eeb1 0a40 	vneg.f32	s0, s0
 80162c8:	e7d9      	b.n	801627e <sinf+0x2a>
 80162ca:	eddd 0a01 	vldr	s1, [sp, #4]
 80162ce:	ed9d 0a00 	vldr	s0, [sp]
 80162d2:	f000 f809 	bl	80162e8 <__kernel_cosf>
 80162d6:	e7f5      	b.n	80162c4 <sinf+0x70>
 80162d8:	3f490fd8 	.word	0x3f490fd8
 80162dc:	00000000 	.word	0x00000000

080162e0 <__ieee754_sqrtf>:
 80162e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80162e4:	4770      	bx	lr
	...

080162e8 <__kernel_cosf>:
 80162e8:	ee10 3a10 	vmov	r3, s0
 80162ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80162f0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80162f4:	eef0 6a40 	vmov.f32	s13, s0
 80162f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80162fc:	d204      	bcs.n	8016308 <__kernel_cosf+0x20>
 80162fe:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8016302:	ee17 2a90 	vmov	r2, s15
 8016306:	b342      	cbz	r2, 801635a <__kernel_cosf+0x72>
 8016308:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801630c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8016378 <__kernel_cosf+0x90>
 8016310:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801637c <__kernel_cosf+0x94>
 8016314:	4a1a      	ldr	r2, [pc, #104]	@ (8016380 <__kernel_cosf+0x98>)
 8016316:	eea7 6a27 	vfma.f32	s12, s14, s15
 801631a:	4293      	cmp	r3, r2
 801631c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8016384 <__kernel_cosf+0x9c>
 8016320:	eee6 7a07 	vfma.f32	s15, s12, s14
 8016324:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8016388 <__kernel_cosf+0xa0>
 8016328:	eea7 6a87 	vfma.f32	s12, s15, s14
 801632c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801638c <__kernel_cosf+0xa4>
 8016330:	eee6 7a07 	vfma.f32	s15, s12, s14
 8016334:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8016390 <__kernel_cosf+0xa8>
 8016338:	eea7 6a87 	vfma.f32	s12, s15, s14
 801633c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8016340:	ee26 6a07 	vmul.f32	s12, s12, s14
 8016344:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8016348:	eee7 0a06 	vfma.f32	s1, s14, s12
 801634c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016350:	d804      	bhi.n	801635c <__kernel_cosf+0x74>
 8016352:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8016356:	ee30 0a67 	vsub.f32	s0, s0, s15
 801635a:	4770      	bx	lr
 801635c:	4a0d      	ldr	r2, [pc, #52]	@ (8016394 <__kernel_cosf+0xac>)
 801635e:	4293      	cmp	r3, r2
 8016360:	bf9a      	itte	ls
 8016362:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8016366:	ee07 3a10 	vmovls	s14, r3
 801636a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801636e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8016372:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016376:	e7ec      	b.n	8016352 <__kernel_cosf+0x6a>
 8016378:	ad47d74e 	.word	0xad47d74e
 801637c:	310f74f6 	.word	0x310f74f6
 8016380:	3e999999 	.word	0x3e999999
 8016384:	b493f27c 	.word	0xb493f27c
 8016388:	37d00d01 	.word	0x37d00d01
 801638c:	bab60b61 	.word	0xbab60b61
 8016390:	3d2aaaab 	.word	0x3d2aaaab
 8016394:	3f480000 	.word	0x3f480000

08016398 <__kernel_sinf>:
 8016398:	ee10 3a10 	vmov	r3, s0
 801639c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80163a0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80163a4:	d204      	bcs.n	80163b0 <__kernel_sinf+0x18>
 80163a6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80163aa:	ee17 3a90 	vmov	r3, s15
 80163ae:	b35b      	cbz	r3, 8016408 <__kernel_sinf+0x70>
 80163b0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80163b4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801640c <__kernel_sinf+0x74>
 80163b8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8016410 <__kernel_sinf+0x78>
 80163bc:	eea7 6a27 	vfma.f32	s12, s14, s15
 80163c0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8016414 <__kernel_sinf+0x7c>
 80163c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80163c8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8016418 <__kernel_sinf+0x80>
 80163cc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80163d0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 801641c <__kernel_sinf+0x84>
 80163d4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80163d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80163dc:	b930      	cbnz	r0, 80163ec <__kernel_sinf+0x54>
 80163de:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8016420 <__kernel_sinf+0x88>
 80163e2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80163e6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80163ea:	4770      	bx	lr
 80163ec:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80163f0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80163f4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80163f8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80163fc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8016424 <__kernel_sinf+0x8c>
 8016400:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8016404:	ee30 0a60 	vsub.f32	s0, s0, s1
 8016408:	4770      	bx	lr
 801640a:	bf00      	nop
 801640c:	2f2ec9d3 	.word	0x2f2ec9d3
 8016410:	b2d72f34 	.word	0xb2d72f34
 8016414:	3638ef1b 	.word	0x3638ef1b
 8016418:	b9500d01 	.word	0xb9500d01
 801641c:	3c088889 	.word	0x3c088889
 8016420:	be2aaaab 	.word	0xbe2aaaab
 8016424:	3e2aaaab 	.word	0x3e2aaaab

08016428 <__ieee754_rem_pio2f>:
 8016428:	b5f0      	push	{r4, r5, r6, r7, lr}
 801642a:	ee10 6a10 	vmov	r6, s0
 801642e:	4b88      	ldr	r3, [pc, #544]	@ (8016650 <__ieee754_rem_pio2f+0x228>)
 8016430:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8016434:	429d      	cmp	r5, r3
 8016436:	b087      	sub	sp, #28
 8016438:	4604      	mov	r4, r0
 801643a:	d805      	bhi.n	8016448 <__ieee754_rem_pio2f+0x20>
 801643c:	2300      	movs	r3, #0
 801643e:	ed80 0a00 	vstr	s0, [r0]
 8016442:	6043      	str	r3, [r0, #4]
 8016444:	2000      	movs	r0, #0
 8016446:	e022      	b.n	801648e <__ieee754_rem_pio2f+0x66>
 8016448:	4b82      	ldr	r3, [pc, #520]	@ (8016654 <__ieee754_rem_pio2f+0x22c>)
 801644a:	429d      	cmp	r5, r3
 801644c:	d83a      	bhi.n	80164c4 <__ieee754_rem_pio2f+0x9c>
 801644e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8016452:	2e00      	cmp	r6, #0
 8016454:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8016658 <__ieee754_rem_pio2f+0x230>
 8016458:	4a80      	ldr	r2, [pc, #512]	@ (801665c <__ieee754_rem_pio2f+0x234>)
 801645a:	f023 030f 	bic.w	r3, r3, #15
 801645e:	dd18      	ble.n	8016492 <__ieee754_rem_pio2f+0x6a>
 8016460:	4293      	cmp	r3, r2
 8016462:	ee70 7a47 	vsub.f32	s15, s0, s14
 8016466:	bf09      	itett	eq
 8016468:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8016660 <__ieee754_rem_pio2f+0x238>
 801646c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8016664 <__ieee754_rem_pio2f+0x23c>
 8016470:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8016668 <__ieee754_rem_pio2f+0x240>
 8016474:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8016478:	ee37 7ae6 	vsub.f32	s14, s15, s13
 801647c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016480:	ed80 7a00 	vstr	s14, [r0]
 8016484:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8016488:	edc0 7a01 	vstr	s15, [r0, #4]
 801648c:	2001      	movs	r0, #1
 801648e:	b007      	add	sp, #28
 8016490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016492:	4293      	cmp	r3, r2
 8016494:	ee70 7a07 	vadd.f32	s15, s0, s14
 8016498:	bf09      	itett	eq
 801649a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8016660 <__ieee754_rem_pio2f+0x238>
 801649e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8016664 <__ieee754_rem_pio2f+0x23c>
 80164a2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8016668 <__ieee754_rem_pio2f+0x240>
 80164a6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80164aa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80164ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80164b2:	ed80 7a00 	vstr	s14, [r0]
 80164b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80164ba:	edc0 7a01 	vstr	s15, [r0, #4]
 80164be:	f04f 30ff 	mov.w	r0, #4294967295
 80164c2:	e7e4      	b.n	801648e <__ieee754_rem_pio2f+0x66>
 80164c4:	4b69      	ldr	r3, [pc, #420]	@ (801666c <__ieee754_rem_pio2f+0x244>)
 80164c6:	429d      	cmp	r5, r3
 80164c8:	d873      	bhi.n	80165b2 <__ieee754_rem_pio2f+0x18a>
 80164ca:	f000 f8dd 	bl	8016688 <fabsf>
 80164ce:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8016670 <__ieee754_rem_pio2f+0x248>
 80164d2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80164d6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80164da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80164de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80164e2:	ee17 0a90 	vmov	r0, s15
 80164e6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8016658 <__ieee754_rem_pio2f+0x230>
 80164ea:	eea7 0a67 	vfms.f32	s0, s14, s15
 80164ee:	281f      	cmp	r0, #31
 80164f0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8016664 <__ieee754_rem_pio2f+0x23c>
 80164f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80164f8:	eeb1 6a47 	vneg.f32	s12, s14
 80164fc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8016500:	ee16 1a90 	vmov	r1, s13
 8016504:	dc09      	bgt.n	801651a <__ieee754_rem_pio2f+0xf2>
 8016506:	4a5b      	ldr	r2, [pc, #364]	@ (8016674 <__ieee754_rem_pio2f+0x24c>)
 8016508:	1e47      	subs	r7, r0, #1
 801650a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801650e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8016512:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8016516:	4293      	cmp	r3, r2
 8016518:	d107      	bne.n	801652a <__ieee754_rem_pio2f+0x102>
 801651a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801651e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8016522:	2a08      	cmp	r2, #8
 8016524:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8016528:	dc14      	bgt.n	8016554 <__ieee754_rem_pio2f+0x12c>
 801652a:	6021      	str	r1, [r4, #0]
 801652c:	ed94 7a00 	vldr	s14, [r4]
 8016530:	ee30 0a47 	vsub.f32	s0, s0, s14
 8016534:	2e00      	cmp	r6, #0
 8016536:	ee30 0a67 	vsub.f32	s0, s0, s15
 801653a:	ed84 0a01 	vstr	s0, [r4, #4]
 801653e:	daa6      	bge.n	801648e <__ieee754_rem_pio2f+0x66>
 8016540:	eeb1 7a47 	vneg.f32	s14, s14
 8016544:	eeb1 0a40 	vneg.f32	s0, s0
 8016548:	ed84 7a00 	vstr	s14, [r4]
 801654c:	ed84 0a01 	vstr	s0, [r4, #4]
 8016550:	4240      	negs	r0, r0
 8016552:	e79c      	b.n	801648e <__ieee754_rem_pio2f+0x66>
 8016554:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8016660 <__ieee754_rem_pio2f+0x238>
 8016558:	eef0 6a40 	vmov.f32	s13, s0
 801655c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8016560:	ee70 7a66 	vsub.f32	s15, s0, s13
 8016564:	eee6 7a25 	vfma.f32	s15, s12, s11
 8016568:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8016668 <__ieee754_rem_pio2f+0x240>
 801656c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8016570:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8016574:	ee15 2a90 	vmov	r2, s11
 8016578:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801657c:	1a5b      	subs	r3, r3, r1
 801657e:	2b19      	cmp	r3, #25
 8016580:	dc04      	bgt.n	801658c <__ieee754_rem_pio2f+0x164>
 8016582:	edc4 5a00 	vstr	s11, [r4]
 8016586:	eeb0 0a66 	vmov.f32	s0, s13
 801658a:	e7cf      	b.n	801652c <__ieee754_rem_pio2f+0x104>
 801658c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8016678 <__ieee754_rem_pio2f+0x250>
 8016590:	eeb0 0a66 	vmov.f32	s0, s13
 8016594:	eea6 0a25 	vfma.f32	s0, s12, s11
 8016598:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801659c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 801667c <__ieee754_rem_pio2f+0x254>
 80165a0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80165a4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80165a8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80165ac:	ed84 7a00 	vstr	s14, [r4]
 80165b0:	e7bc      	b.n	801652c <__ieee754_rem_pio2f+0x104>
 80165b2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80165b6:	d306      	bcc.n	80165c6 <__ieee754_rem_pio2f+0x19e>
 80165b8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80165bc:	edc0 7a01 	vstr	s15, [r0, #4]
 80165c0:	edc0 7a00 	vstr	s15, [r0]
 80165c4:	e73e      	b.n	8016444 <__ieee754_rem_pio2f+0x1c>
 80165c6:	15ea      	asrs	r2, r5, #23
 80165c8:	3a86      	subs	r2, #134	@ 0x86
 80165ca:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80165ce:	ee07 3a90 	vmov	s15, r3
 80165d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80165d6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8016680 <__ieee754_rem_pio2f+0x258>
 80165da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80165de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80165e2:	ed8d 7a03 	vstr	s14, [sp, #12]
 80165e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80165ea:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80165ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80165f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80165f6:	ed8d 7a04 	vstr	s14, [sp, #16]
 80165fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80165fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016606:	edcd 7a05 	vstr	s15, [sp, #20]
 801660a:	d11e      	bne.n	801664a <__ieee754_rem_pio2f+0x222>
 801660c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8016610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016614:	bf0c      	ite	eq
 8016616:	2301      	moveq	r3, #1
 8016618:	2302      	movne	r3, #2
 801661a:	491a      	ldr	r1, [pc, #104]	@ (8016684 <__ieee754_rem_pio2f+0x25c>)
 801661c:	9101      	str	r1, [sp, #4]
 801661e:	2102      	movs	r1, #2
 8016620:	9100      	str	r1, [sp, #0]
 8016622:	a803      	add	r0, sp, #12
 8016624:	4621      	mov	r1, r4
 8016626:	f000 f837 	bl	8016698 <__kernel_rem_pio2f>
 801662a:	2e00      	cmp	r6, #0
 801662c:	f6bf af2f 	bge.w	801648e <__ieee754_rem_pio2f+0x66>
 8016630:	edd4 7a00 	vldr	s15, [r4]
 8016634:	eef1 7a67 	vneg.f32	s15, s15
 8016638:	edc4 7a00 	vstr	s15, [r4]
 801663c:	edd4 7a01 	vldr	s15, [r4, #4]
 8016640:	eef1 7a67 	vneg.f32	s15, s15
 8016644:	edc4 7a01 	vstr	s15, [r4, #4]
 8016648:	e782      	b.n	8016550 <__ieee754_rem_pio2f+0x128>
 801664a:	2303      	movs	r3, #3
 801664c:	e7e5      	b.n	801661a <__ieee754_rem_pio2f+0x1f2>
 801664e:	bf00      	nop
 8016650:	3f490fd8 	.word	0x3f490fd8
 8016654:	4016cbe3 	.word	0x4016cbe3
 8016658:	3fc90f80 	.word	0x3fc90f80
 801665c:	3fc90fd0 	.word	0x3fc90fd0
 8016660:	37354400 	.word	0x37354400
 8016664:	37354443 	.word	0x37354443
 8016668:	2e85a308 	.word	0x2e85a308
 801666c:	43490f80 	.word	0x43490f80
 8016670:	3f22f984 	.word	0x3f22f984
 8016674:	0801bf9c 	.word	0x0801bf9c
 8016678:	2e85a300 	.word	0x2e85a300
 801667c:	248d3132 	.word	0x248d3132
 8016680:	43800000 	.word	0x43800000
 8016684:	0801c01c 	.word	0x0801c01c

08016688 <fabsf>:
 8016688:	ee10 3a10 	vmov	r3, s0
 801668c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016690:	ee00 3a10 	vmov	s0, r3
 8016694:	4770      	bx	lr
	...

08016698 <__kernel_rem_pio2f>:
 8016698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801669c:	ed2d 8b04 	vpush	{d8-d9}
 80166a0:	b0d9      	sub	sp, #356	@ 0x164
 80166a2:	4690      	mov	r8, r2
 80166a4:	9001      	str	r0, [sp, #4]
 80166a6:	4ab9      	ldr	r2, [pc, #740]	@ (801698c <__kernel_rem_pio2f+0x2f4>)
 80166a8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80166aa:	f118 0f04 	cmn.w	r8, #4
 80166ae:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80166b2:	460f      	mov	r7, r1
 80166b4:	f103 3bff 	add.w	fp, r3, #4294967295
 80166b8:	db27      	blt.n	801670a <__kernel_rem_pio2f+0x72>
 80166ba:	f1b8 0203 	subs.w	r2, r8, #3
 80166be:	bf48      	it	mi
 80166c0:	f108 0204 	addmi.w	r2, r8, #4
 80166c4:	10d2      	asrs	r2, r2, #3
 80166c6:	1c55      	adds	r5, r2, #1
 80166c8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80166ca:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 801699c <__kernel_rem_pio2f+0x304>
 80166ce:	00e8      	lsls	r0, r5, #3
 80166d0:	eba2 060b 	sub.w	r6, r2, fp
 80166d4:	9002      	str	r0, [sp, #8]
 80166d6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80166da:	eb0a 0c0b 	add.w	ip, sl, fp
 80166de:	ac1c      	add	r4, sp, #112	@ 0x70
 80166e0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80166e4:	2000      	movs	r0, #0
 80166e6:	4560      	cmp	r0, ip
 80166e8:	dd11      	ble.n	801670e <__kernel_rem_pio2f+0x76>
 80166ea:	a91c      	add	r1, sp, #112	@ 0x70
 80166ec:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80166f0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80166f4:	f04f 0c00 	mov.w	ip, #0
 80166f8:	45d4      	cmp	ip, sl
 80166fa:	dc27      	bgt.n	801674c <__kernel_rem_pio2f+0xb4>
 80166fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8016700:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801699c <__kernel_rem_pio2f+0x304>
 8016704:	4606      	mov	r6, r0
 8016706:	2400      	movs	r4, #0
 8016708:	e016      	b.n	8016738 <__kernel_rem_pio2f+0xa0>
 801670a:	2200      	movs	r2, #0
 801670c:	e7db      	b.n	80166c6 <__kernel_rem_pio2f+0x2e>
 801670e:	42c6      	cmn	r6, r0
 8016710:	bf5d      	ittte	pl
 8016712:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8016716:	ee07 1a90 	vmovpl	s15, r1
 801671a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801671e:	eef0 7a47 	vmovmi.f32	s15, s14
 8016722:	ece4 7a01 	vstmia	r4!, {s15}
 8016726:	3001      	adds	r0, #1
 8016728:	e7dd      	b.n	80166e6 <__kernel_rem_pio2f+0x4e>
 801672a:	ecfe 6a01 	vldmia	lr!, {s13}
 801672e:	ed96 7a00 	vldr	s14, [r6]
 8016732:	eee6 7a87 	vfma.f32	s15, s13, s14
 8016736:	3401      	adds	r4, #1
 8016738:	455c      	cmp	r4, fp
 801673a:	f1a6 0604 	sub.w	r6, r6, #4
 801673e:	ddf4      	ble.n	801672a <__kernel_rem_pio2f+0x92>
 8016740:	ece9 7a01 	vstmia	r9!, {s15}
 8016744:	f10c 0c01 	add.w	ip, ip, #1
 8016748:	3004      	adds	r0, #4
 801674a:	e7d5      	b.n	80166f8 <__kernel_rem_pio2f+0x60>
 801674c:	a908      	add	r1, sp, #32
 801674e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016752:	9104      	str	r1, [sp, #16]
 8016754:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8016756:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8016998 <__kernel_rem_pio2f+0x300>
 801675a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8016994 <__kernel_rem_pio2f+0x2fc>
 801675e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8016762:	9203      	str	r2, [sp, #12]
 8016764:	4654      	mov	r4, sl
 8016766:	00a2      	lsls	r2, r4, #2
 8016768:	9205      	str	r2, [sp, #20]
 801676a:	aa58      	add	r2, sp, #352	@ 0x160
 801676c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8016770:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8016774:	a944      	add	r1, sp, #272	@ 0x110
 8016776:	aa08      	add	r2, sp, #32
 8016778:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 801677c:	4694      	mov	ip, r2
 801677e:	4626      	mov	r6, r4
 8016780:	2e00      	cmp	r6, #0
 8016782:	f1a0 0004 	sub.w	r0, r0, #4
 8016786:	dc4c      	bgt.n	8016822 <__kernel_rem_pio2f+0x18a>
 8016788:	4628      	mov	r0, r5
 801678a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801678e:	f000 f9f5 	bl	8016b7c <scalbnf>
 8016792:	eeb0 8a40 	vmov.f32	s16, s0
 8016796:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801679a:	ee28 0a00 	vmul.f32	s0, s16, s0
 801679e:	f000 fa53 	bl	8016c48 <floorf>
 80167a2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80167a6:	eea0 8a67 	vfms.f32	s16, s0, s15
 80167aa:	2d00      	cmp	r5, #0
 80167ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80167b0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80167b4:	ee17 9a90 	vmov	r9, s15
 80167b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80167bc:	ee38 8a67 	vsub.f32	s16, s16, s15
 80167c0:	dd41      	ble.n	8016846 <__kernel_rem_pio2f+0x1ae>
 80167c2:	f104 3cff 	add.w	ip, r4, #4294967295
 80167c6:	a908      	add	r1, sp, #32
 80167c8:	f1c5 0e08 	rsb	lr, r5, #8
 80167cc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80167d0:	fa46 f00e 	asr.w	r0, r6, lr
 80167d4:	4481      	add	r9, r0
 80167d6:	fa00 f00e 	lsl.w	r0, r0, lr
 80167da:	1a36      	subs	r6, r6, r0
 80167dc:	f1c5 0007 	rsb	r0, r5, #7
 80167e0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80167e4:	4106      	asrs	r6, r0
 80167e6:	2e00      	cmp	r6, #0
 80167e8:	dd3c      	ble.n	8016864 <__kernel_rem_pio2f+0x1cc>
 80167ea:	f04f 0e00 	mov.w	lr, #0
 80167ee:	f109 0901 	add.w	r9, r9, #1
 80167f2:	4670      	mov	r0, lr
 80167f4:	4574      	cmp	r4, lr
 80167f6:	dc68      	bgt.n	80168ca <__kernel_rem_pio2f+0x232>
 80167f8:	2d00      	cmp	r5, #0
 80167fa:	dd03      	ble.n	8016804 <__kernel_rem_pio2f+0x16c>
 80167fc:	2d01      	cmp	r5, #1
 80167fe:	d074      	beq.n	80168ea <__kernel_rem_pio2f+0x252>
 8016800:	2d02      	cmp	r5, #2
 8016802:	d07d      	beq.n	8016900 <__kernel_rem_pio2f+0x268>
 8016804:	2e02      	cmp	r6, #2
 8016806:	d12d      	bne.n	8016864 <__kernel_rem_pio2f+0x1cc>
 8016808:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801680c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8016810:	b340      	cbz	r0, 8016864 <__kernel_rem_pio2f+0x1cc>
 8016812:	4628      	mov	r0, r5
 8016814:	9306      	str	r3, [sp, #24]
 8016816:	f000 f9b1 	bl	8016b7c <scalbnf>
 801681a:	9b06      	ldr	r3, [sp, #24]
 801681c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8016820:	e020      	b.n	8016864 <__kernel_rem_pio2f+0x1cc>
 8016822:	ee60 7a28 	vmul.f32	s15, s0, s17
 8016826:	3e01      	subs	r6, #1
 8016828:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801682c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016830:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8016834:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8016838:	ecac 0a01 	vstmia	ip!, {s0}
 801683c:	ed90 0a00 	vldr	s0, [r0]
 8016840:	ee37 0a80 	vadd.f32	s0, s15, s0
 8016844:	e79c      	b.n	8016780 <__kernel_rem_pio2f+0xe8>
 8016846:	d105      	bne.n	8016854 <__kernel_rem_pio2f+0x1bc>
 8016848:	1e60      	subs	r0, r4, #1
 801684a:	a908      	add	r1, sp, #32
 801684c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8016850:	11f6      	asrs	r6, r6, #7
 8016852:	e7c8      	b.n	80167e6 <__kernel_rem_pio2f+0x14e>
 8016854:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8016858:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801685c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016860:	da31      	bge.n	80168c6 <__kernel_rem_pio2f+0x22e>
 8016862:	2600      	movs	r6, #0
 8016864:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8016868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801686c:	f040 8098 	bne.w	80169a0 <__kernel_rem_pio2f+0x308>
 8016870:	1e60      	subs	r0, r4, #1
 8016872:	2200      	movs	r2, #0
 8016874:	4550      	cmp	r0, sl
 8016876:	da4b      	bge.n	8016910 <__kernel_rem_pio2f+0x278>
 8016878:	2a00      	cmp	r2, #0
 801687a:	d065      	beq.n	8016948 <__kernel_rem_pio2f+0x2b0>
 801687c:	3c01      	subs	r4, #1
 801687e:	ab08      	add	r3, sp, #32
 8016880:	3d08      	subs	r5, #8
 8016882:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8016886:	2b00      	cmp	r3, #0
 8016888:	d0f8      	beq.n	801687c <__kernel_rem_pio2f+0x1e4>
 801688a:	4628      	mov	r0, r5
 801688c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8016890:	f000 f974 	bl	8016b7c <scalbnf>
 8016894:	1c63      	adds	r3, r4, #1
 8016896:	aa44      	add	r2, sp, #272	@ 0x110
 8016898:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8016998 <__kernel_rem_pio2f+0x300>
 801689c:	0099      	lsls	r1, r3, #2
 801689e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80168a2:	4623      	mov	r3, r4
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	f280 80a9 	bge.w	80169fc <__kernel_rem_pio2f+0x364>
 80168aa:	4623      	mov	r3, r4
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	f2c0 80c7 	blt.w	8016a40 <__kernel_rem_pio2f+0x3a8>
 80168b2:	aa44      	add	r2, sp, #272	@ 0x110
 80168b4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80168b8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8016990 <__kernel_rem_pio2f+0x2f8>
 80168bc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801699c <__kernel_rem_pio2f+0x304>
 80168c0:	2000      	movs	r0, #0
 80168c2:	1ae2      	subs	r2, r4, r3
 80168c4:	e0b1      	b.n	8016a2a <__kernel_rem_pio2f+0x392>
 80168c6:	2602      	movs	r6, #2
 80168c8:	e78f      	b.n	80167ea <__kernel_rem_pio2f+0x152>
 80168ca:	f852 1b04 	ldr.w	r1, [r2], #4
 80168ce:	b948      	cbnz	r0, 80168e4 <__kernel_rem_pio2f+0x24c>
 80168d0:	b121      	cbz	r1, 80168dc <__kernel_rem_pio2f+0x244>
 80168d2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80168d6:	f842 1c04 	str.w	r1, [r2, #-4]
 80168da:	2101      	movs	r1, #1
 80168dc:	f10e 0e01 	add.w	lr, lr, #1
 80168e0:	4608      	mov	r0, r1
 80168e2:	e787      	b.n	80167f4 <__kernel_rem_pio2f+0x15c>
 80168e4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80168e8:	e7f5      	b.n	80168d6 <__kernel_rem_pio2f+0x23e>
 80168ea:	f104 3cff 	add.w	ip, r4, #4294967295
 80168ee:	aa08      	add	r2, sp, #32
 80168f0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80168f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80168f8:	a908      	add	r1, sp, #32
 80168fa:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80168fe:	e781      	b.n	8016804 <__kernel_rem_pio2f+0x16c>
 8016900:	f104 3cff 	add.w	ip, r4, #4294967295
 8016904:	aa08      	add	r2, sp, #32
 8016906:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801690a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801690e:	e7f3      	b.n	80168f8 <__kernel_rem_pio2f+0x260>
 8016910:	a908      	add	r1, sp, #32
 8016912:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8016916:	3801      	subs	r0, #1
 8016918:	430a      	orrs	r2, r1
 801691a:	e7ab      	b.n	8016874 <__kernel_rem_pio2f+0x1dc>
 801691c:	3201      	adds	r2, #1
 801691e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8016922:	2e00      	cmp	r6, #0
 8016924:	d0fa      	beq.n	801691c <__kernel_rem_pio2f+0x284>
 8016926:	9905      	ldr	r1, [sp, #20]
 8016928:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 801692c:	eb0d 0001 	add.w	r0, sp, r1
 8016930:	18e6      	adds	r6, r4, r3
 8016932:	a91c      	add	r1, sp, #112	@ 0x70
 8016934:	f104 0c01 	add.w	ip, r4, #1
 8016938:	384c      	subs	r0, #76	@ 0x4c
 801693a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 801693e:	4422      	add	r2, r4
 8016940:	4562      	cmp	r2, ip
 8016942:	da04      	bge.n	801694e <__kernel_rem_pio2f+0x2b6>
 8016944:	4614      	mov	r4, r2
 8016946:	e70e      	b.n	8016766 <__kernel_rem_pio2f+0xce>
 8016948:	9804      	ldr	r0, [sp, #16]
 801694a:	2201      	movs	r2, #1
 801694c:	e7e7      	b.n	801691e <__kernel_rem_pio2f+0x286>
 801694e:	9903      	ldr	r1, [sp, #12]
 8016950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8016954:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8016958:	9105      	str	r1, [sp, #20]
 801695a:	ee07 1a90 	vmov	s15, r1
 801695e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016962:	2400      	movs	r4, #0
 8016964:	ece6 7a01 	vstmia	r6!, {s15}
 8016968:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801699c <__kernel_rem_pio2f+0x304>
 801696c:	46b1      	mov	r9, r6
 801696e:	455c      	cmp	r4, fp
 8016970:	dd04      	ble.n	801697c <__kernel_rem_pio2f+0x2e4>
 8016972:	ece0 7a01 	vstmia	r0!, {s15}
 8016976:	f10c 0c01 	add.w	ip, ip, #1
 801697a:	e7e1      	b.n	8016940 <__kernel_rem_pio2f+0x2a8>
 801697c:	ecfe 6a01 	vldmia	lr!, {s13}
 8016980:	ed39 7a01 	vldmdb	r9!, {s14}
 8016984:	3401      	adds	r4, #1
 8016986:	eee6 7a87 	vfma.f32	s15, s13, s14
 801698a:	e7f0      	b.n	801696e <__kernel_rem_pio2f+0x2d6>
 801698c:	0801c360 	.word	0x0801c360
 8016990:	0801c334 	.word	0x0801c334
 8016994:	43800000 	.word	0x43800000
 8016998:	3b800000 	.word	0x3b800000
 801699c:	00000000 	.word	0x00000000
 80169a0:	9b02      	ldr	r3, [sp, #8]
 80169a2:	eeb0 0a48 	vmov.f32	s0, s16
 80169a6:	eba3 0008 	sub.w	r0, r3, r8
 80169aa:	f000 f8e7 	bl	8016b7c <scalbnf>
 80169ae:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8016994 <__kernel_rem_pio2f+0x2fc>
 80169b2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80169b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169ba:	db19      	blt.n	80169f0 <__kernel_rem_pio2f+0x358>
 80169bc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8016998 <__kernel_rem_pio2f+0x300>
 80169c0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80169c4:	aa08      	add	r2, sp, #32
 80169c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80169ca:	3508      	adds	r5, #8
 80169cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80169d0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80169d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80169d8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80169dc:	ee10 3a10 	vmov	r3, s0
 80169e0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80169e4:	ee17 3a90 	vmov	r3, s15
 80169e8:	3401      	adds	r4, #1
 80169ea:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80169ee:	e74c      	b.n	801688a <__kernel_rem_pio2f+0x1f2>
 80169f0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80169f4:	aa08      	add	r2, sp, #32
 80169f6:	ee10 3a10 	vmov	r3, s0
 80169fa:	e7f6      	b.n	80169ea <__kernel_rem_pio2f+0x352>
 80169fc:	a808      	add	r0, sp, #32
 80169fe:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8016a02:	9001      	str	r0, [sp, #4]
 8016a04:	ee07 0a90 	vmov	s15, r0
 8016a08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016a0c:	3b01      	subs	r3, #1
 8016a0e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016a12:	ee20 0a07 	vmul.f32	s0, s0, s14
 8016a16:	ed62 7a01 	vstmdb	r2!, {s15}
 8016a1a:	e743      	b.n	80168a4 <__kernel_rem_pio2f+0x20c>
 8016a1c:	ecfc 6a01 	vldmia	ip!, {s13}
 8016a20:	ecb5 7a01 	vldmia	r5!, {s14}
 8016a24:	eee6 7a87 	vfma.f32	s15, s13, s14
 8016a28:	3001      	adds	r0, #1
 8016a2a:	4550      	cmp	r0, sl
 8016a2c:	dc01      	bgt.n	8016a32 <__kernel_rem_pio2f+0x39a>
 8016a2e:	4282      	cmp	r2, r0
 8016a30:	daf4      	bge.n	8016a1c <__kernel_rem_pio2f+0x384>
 8016a32:	a858      	add	r0, sp, #352	@ 0x160
 8016a34:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8016a38:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8016a3c:	3b01      	subs	r3, #1
 8016a3e:	e735      	b.n	80168ac <__kernel_rem_pio2f+0x214>
 8016a40:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8016a42:	2b02      	cmp	r3, #2
 8016a44:	dc09      	bgt.n	8016a5a <__kernel_rem_pio2f+0x3c2>
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	dc2b      	bgt.n	8016aa2 <__kernel_rem_pio2f+0x40a>
 8016a4a:	d044      	beq.n	8016ad6 <__kernel_rem_pio2f+0x43e>
 8016a4c:	f009 0007 	and.w	r0, r9, #7
 8016a50:	b059      	add	sp, #356	@ 0x164
 8016a52:	ecbd 8b04 	vpop	{d8-d9}
 8016a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a5a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8016a5c:	2b03      	cmp	r3, #3
 8016a5e:	d1f5      	bne.n	8016a4c <__kernel_rem_pio2f+0x3b4>
 8016a60:	aa30      	add	r2, sp, #192	@ 0xc0
 8016a62:	1f0b      	subs	r3, r1, #4
 8016a64:	4413      	add	r3, r2
 8016a66:	461a      	mov	r2, r3
 8016a68:	4620      	mov	r0, r4
 8016a6a:	2800      	cmp	r0, #0
 8016a6c:	f1a2 0204 	sub.w	r2, r2, #4
 8016a70:	dc52      	bgt.n	8016b18 <__kernel_rem_pio2f+0x480>
 8016a72:	4622      	mov	r2, r4
 8016a74:	2a01      	cmp	r2, #1
 8016a76:	f1a3 0304 	sub.w	r3, r3, #4
 8016a7a:	dc5d      	bgt.n	8016b38 <__kernel_rem_pio2f+0x4a0>
 8016a7c:	ab30      	add	r3, sp, #192	@ 0xc0
 8016a7e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 801699c <__kernel_rem_pio2f+0x304>
 8016a82:	440b      	add	r3, r1
 8016a84:	2c01      	cmp	r4, #1
 8016a86:	dc67      	bgt.n	8016b58 <__kernel_rem_pio2f+0x4c0>
 8016a88:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8016a8c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8016a90:	2e00      	cmp	r6, #0
 8016a92:	d167      	bne.n	8016b64 <__kernel_rem_pio2f+0x4cc>
 8016a94:	edc7 6a00 	vstr	s13, [r7]
 8016a98:	ed87 7a01 	vstr	s14, [r7, #4]
 8016a9c:	edc7 7a02 	vstr	s15, [r7, #8]
 8016aa0:	e7d4      	b.n	8016a4c <__kernel_rem_pio2f+0x3b4>
 8016aa2:	ab30      	add	r3, sp, #192	@ 0xc0
 8016aa4:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 801699c <__kernel_rem_pio2f+0x304>
 8016aa8:	440b      	add	r3, r1
 8016aaa:	4622      	mov	r2, r4
 8016aac:	2a00      	cmp	r2, #0
 8016aae:	da24      	bge.n	8016afa <__kernel_rem_pio2f+0x462>
 8016ab0:	b34e      	cbz	r6, 8016b06 <__kernel_rem_pio2f+0x46e>
 8016ab2:	eef1 7a47 	vneg.f32	s15, s14
 8016ab6:	edc7 7a00 	vstr	s15, [r7]
 8016aba:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8016abe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016ac2:	aa31      	add	r2, sp, #196	@ 0xc4
 8016ac4:	2301      	movs	r3, #1
 8016ac6:	429c      	cmp	r4, r3
 8016ac8:	da20      	bge.n	8016b0c <__kernel_rem_pio2f+0x474>
 8016aca:	b10e      	cbz	r6, 8016ad0 <__kernel_rem_pio2f+0x438>
 8016acc:	eef1 7a67 	vneg.f32	s15, s15
 8016ad0:	edc7 7a01 	vstr	s15, [r7, #4]
 8016ad4:	e7ba      	b.n	8016a4c <__kernel_rem_pio2f+0x3b4>
 8016ad6:	ab30      	add	r3, sp, #192	@ 0xc0
 8016ad8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 801699c <__kernel_rem_pio2f+0x304>
 8016adc:	440b      	add	r3, r1
 8016ade:	2c00      	cmp	r4, #0
 8016ae0:	da05      	bge.n	8016aee <__kernel_rem_pio2f+0x456>
 8016ae2:	b10e      	cbz	r6, 8016ae8 <__kernel_rem_pio2f+0x450>
 8016ae4:	eef1 7a67 	vneg.f32	s15, s15
 8016ae8:	edc7 7a00 	vstr	s15, [r7]
 8016aec:	e7ae      	b.n	8016a4c <__kernel_rem_pio2f+0x3b4>
 8016aee:	ed33 7a01 	vldmdb	r3!, {s14}
 8016af2:	3c01      	subs	r4, #1
 8016af4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016af8:	e7f1      	b.n	8016ade <__kernel_rem_pio2f+0x446>
 8016afa:	ed73 7a01 	vldmdb	r3!, {s15}
 8016afe:	3a01      	subs	r2, #1
 8016b00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016b04:	e7d2      	b.n	8016aac <__kernel_rem_pio2f+0x414>
 8016b06:	eef0 7a47 	vmov.f32	s15, s14
 8016b0a:	e7d4      	b.n	8016ab6 <__kernel_rem_pio2f+0x41e>
 8016b0c:	ecb2 7a01 	vldmia	r2!, {s14}
 8016b10:	3301      	adds	r3, #1
 8016b12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b16:	e7d6      	b.n	8016ac6 <__kernel_rem_pio2f+0x42e>
 8016b18:	edd2 7a00 	vldr	s15, [r2]
 8016b1c:	edd2 6a01 	vldr	s13, [r2, #4]
 8016b20:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8016b24:	3801      	subs	r0, #1
 8016b26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016b2a:	ed82 7a00 	vstr	s14, [r2]
 8016b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016b32:	edc2 7a01 	vstr	s15, [r2, #4]
 8016b36:	e798      	b.n	8016a6a <__kernel_rem_pio2f+0x3d2>
 8016b38:	edd3 7a00 	vldr	s15, [r3]
 8016b3c:	edd3 6a01 	vldr	s13, [r3, #4]
 8016b40:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8016b44:	3a01      	subs	r2, #1
 8016b46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016b4a:	ed83 7a00 	vstr	s14, [r3]
 8016b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016b52:	edc3 7a01 	vstr	s15, [r3, #4]
 8016b56:	e78d      	b.n	8016a74 <__kernel_rem_pio2f+0x3dc>
 8016b58:	ed33 7a01 	vldmdb	r3!, {s14}
 8016b5c:	3c01      	subs	r4, #1
 8016b5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b62:	e78f      	b.n	8016a84 <__kernel_rem_pio2f+0x3ec>
 8016b64:	eef1 6a66 	vneg.f32	s13, s13
 8016b68:	eeb1 7a47 	vneg.f32	s14, s14
 8016b6c:	edc7 6a00 	vstr	s13, [r7]
 8016b70:	ed87 7a01 	vstr	s14, [r7, #4]
 8016b74:	eef1 7a67 	vneg.f32	s15, s15
 8016b78:	e790      	b.n	8016a9c <__kernel_rem_pio2f+0x404>
 8016b7a:	bf00      	nop

08016b7c <scalbnf>:
 8016b7c:	ee10 3a10 	vmov	r3, s0
 8016b80:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8016b84:	d02b      	beq.n	8016bde <scalbnf+0x62>
 8016b86:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8016b8a:	d302      	bcc.n	8016b92 <scalbnf+0x16>
 8016b8c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016b90:	4770      	bx	lr
 8016b92:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8016b96:	d123      	bne.n	8016be0 <scalbnf+0x64>
 8016b98:	4b24      	ldr	r3, [pc, #144]	@ (8016c2c <scalbnf+0xb0>)
 8016b9a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8016c30 <scalbnf+0xb4>
 8016b9e:	4298      	cmp	r0, r3
 8016ba0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016ba4:	db17      	blt.n	8016bd6 <scalbnf+0x5a>
 8016ba6:	ee10 3a10 	vmov	r3, s0
 8016baa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016bae:	3a19      	subs	r2, #25
 8016bb0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8016bb4:	4288      	cmp	r0, r1
 8016bb6:	dd15      	ble.n	8016be4 <scalbnf+0x68>
 8016bb8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8016c34 <scalbnf+0xb8>
 8016bbc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8016c38 <scalbnf+0xbc>
 8016bc0:	ee10 3a10 	vmov	r3, s0
 8016bc4:	eeb0 7a67 	vmov.f32	s14, s15
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	bfb8      	it	lt
 8016bcc:	eef0 7a66 	vmovlt.f32	s15, s13
 8016bd0:	ee27 0a87 	vmul.f32	s0, s15, s14
 8016bd4:	4770      	bx	lr
 8016bd6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8016c3c <scalbnf+0xc0>
 8016bda:	ee27 0a80 	vmul.f32	s0, s15, s0
 8016bde:	4770      	bx	lr
 8016be0:	0dd2      	lsrs	r2, r2, #23
 8016be2:	e7e5      	b.n	8016bb0 <scalbnf+0x34>
 8016be4:	4410      	add	r0, r2
 8016be6:	28fe      	cmp	r0, #254	@ 0xfe
 8016be8:	dce6      	bgt.n	8016bb8 <scalbnf+0x3c>
 8016bea:	2800      	cmp	r0, #0
 8016bec:	dd06      	ble.n	8016bfc <scalbnf+0x80>
 8016bee:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016bf2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8016bf6:	ee00 3a10 	vmov	s0, r3
 8016bfa:	4770      	bx	lr
 8016bfc:	f110 0f16 	cmn.w	r0, #22
 8016c00:	da09      	bge.n	8016c16 <scalbnf+0x9a>
 8016c02:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8016c3c <scalbnf+0xc0>
 8016c06:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8016c40 <scalbnf+0xc4>
 8016c0a:	ee10 3a10 	vmov	r3, s0
 8016c0e:	eeb0 7a67 	vmov.f32	s14, s15
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	e7d9      	b.n	8016bca <scalbnf+0x4e>
 8016c16:	3019      	adds	r0, #25
 8016c18:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016c1c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8016c20:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8016c44 <scalbnf+0xc8>
 8016c24:	ee07 3a90 	vmov	s15, r3
 8016c28:	e7d7      	b.n	8016bda <scalbnf+0x5e>
 8016c2a:	bf00      	nop
 8016c2c:	ffff3cb0 	.word	0xffff3cb0
 8016c30:	4c000000 	.word	0x4c000000
 8016c34:	7149f2ca 	.word	0x7149f2ca
 8016c38:	f149f2ca 	.word	0xf149f2ca
 8016c3c:	0da24260 	.word	0x0da24260
 8016c40:	8da24260 	.word	0x8da24260
 8016c44:	33000000 	.word	0x33000000

08016c48 <floorf>:
 8016c48:	ee10 3a10 	vmov	r3, s0
 8016c4c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016c50:	3a7f      	subs	r2, #127	@ 0x7f
 8016c52:	2a16      	cmp	r2, #22
 8016c54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8016c58:	dc2b      	bgt.n	8016cb2 <floorf+0x6a>
 8016c5a:	2a00      	cmp	r2, #0
 8016c5c:	da12      	bge.n	8016c84 <floorf+0x3c>
 8016c5e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8016cc4 <floorf+0x7c>
 8016c62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016c66:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c6e:	dd06      	ble.n	8016c7e <floorf+0x36>
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	da24      	bge.n	8016cbe <floorf+0x76>
 8016c74:	2900      	cmp	r1, #0
 8016c76:	4b14      	ldr	r3, [pc, #80]	@ (8016cc8 <floorf+0x80>)
 8016c78:	bf08      	it	eq
 8016c7a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8016c7e:	ee00 3a10 	vmov	s0, r3
 8016c82:	4770      	bx	lr
 8016c84:	4911      	ldr	r1, [pc, #68]	@ (8016ccc <floorf+0x84>)
 8016c86:	4111      	asrs	r1, r2
 8016c88:	420b      	tst	r3, r1
 8016c8a:	d0fa      	beq.n	8016c82 <floorf+0x3a>
 8016c8c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8016cc4 <floorf+0x7c>
 8016c90:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016c94:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c9c:	ddef      	ble.n	8016c7e <floorf+0x36>
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	bfbe      	ittt	lt
 8016ca2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8016ca6:	fa40 f202 	asrlt.w	r2, r0, r2
 8016caa:	189b      	addlt	r3, r3, r2
 8016cac:	ea23 0301 	bic.w	r3, r3, r1
 8016cb0:	e7e5      	b.n	8016c7e <floorf+0x36>
 8016cb2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8016cb6:	d3e4      	bcc.n	8016c82 <floorf+0x3a>
 8016cb8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016cbc:	4770      	bx	lr
 8016cbe:	2300      	movs	r3, #0
 8016cc0:	e7dd      	b.n	8016c7e <floorf+0x36>
 8016cc2:	bf00      	nop
 8016cc4:	7149f2ca 	.word	0x7149f2ca
 8016cc8:	bf800000 	.word	0xbf800000
 8016ccc:	007fffff 	.word	0x007fffff

08016cd0 <_init>:
 8016cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cd2:	bf00      	nop
 8016cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016cd6:	bc08      	pop	{r3}
 8016cd8:	469e      	mov	lr, r3
 8016cda:	4770      	bx	lr

08016cdc <_fini>:
 8016cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cde:	bf00      	nop
 8016ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016ce2:	bc08      	pop	{r3}
 8016ce4:	469e      	mov	lr, r3
 8016ce6:	4770      	bx	lr
