//TNO,TESTNAME									, TEST FUNC, (TEST_crcarg) il,rate, crcmode , dinv  , ddrtype   ,m,bst,fix, actmode , pinfunc		, crcfunc			, mpat				, pc   , exp
{12000, "CRC   DDR4   FAIL CHECK"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR4	, 4, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x020, 1}}},
{12010, "CRC   DDR4   m4 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR4	, 4, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x020, 0}}},
{12011, "CRC   DDR4   m4 f0"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR4	, 4, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x020, 0}}},
{12012, "CRC   DDR4   m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR4	, 8, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x000, 0}}},
{12013, "CRC   DDR4   m8 f0"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR4	, 8, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x000, 0}}},
{12020, "CRCD  DDR4   m4 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR4	, 4, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x120, 0}}},
{12021, "CRCD  DDR4   m4 f0"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR4	, 4, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x120, 0}}},
{12022, "CRCD  DDR4   m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR4	, 8, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x100, 0}}},
{12023, "CRCD  DDR4   m8 f0"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR4	, 8, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x100, 0}}},
{12024, "CRCD  DDR4   m8 f1 DINV"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_DDR4	, 8, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x140, 0}}},
{12025, "CRCD  DDR4   m8 f0 DINV"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_DDR4	, 8, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x140, 0}}},
{12030, "CRCDM DDR4   m4 f1 actL"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 4, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x220, 0}}},
{12031, "CRCDM DDR4   m8 f1 actL"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 8, 8, 1, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x200, 0}}},
{12032, "CRCDM DDR4   m4 f0 actL"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 4, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x220, 0}}},
{12033, "CRCDM DDR4   m8 f0 actL"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 8, 8, 0, CRC_LOW	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x200, 0}}},
{12034, "CRCDM DDR4   m4 f1 actH"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 4, 8, 1, CRC_HIGH	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x320, 0}}},
{12035, "CRCDM DDR4   m8 f1 actH"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 8, 8, 1, CRC_HIGH	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x300, 0}}},
{12036, "CRCDM DDR4   m4 f0 actH"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 4, 8, 0, CRC_HIGH	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x320, 0}}},
{12037, "CRCDM DDR4   m8 f0 actH"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR4	, 8, 8, 0, CRC_HIGH	, crc_pin_ddr4	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x300, 0}}},

{12100, "CRC   GDDR5  FAIL CHECK"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_GDDR5	, 8, 8, 1, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x400, 1}}},
{12110, "CRC   GDDR5  m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_GDDR5	, 8, 8, 1, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x400, 0}}},
{12111, "CRC   GDDR5  m8 f0"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_GDDR5	, 8, 8, 0, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x400, 0}}},
{12120, "CRCD  GDDR5  m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_GDDR5	, 8, 8, 1, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x500, 0}}},
{12121, "CRCD  GDDR5  m8 f0"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_GDDR5	, 8, 8, 0, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x500, 0}}},
{12122, "CRCD  GDDR5  m8 f1 DINV"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_GDDR5	, 8, 8, 1, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x540, 0}}},
{12123, "CRCD  GDDR5  m8 f0 DINV"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_GDDR5	, 8, 8, 0, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x540, 0}}},
{12130, "CRCDM GDDR5  m8 f1 actL"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_GDDR5	, 8, 8, 1, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x600, 0}}},
{12131, "CRCDM GDDR5  m8 f0 actL"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_GDDR5	, 8, 8, 0, CRC_LOW	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x600, 0}}},
{12132, "CRCDM GDDR5  m8 f1 actH"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_GDDR5	, 8, 8, 1, CRC_HIGH	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix1.mpa", 0x700, 0}}},
{12133, "CRCDM GDDR5  m8 f0 actH"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_GDDR5	, 8, 8, 0, CRC_HIGH	, crc_pin_gddr5	, crc_calc_ddr4gddr5, "pat_crc_fix0.mpa", 0x700, 0}}},

{12200, "CRC   DDR5   FAIL CHECK"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR5	, 4,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x0A0, 1}}},
{12210, "CRC   DDR5   m4 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR5	, 4,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x0A0, 0}}},
{12211, "CRC   DDR5   m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR5	, 8,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x080, 0}}},
{12220, "CRCD  DDR5   m4 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR5	, 4,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x1A0, 0}}},
{12221, "CRCD  DDR5   m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR5	, 8,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x180, 0}}},
{12222, "CRCD  DDR5   m8 f1 DINV"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_DDR5	, 8,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x1C0, 0}}},
{12230, "CRCDM DDR5   m4 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR5	, 4,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x2A0, 0}}},
{12231, "CRCDM DDR5   m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR5	, 8,16, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x280, 0}}},
{12240, "CRC   DDR5   m4 f1 BC8"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR5	, 4, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x0A0, 0}}},
{12241, "CRC   DDR5   m8 f1 BC8"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_DDR5	, 8, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x080, 0}}},
{12250, "CRCD  DDR5   m4 f1 BC8"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR5	, 4, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x1A0, 0}}},
{12251, "CRCD  DDR5   m8 f1 BC8"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_DDR5	, 8, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x180, 0}}},
{12252, "CRCD  DDR5   m8 f1 BC8 DINV"			, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_DDR5	, 8, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x1C0, 0}}},
{12260, "CRCDM DDR5   m4 f1 BC8"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR5	, 4, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x2A0, 0}}},
{12261, "CRCDM DDR5   m8 f1 BC8"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_DDR5	, 8, 8, 1, CRC_LOW	, crc_pin_ddr5	, crc_calc_ddr5		, "pat_crc_fix1.mpa", 0x280, 0}}},

{12300, "CRC   LPDDR5 FAIL CHECK"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_LPDDR5, 8,16, 1, CRC_HIGH	, ecc_pin_lpddr5, ecc_calc_lpddr5	, "pat_crc_fix1.mpa", 0x480, 1}}},
{12310, "CRC   LPDDR5 m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRC	, UT_OFF, CRC_LPDDR5, 8,16, 1, CRC_HIGH	, ecc_pin_lpddr5, ecc_calc_lpddr5	, "pat_crc_fix1.mpa", 0x480, 0}}},
{12320, "CRCD  LPDDR5 m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_OFF, CRC_LPDDR5, 8,16, 1, CRC_HIGH	, ecc_pin_lpddr5, ecc_calc_lpddr5	, "pat_crc_fix1.mpa", 0x580, 0}}},
{12321, "CRCD  LPDDR5 m8 f1 DINV"				, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCD	, UT_ON , CRC_LPDDR5, 8,16, 1, CRC_HIGH	, ecc_pin_lpddr5, ecc_calc_lpddr5	, "pat_crc_fix1.mpa", 0x5C0, 0}}},
{12330, "CRCDM LPDDR5 m8 f1"					, crc_check, {.crcarg={ 8, 100e-9, CRC_CRCDM, UT_OFF, CRC_LPDDR5, 8,16, 1, CRC_HIGH	, ecc_pin_lpddr5, ecc_calc_lpddr5	, "pat_crc_fix1.mpa", 0x680, 0}}},

