22:26:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/y/fpga/project_1/workspace/temp_xsdb_launch_script.tcl
22:26:39 INFO  : Registering command handlers for Vitis TCF services
22:26:42 INFO  : Platform repository initialization has completed.
22:26:42 INFO  : XSCT server has started successfully.
22:26:42 INFO  : plnx-install-location is set to ''
22:26:42 INFO  : Successfully done setting XSCT server connection channel  
22:26:42 INFO  : Successfully done query RDI_DATADIR 
22:26:42 INFO  : Successfully done setting workspace for the tool. 
22:50:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:50:41 INFO  : Result from executing command 'getPlatforms': 
22:50:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:50:41 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:50:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:24:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:24:53 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:24:56 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
23:25:03 INFO  : Updating application flags with new BSP settings...
23:25:03 INFO  : Successfully updated application flags for project hello.
23:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:27:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:27:49 INFO  : 'jtag frequency' command is executed.
23:27:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:27:49 INFO  : Context for 'APU' is selected.
23:27:49 INFO  : System reset is completed.
23:27:52 INFO  : 'after 3000' command is executed.
23:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
23:27:56 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
23:27:56 INFO  : Context for 'APU' is selected.
23:27:56 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:56 INFO  : Context for 'APU' is selected.
23:27:56 INFO  : Boot mode is read from the target.
23:27:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:27:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:27:57 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:27:57 INFO  : 'set bp_27_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:27:57 INFO  : 'con -block -timeout 60' command is executed.
23:27:57 INFO  : 'bpremove $bp_27_57_fsbl_bp' command is executed.
23:27:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:27:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:27:57 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_27_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:27:57 INFO  : 'con' command is executed.
23:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:27:57 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:28:54 INFO  : Disconnected from the channel tcfchan#3.
23:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:28:54 INFO  : 'jtag frequency' command is executed.
23:28:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:28:54 INFO  : Context for 'APU' is selected.
23:28:55 INFO  : System reset is completed.
23:28:58 INFO  : 'after 3000' command is executed.
23:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
23:29:01 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
23:29:01 INFO  : Context for 'APU' is selected.
23:29:01 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:01 INFO  : Context for 'APU' is selected.
23:29:01 INFO  : Boot mode is read from the target.
23:29:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:29:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:29:02 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:29:02 INFO  : 'set bp_29_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:29:03 INFO  : 'con -block -timeout 60' command is executed.
23:29:03 INFO  : 'bpremove $bp_29_2_fsbl_bp' command is executed.
23:29:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:29:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:29:03 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_29_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:29:03 INFO  : 'con' command is executed.
23:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:29:03 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:30:35 INFO  : Disconnected from the channel tcfchan#4.
23:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:30:35 INFO  : 'jtag frequency' command is executed.
23:30:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:30:35 INFO  : Context for 'APU' is selected.
23:30:35 INFO  : System reset is completed.
23:30:38 INFO  : 'after 3000' command is executed.
23:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
23:30:42 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
23:30:42 INFO  : Context for 'APU' is selected.
23:30:42 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:42 INFO  : Context for 'APU' is selected.
23:30:42 INFO  : Boot mode is read from the target.
23:30:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:30:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:30:42 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:30:42 INFO  : 'set bp_30_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:30:44 INFO  : 'con -block -timeout 60' command is executed.
23:30:44 INFO  : 'bpremove $bp_30_42_fsbl_bp' command is executed.
23:30:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:30:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:30:44 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_30_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:30:44 INFO  : 'con' command is executed.
23:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:30:44 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:30:52 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
23:31:05 INFO  : Disconnected from the channel tcfchan#5.
23:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:31:05 INFO  : 'jtag frequency' command is executed.
23:31:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:31:05 INFO  : Context for 'APU' is selected.
23:31:06 INFO  : System reset is completed.
23:31:09 INFO  : 'after 3000' command is executed.
23:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
23:31:12 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
23:31:12 INFO  : Context for 'APU' is selected.
23:31:12 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:12 INFO  : Context for 'APU' is selected.
23:31:12 INFO  : Boot mode is read from the target.
23:31:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:13 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:13 INFO  : 'set bp_31_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:31:13 INFO  : 'con -block -timeout 60' command is executed.
23:31:13 INFO  : 'bpremove $bp_31_13_fsbl_bp' command is executed.
23:31:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:14 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_31_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:14 INFO  : 'con' command is executed.
23:31:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:31:14 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:41:57 INFO  : Disconnected from the channel tcfchan#7.
19:16:36 INFO  : Launching XSCT server: xsct -n  -interactive /home/y/fpga/project_1/workspace/temp_xsdb_launch_script.tcl
19:16:40 INFO  : XSCT server has started successfully.
19:16:40 INFO  : plnx-install-location is set to ''
19:16:40 INFO  : Successfully done setting XSCT server connection channel  
19:16:40 INFO  : Successfully done setting workspace for the tool. 
19:16:42 INFO  : Platform repository initialization has completed.
19:16:42 INFO  : Registering command handlers for Vitis TCF services
19:16:43 INFO  : Successfully done query RDI_DATADIR 
19:19:05 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:19:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:20:39 INFO  : 'jtag frequency' command is executed.
19:20:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:20:39 INFO  : Context for 'APU' is selected.
19:20:40 INFO  : System reset is completed.
19:20:43 INFO  : 'after 3000' command is executed.
19:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:20:47 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
19:20:47 INFO  : Context for 'APU' is selected.
19:20:47 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:47 INFO  : Context for 'APU' is selected.
19:20:47 INFO  : Boot mode is read from the target.
19:20:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:48 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:48 INFO  : 'set bp_20_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:20:48 INFO  : 'con -block -timeout 60' command is executed.
19:20:48 INFO  : 'bpremove $bp_20_48_fsbl_bp' command is executed.
19:20:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:48 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_20_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:49 INFO  : 'con' command is executed.
19:20:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:20:49 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
19:24:34 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
19:24:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:24:55 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:25:03 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:25:09 INFO  : Updating application flags with new BSP settings...
19:25:09 INFO  : Successfully updated application flags for project hello.
19:25:11 INFO  : The hardware specfication used by project 'hello' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:25:11 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
19:25:11 INFO  : The updated bitstream files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/bitstream' in project 'hello'.
19:25:11 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/psinit/psu_init.tcl' stored in project is removed.
19:25:11 INFO  : The updated ps init files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/psinit' in project 'hello'.
19:25:27 INFO  : Disconnected from the channel tcfchan#2.
19:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:25:28 INFO  : 'jtag frequency' command is executed.
19:25:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:25:28 INFO  : Context for 'APU' is selected.
19:25:28 INFO  : System reset is completed.
19:25:31 INFO  : 'after 3000' command is executed.
19:25:32 INFO  : Context for 'APU' is selected.
19:25:32 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:32 INFO  : Context for 'APU' is selected.
19:25:32 INFO  : Boot mode is read from the target.
19:25:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:33 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:33 INFO  : 'set bp_25_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:25:33 INFO  : 'con -block -timeout 60' command is executed.
19:25:33 INFO  : 'bpremove $bp_25_33_fsbl_bp' command is executed.
19:25:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:33 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_25_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:33 INFO  : 'con' command is executed.
19:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:25:33 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
19:47:10 INFO  : Disconnected from the channel tcfchan#5.
19:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:47:10 INFO  : 'jtag frequency' command is executed.
19:47:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:47:10 INFO  : Context for 'APU' is selected.
19:47:11 INFO  : System reset is completed.
19:47:14 INFO  : 'after 3000' command is executed.
19:47:14 INFO  : Context for 'APU' is selected.
19:47:14 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:14 INFO  : Context for 'APU' is selected.
19:47:14 INFO  : Boot mode is read from the target.
19:47:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:47:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:47:15 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:47:15 INFO  : 'set bp_47_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:47:16 INFO  : 'con -block -timeout 60' command is executed.
19:47:16 INFO  : 'bpremove $bp_47_15_fsbl_bp' command is executed.
19:47:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:47:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:47:16 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_47_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:47:16 INFO  : 'con' command is executed.
19:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:47:16 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
19:47:49 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:48:05 INFO  : Disconnected from the channel tcfchan#6.
19:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:48:05 INFO  : 'jtag frequency' command is executed.
19:48:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:48:05 INFO  : Context for 'APU' is selected.
19:48:06 INFO  : System reset is completed.
19:48:09 INFO  : 'after 3000' command is executed.
19:48:09 INFO  : Context for 'APU' is selected.
19:48:09 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:48:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:09 INFO  : Context for 'APU' is selected.
19:48:09 INFO  : Boot mode is read from the target.
19:48:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:48:10 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:48:10 INFO  : 'set bp_48_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:48:10 INFO  : 'con -block -timeout 60' command is executed.
19:48:10 INFO  : 'bpremove $bp_48_10_fsbl_bp' command is executed.
19:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:48:10 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_48_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:10 INFO  : 'con' command is executed.
19:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:48:10 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
19:52:42 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
19:53:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:53:04 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:53:07 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:53:15 INFO  : The hardware specfication used by project 'hello' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:53:15 INFO  : The updated bitstream files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/bitstream' in project 'hello'.
19:53:15 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/psinit/psu_init.tcl' stored in project is removed.
19:53:15 INFO  : The updated ps init files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/psinit' in project 'hello'.
19:53:23 INFO  : Disconnected from the channel tcfchan#8.
19:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:53:24 INFO  : 'jtag frequency' command is executed.
19:53:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:53:24 INFO  : Context for 'APU' is selected.
19:53:25 INFO  : System reset is completed.
19:53:28 INFO  : 'after 3000' command is executed.
19:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:53:31 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
19:53:31 INFO  : Context for 'APU' is selected.
19:53:32 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:32 INFO  : Context for 'APU' is selected.
19:53:32 INFO  : Boot mode is read from the target.
19:53:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:53:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:53:32 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:53:32 INFO  : 'set bp_53_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:53:32 INFO  : 'con -block -timeout 60' command is executed.
19:53:32 INFO  : 'bpremove $bp_53_32_fsbl_bp' command is executed.
19:53:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:53:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:53:33 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_53_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:53:33 INFO  : 'con' command is executed.
19:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:53:33 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
19:53:44 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:53:59 INFO  : Disconnected from the channel tcfchan#11.
19:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:53:59 INFO  : 'jtag frequency' command is executed.
19:53:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:53:59 INFO  : Context for 'APU' is selected.
19:54:00 INFO  : System reset is completed.
19:54:03 INFO  : 'after 3000' command is executed.
19:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:54:06 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
19:54:06 INFO  : Context for 'APU' is selected.
19:54:06 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:54:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:06 INFO  : Context for 'APU' is selected.
19:54:06 INFO  : Boot mode is read from the target.
19:54:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:54:07 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:54:07 INFO  : 'set bp_54_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:54:07 INFO  : 'con -block -timeout 60' command is executed.
19:54:07 INFO  : 'bpremove $bp_54_7_fsbl_bp' command is executed.
19:54:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:54:07 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:54:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_54_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:07 INFO  : 'con' command is executed.
19:54:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:54:07 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
19:56:26 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:57:09 INFO  : Disconnected from the channel tcfchan#13.
19:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:57:10 INFO  : 'jtag frequency' command is executed.
19:57:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:57:10 INFO  : Context for 'APU' is selected.
19:57:10 INFO  : System reset is completed.
19:57:14 INFO  : 'after 3000' command is executed.
19:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:57:17 INFO  : Device configured successfully with "/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit"
19:57:17 INFO  : Context for 'APU' is selected.
19:57:17 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:17 INFO  : Context for 'APU' is selected.
19:57:17 INFO  : Boot mode is read from the target.
19:57:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:57:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:57:18 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:57:18 INFO  : 'set bp_57_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:57:19 INFO  : 'con -block -timeout 60' command is executed.
19:57:19 INFO  : 'bpremove $bp_57_18_fsbl_bp' command is executed.
19:57:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:57:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:57:19 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_57_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:57:19 INFO  : 'con' command is executed.
19:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:57:19 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
20:33:16 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
20:35:49 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
20:36:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:36:18 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:36:48 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:36:59 INFO  : The hardware specfication used by project 'hello' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:36:59 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
20:36:59 INFO  : The updated bitstream files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/bitstream' in project 'hello'.
20:36:59 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/psinit/psu_init.tcl' stored in project is removed.
20:37:00 INFO  : The updated ps init files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/psinit' in project 'hello'.
20:37:17 INFO  : Disconnected from the channel tcfchan#15.
20:37:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:37:18 INFO  : 'jtag frequency' command is executed.
20:37:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:37:18 INFO  : Context for 'APU' is selected.
20:37:19 INFO  : System reset is completed.
20:37:22 INFO  : 'after 3000' command is executed.
20:37:22 INFO  : Context for 'APU' is selected.
20:37:23 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:23 INFO  : Context for 'APU' is selected.
20:37:23 INFO  : Boot mode is read from the target.
20:37:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:23 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:24 INFO  : 'set bp_37_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:37:25 INFO  : 'con -block -timeout 60' command is executed.
20:37:25 INFO  : 'bpremove $bp_37_23_fsbl_bp' command is executed.
20:37:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:25 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_37_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:25 INFO  : 'con' command is executed.
20:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:37:25 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
20:38:15 INFO  : Disconnected from the channel tcfchan#18.
20:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:38:15 INFO  : 'jtag frequency' command is executed.
20:38:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:38:15 INFO  : Context for 'APU' is selected.
20:38:15 INFO  : Cleared APU and A53 resets
20:38:15 INFO  : Context for 'APU' is selected.
20:38:15 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:15 INFO  : Context for 'APU' is selected.
20:38:15 INFO  : Boot mode is read from the target.
20:38:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:38:16 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
20:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
----------------End of Script----------------

20:38:16 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
20:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:43:31 INFO  : 'jtag frequency' command is executed.
20:43:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:43:31 INFO  : Context for 'APU' is selected.
20:43:31 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:31 INFO  : Context for 'APU' is selected.
20:43:31 INFO  : Boot mode is read from the target.
20:43:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:32 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:32 INFO  : 'set bp_43_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:43:32 INFO  : 'con -block -timeout 60' command is executed.
20:43:32 INFO  : 'bpremove $bp_43_32_fsbl_bp' command is executed.
20:43:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:32 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_43_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:32 INFO  : 'con' command is executed.
20:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:43:32 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
20:44:29 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:45:03 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:45:39 INFO  : Disconnected from the channel tcfchan#19.
20:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:45:39 INFO  : 'jtag frequency' command is executed.
20:45:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:45:39 INFO  : Context for 'APU' is selected.
20:45:39 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:39 INFO  : Context for 'APU' is selected.
20:45:39 INFO  : Boot mode is read from the target.
20:45:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:40 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:40 INFO  : 'set bp_45_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:46:40 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
20:46:40 INFO  : 'bpremove $bp_45_40_fsbl_bp' command is executed.
20:48:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:48:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:48:46 ERROR : Memory write error at 0xB00. Cortex-A53 #0: EDITR not ready
20:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_45_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
----------------End of Script----------------

20:48:46 ERROR : Memory write error at 0xB00. Cortex-A53 #0: EDITR not ready
20:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:49:22 INFO  : 'jtag frequency' command is executed.
20:49:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:49:22 INFO  : Context for 'APU' is selected.
20:49:22 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:22 INFO  : Context for 'APU' is selected.
20:49:22 INFO  : Boot mode is read from the target.
20:49:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:49:23 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:49:23 INFO  : 'set bp_49_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:49:24 INFO  : 'con -block -timeout 60' command is executed.
20:49:24 INFO  : 'bpremove $bp_49_23_fsbl_bp' command is executed.
20:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:49:24 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:24 INFO  : 'con' command is executed.
20:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:49:24 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
20:52:23 INFO  : Disconnected from the channel tcfchan#22.
20:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:52:23 INFO  : 'jtag frequency' command is executed.
20:52:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:52:23 INFO  : Context for 'APU' is selected.
20:52:23 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:52:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:23 INFO  : Context for 'APU' is selected.
20:52:23 INFO  : Boot mode is read from the target.
20:52:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:24 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:24 INFO  : 'set bp_52_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:53:30 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
20:53:30 INFO  : 'bpremove $bp_52_24_fsbl_bp' command is executed.
20:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_52_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_24_fsbl_bp
----------------End of Script----------------

20:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:55:16 INFO  : 'jtag frequency' command is executed.
20:55:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:55:16 INFO  : Context for 'APU' is selected.
20:55:16 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:16 INFO  : Context for 'APU' is selected.
20:55:16 INFO  : Boot mode is read from the target.
20:55:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:55:17 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:55:17 INFO  : 'set bp_55_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:55:18 INFO  : 'con -block -timeout 60' command is executed.
20:55:18 INFO  : 'bpremove $bp_55_17_fsbl_bp' command is executed.
20:55:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:55:18 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_55_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:18 INFO  : 'con' command is executed.
20:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:55:18 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
21:44:28 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
21:44:43 INFO  : Disconnected from the channel tcfchan#23.
21:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:44:43 INFO  : 'jtag frequency' command is executed.
21:44:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:44:43 INFO  : Context for 'APU' is selected.
21:44:43 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:43 INFO  : Context for 'APU' is selected.
21:44:43 INFO  : Boot mode is read from the target.
21:44:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:44:44 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:44:44 INFO  : 'set bp_44_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:44:45 INFO  : 'con -block -timeout 60' command is executed.
21:44:45 INFO  : 'bpremove $bp_44_44_fsbl_bp' command is executed.
21:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:44:45 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
21:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_44_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:45 INFO  : 'con' command is executed.
21:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:44:45 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
21:45:24 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:45:24 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:45:28 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:45:36 INFO  : The hardware specfication used by project 'hello' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:45:36 INFO  : The updated bitstream files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/bitstream' in project 'hello'.
21:45:36 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/psinit/psu_init.tcl' stored in project is removed.
21:45:36 INFO  : The updated ps init files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/psinit' in project 'hello'.
21:47:14 INFO  : Disconnected from the channel tcfchan#24.
21:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:47:14 INFO  : 'jtag frequency' command is executed.
21:47:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:47:15 INFO  : Context for 'APU' is selected.
21:47:15 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:15 INFO  : Context for 'APU' is selected.
21:47:15 INFO  : Boot mode is read from the target.
21:47:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:16 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:16 INFO  : 'set bp_47_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:47:16 INFO  : 'con -block -timeout 60' command is executed.
21:47:16 INFO  : 'bpremove $bp_47_16_fsbl_bp' command is executed.
21:47:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:16 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_47_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:16 INFO  : 'con' command is executed.
21:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:47:16 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
22:30:14 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:30:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:30:18 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:30:21 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:30:32 INFO  : The hardware specfication used by project 'hello' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:30:32 INFO  : The updated bitstream files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/bitstream' in project 'hello'.
22:30:32 INFO  : The file '/home/y/fpga/project_1/workspace/hello/_ide/psinit/psu_init.tcl' stored in project is removed.
22:30:33 INFO  : The updated ps init files are copied from platform to folder '/home/y/fpga/project_1/workspace/hello/_ide/psinit' in project 'hello'.
22:30:55 INFO  : Disconnected from the channel tcfchan#27.
22:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:30:56 INFO  : 'jtag frequency' command is executed.
22:30:56 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:30:56 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:56 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : Boot mode is read from the target.
22:30:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:30:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:30:57 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:30:57 INFO  : 'set bp_30_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:30:58 INFO  : 'con -block -timeout 60' command is executed.
22:30:58 INFO  : 'bpremove $bp_30_57_fsbl_bp' command is executed.
22:30:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:30:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:30:58 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
22:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_30_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:30:58 INFO  : 'con' command is executed.
22:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:30:58 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
22:32:13 INFO  : Disconnected from the channel tcfchan#30.
22:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:32:13 INFO  : 'jtag frequency' command is executed.
22:32:13 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:32:13 INFO  : Context for 'APU' is selected.
22:32:13 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:13 INFO  : Context for 'APU' is selected.
22:32:13 INFO  : Boot mode is read from the target.
22:32:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:32:14 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:32:14 INFO  : 'set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:32:15 INFO  : 'con -block -timeout 60' command is executed.
22:32:15 INFO  : 'bpremove $bp_32_14_fsbl_bp' command is executed.
22:32:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:32:15 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
22:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:16 INFO  : 'con' command is executed.
22:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:32:16 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
22:50:25 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:50:37 INFO  : Disconnected from the channel tcfchan#31.
22:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:50:37 INFO  : 'jtag frequency' command is executed.
22:50:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:50:37 INFO  : Context for 'APU' is selected.
22:50:37 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:37 INFO  : Context for 'APU' is selected.
22:50:37 INFO  : Boot mode is read from the target.
22:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:38 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:38 INFO  : 'set bp_50_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:50:39 INFO  : 'con -block -timeout 60' command is executed.
22:50:39 INFO  : 'bpremove $bp_50_38_fsbl_bp' command is executed.
22:50:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:39 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_50_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:39 INFO  : 'con' command is executed.
22:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:50:39 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:10:04 INFO  : Disconnected from the channel tcfchan#32.
23:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:10:04 INFO  : 'jtag frequency' command is executed.
23:10:04 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:10:04 INFO  : Context for 'APU' is selected.
23:10:04 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:04 INFO  : Context for 'APU' is selected.
23:10:04 INFO  : Boot mode is read from the target.
23:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:05 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:05 INFO  : 'set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:10:06 INFO  : 'con -block -timeout 60' command is executed.
23:10:06 INFO  : 'bpremove $bp_10_5_fsbl_bp' command is executed.
23:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:06 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:06 INFO  : 'con' command is executed.
23:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:10:06 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:27:44 INFO  : Disconnected from the channel tcfchan#33.
23:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:27:44 INFO  : 'jtag frequency' command is executed.
23:27:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:27:44 INFO  : Context for 'APU' is selected.
23:27:44 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:27:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:44 INFO  : Context for 'APU' is selected.
23:27:44 INFO  : Boot mode is read from the target.
23:27:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:27:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:27:45 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:27:45 INFO  : 'set bp_27_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:27:46 INFO  : 'con -block -timeout 60' command is executed.
23:27:46 INFO  : 'bpremove $bp_27_45_fsbl_bp' command is executed.
23:27:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:27:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:27:46 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_27_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:27:46 INFO  : 'con' command is executed.
23:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:27:46 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:52:24 INFO  : Disconnected from the channel tcfchan#34.
23:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:52:25 INFO  : 'jtag frequency' command is executed.
23:52:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:52:25 INFO  : Context for 'APU' is selected.
23:52:25 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:25 INFO  : Context for 'APU' is selected.
23:52:25 INFO  : Boot mode is read from the target.
23:52:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:52:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:52:25 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:52:25 INFO  : 'set bp_52_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:52:26 INFO  : 'con -block -timeout 60' command is executed.
23:52:27 INFO  : 'bpremove $bp_52_25_fsbl_bp' command is executed.
23:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:52:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:52:27 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_52_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:52:27 INFO  : 'con' command is executed.
23:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:52:27 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
00:00:49 INFO  : Disconnected from the channel tcfchan#35.
00:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:00:49 INFO  : 'jtag frequency' command is executed.
00:00:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:00:49 INFO  : Context for 'APU' is selected.
00:00:49 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:49 INFO  : Context for 'APU' is selected.
00:00:49 INFO  : Boot mode is read from the target.
00:00:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:00:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:00:50 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:00:50 INFO  : 'set bp_0_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:00:50 INFO  : 'con -block -timeout 60' command is executed.
00:00:50 INFO  : 'bpremove $bp_0_50_fsbl_bp' command is executed.
00:00:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:00:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:00:50 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
00:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_0_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:00:50 INFO  : 'con' command is executed.
00:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:00:50 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
00:05:04 ERROR : (XSDB Server)Hangup

17:36:36 INFO  : Launching XSCT server: xsct -n  -interactive /home/y/fpga/project_1/workspace/temp_xsdb_launch_script.tcl
17:36:44 INFO  : XSCT server has started successfully.
17:36:44 INFO  : plnx-install-location is set to ''
17:36:44 INFO  : Successfully done setting XSCT server connection channel  
17:36:44 INFO  : Successfully done setting workspace for the tool. 
17:36:49 INFO  : Platform repository initialization has completed.
17:36:50 INFO  : Registering command handlers for Vitis TCF services
17:36:51 INFO  : Successfully done query RDI_DATADIR 
17:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:41:22 INFO  : 'jtag frequency' command is executed.
17:41:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:41:22 INFO  : Context for 'APU' is selected.
17:41:22 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:41:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:22 INFO  : Context for 'APU' is selected.
17:41:22 INFO  : Boot mode is read from the target.
17:41:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:41:23 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:41:23 INFO  : 'set bp_41_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:41:23 INFO  : 'con -block -timeout 60' command is executed.
17:41:23 INFO  : 'bpremove $bp_41_23_fsbl_bp' command is executed.
17:41:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:41:24 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
17:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_41_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:24 INFO  : 'con' command is executed.
17:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:41:24 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
18:02:12 INFO  : Disconnected from the channel tcfchan#1.
18:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:02:13 INFO  : 'jtag frequency' command is executed.
18:02:13 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:13 INFO  : Context for 'APU' is selected.
18:02:24 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:24 INFO  : Context for 'APU' is selected.
18:02:24 INFO  : Boot mode is read from the target.
18:02:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:25 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:25 INFO  : 'set bp_2_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:25 INFO  : 'con -block -timeout 60' command is executed.
18:02:25 INFO  : 'bpremove $bp_2_25_fsbl_bp' command is executed.
18:02:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:25 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_2_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:26 INFO  : 'con' command is executed.
18:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:26 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
18:11:17 INFO  : Disconnected from the channel tcfchan#2.
19:55:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/y/fpga/project_1/workspace/temp_xsdb_launch_script.tcl
19:55:32 INFO  : XSCT server has started successfully.
19:55:32 INFO  : plnx-install-location is set to ''
19:55:32 INFO  : Successfully done setting XSCT server connection channel  
19:55:32 INFO  : Successfully done setting workspace for the tool. 
19:55:35 INFO  : Platform repository initialization has completed.
19:55:35 INFO  : Registering command handlers for Vitis TCF services
19:55:36 INFO  : Successfully done query RDI_DATADIR 
20:10:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/y/fpga/project_1/workspace/temp_xsdb_launch_script.tcl
20:10:44 INFO  : XSCT server has started successfully.
20:10:44 INFO  : plnx-install-location is set to ''
20:10:44 INFO  : Successfully done setting XSCT server connection channel  
20:10:44 INFO  : Successfully done setting workspace for the tool. 
20:10:47 INFO  : Platform repository initialization has completed.
20:10:47 INFO  : Registering command handlers for Vitis TCF services
20:10:47 INFO  : Successfully done query RDI_DATADIR 
20:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:16:16 INFO  : 'jtag frequency' command is executed.
20:16:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:16:16 INFO  : Context for 'APU' is selected.
20:16:16 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:16 INFO  : Context for 'APU' is selected.
20:16:16 INFO  : Boot mode is read from the target.
20:16:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:17 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:17 INFO  : 'set bp_16_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:16:17 INFO  : 'con -block -timeout 60' command is executed.
20:16:17 INFO  : 'bpremove $bp_16_17_fsbl_bp' command is executed.
20:16:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:17 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_16_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:18 INFO  : 'con' command is executed.
20:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:16:18 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
20:46:36 INFO  : Disconnected from the channel tcfchan#1.
20:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:46:36 INFO  : 'jtag frequency' command is executed.
20:46:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:46:37 INFO  : Context for 'APU' is selected.
20:46:49 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:49 INFO  : Context for 'APU' is selected.
20:46:49 INFO  : Boot mode is read from the target.
20:46:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:50 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:50 INFO  : 'set bp_46_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:46:51 INFO  : 'con -block -timeout 60' command is executed.
20:46:51 INFO  : 'bpremove $bp_46_50_fsbl_bp' command is executed.
20:46:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:52 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_46_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:52 INFO  : 'con' command is executed.
20:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:46:52 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
20:50:44 INFO  : Disconnected from the channel tcfchan#2.
20:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:50:44 INFO  : 'jtag frequency' command is executed.
20:50:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:50:44 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:54 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : Boot mode is read from the target.
20:50:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:50:55 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:50:55 INFO  : 'set bp_50_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:50:55 INFO  : 'con -block -timeout 60' command is executed.
20:50:55 INFO  : 'bpremove $bp_50_55_fsbl_bp' command is executed.
20:50:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:50:55 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
20:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_50_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:55 INFO  : 'con' command is executed.
20:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:50:55 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
21:37:28 INFO  : Disconnected from the channel tcfchan#3.
21:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:37:28 INFO  : 'jtag frequency' command is executed.
21:37:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:37:28 INFO  : Context for 'APU' is selected.
21:37:36 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:36 INFO  : Context for 'APU' is selected.
21:37:36 INFO  : Boot mode is read from the target.
21:37:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:37 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:37 INFO  : 'set bp_37_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:37:38 INFO  : 'con -block -timeout 60' command is executed.
21:37:38 INFO  : 'bpremove $bp_37_37_fsbl_bp' command is executed.
21:37:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:38 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_37_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:38 INFO  : 'con' command is executed.
21:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:37:38 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
21:37:39 INFO  : Disconnected from the channel tcfchan#4.
21:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:37:39 INFO  : 'jtag frequency' command is executed.
21:37:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:37:39 INFO  : Context for 'APU' is selected.
21:37:50 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:37:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:50 INFO  : Context for 'APU' is selected.
21:37:50 INFO  : Boot mode is read from the target.
21:37:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:50 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:50 INFO  : 'set bp_37_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:38:50 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
21:38:51 INFO  : 'bpremove $bp_37_50_fsbl_bp' command is executed.
21:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_37_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_50_fsbl_bp
----------------End of Script----------------

21:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:43:18 INFO  : 'jtag frequency' command is executed.
21:43:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:43:18 INFO  : Context for 'APU' is selected.
21:43:18 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:18 INFO  : Context for 'APU' is selected.
21:43:18 INFO  : Boot mode is read from the target.
21:43:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:43:19 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:43:19 INFO  : 'set bp_43_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:43:20 INFO  : 'con -block -timeout 60' command is executed.
21:43:20 INFO  : 'bpremove $bp_43_19_fsbl_bp' command is executed.
21:43:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:43:20 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
21:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_43_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:20 INFO  : 'con' command is executed.
21:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:43:21 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
22:01:27 INFO  : Disconnected from the channel tcfchan#5.
22:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:01:27 INFO  : 'jtag frequency' command is executed.
22:01:27 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:01:27 INFO  : Context for 'APU' is selected.
22:01:36 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:36 INFO  : Context for 'APU' is selected.
22:01:36 INFO  : Boot mode is read from the target.
22:01:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:37 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:37 INFO  : 'set bp_1_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:01:37 INFO  : 'con -block -timeout 60' command is executed.
22:01:37 INFO  : 'bpremove $bp_1_37_fsbl_bp' command is executed.
22:01:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:37 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_1_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:37 INFO  : 'con' command is executed.
22:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:01:37 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
22:07:16 INFO  : Disconnected from the channel tcfchan#6.
22:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:07:17 INFO  : 'jtag frequency' command is executed.
22:07:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:07:17 INFO  : Context for 'APU' is selected.
22:07:25 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:25 INFO  : Context for 'APU' is selected.
22:07:25 INFO  : Boot mode is read from the target.
22:07:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:07:25 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:07:25 INFO  : 'set bp_7_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:07:26 INFO  : 'con -block -timeout 60' command is executed.
22:07:26 INFO  : 'bpremove $bp_7_25_fsbl_bp' command is executed.
22:07:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:07:27 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
22:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_7_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:27 INFO  : 'con' command is executed.
22:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:07:27 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
22:29:25 INFO  : Disconnected from the channel tcfchan#7.
22:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:29:26 INFO  : 'jtag frequency' command is executed.
22:29:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:29:26 INFO  : Context for 'APU' is selected.
22:29:36 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:36 INFO  : Context for 'APU' is selected.
22:29:36 INFO  : Boot mode is read from the target.
22:29:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:29:37 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:29:37 INFO  : 'set bp_29_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:29:37 INFO  : 'con -block -timeout 60' command is executed.
22:29:37 INFO  : 'bpremove $bp_29_37_fsbl_bp' command is executed.
22:29:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:29:38 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
22:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_29_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:38 INFO  : 'con' command is executed.
22:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:29:38 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:08:12 INFO  : Disconnected from the channel tcfchan#8.
23:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:08:12 INFO  : 'jtag frequency' command is executed.
23:08:12 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:08:12 INFO  : Context for 'APU' is selected.
23:08:23 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:23 INFO  : Context for 'APU' is selected.
23:08:23 INFO  : Boot mode is read from the target.
23:08:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:08:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:08:24 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:08:24 INFO  : 'set bp_8_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:08:25 INFO  : 'con -block -timeout 60' command is executed.
23:08:25 INFO  : 'bpremove $bp_8_24_fsbl_bp' command is executed.
23:08:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:08:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:08:25 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:08:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_8_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:08:25 INFO  : 'con' command is executed.
23:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:08:25 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:10:24 INFO  : Disconnected from the channel tcfchan#9.
23:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:10:25 INFO  : 'jtag frequency' command is executed.
23:10:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:10:25 INFO  : Context for 'APU' is selected.
23:10:33 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:33 INFO  : Context for 'APU' is selected.
23:10:33 INFO  : Boot mode is read from the target.
23:10:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:34 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:34 INFO  : 'set bp_10_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:10:34 INFO  : 'con -block -timeout 60' command is executed.
23:10:34 INFO  : 'bpremove $bp_10_34_fsbl_bp' command is executed.
23:10:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:35 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_10_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:35 INFO  : 'con' command is executed.
23:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:10:35 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:18:15 INFO  : Disconnected from the channel tcfchan#10.
23:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:18:15 INFO  : 'jtag frequency' command is executed.
23:18:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:18:15 INFO  : Context for 'APU' is selected.
23:18:25 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:25 INFO  : Context for 'APU' is selected.
23:18:25 INFO  : Boot mode is read from the target.
23:18:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:18:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:18:26 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:18:26 INFO  : 'set bp_18_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:18:27 INFO  : 'con -block -timeout 60' command is executed.
23:18:27 INFO  : 'bpremove $bp_18_26_fsbl_bp' command is executed.
23:18:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:18:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:18:27 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_18_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:18:27 INFO  : 'con' command is executed.
23:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:18:27 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
23:21:10 INFO  : Disconnected from the channel tcfchan#11.
23:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:21:10 INFO  : 'jtag frequency' command is executed.
23:21:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:21:10 INFO  : Context for 'APU' is selected.
23:21:19 INFO  : Hardware design and registers information is loaded from '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:19 INFO  : Context for 'APU' is selected.
23:21:19 INFO  : Boot mode is read from the target.
23:21:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:21:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:21:20 INFO  : The application '/home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:21:20 INFO  : 'set bp_21_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:21:21 INFO  : 'con -block -timeout 60' command is executed.
23:21:21 INFO  : 'bpremove $bp_21_20_fsbl_bp' command is executed.
23:21:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:21:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:21:21 INFO  : The application '/home/y/fpga/project_1/workspace/hello/Debug/hello.elf' is downloaded to processor 'psu_cortexa53_0'.
23:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_21_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/y/fpga/project_1/workspace/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:21:21 INFO  : 'con' command is executed.
23:21:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:21:21 INFO  : Launch script is exported to file '/home/y/fpga/project_1/workspace/hello_system/_ide/scripts/systemdebugger_hello_system_standalone.tcl'
