# Verilog

[Logic-Circuits-Logic-Design-with-Verilog-ElectroVolt.ir_.pdf](Logic-Circuits-Logic-Design-with-Verilog-ElectroVolt.ir_.pdf)

``` verilog
reg  [3:0]
wire [3:0]
```
