//
// Written by Synplify
// Synplify 7.7.0, Build 033R.
// Thu Jun 02 13:33:13 2011
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\e:\project\irisking\ikemb-0001\project\hardware\ov7720\fpga_v3\fpga.v "

module FPGA (
  clk,
  nReset,
  vpdin,
  vpdout,
  vpctlin,
  vpctlout,
  vpclkin,
  vpclkout
);
input clk ;
input nReset ;
input [9:0] vpdin ;
output [9:0] vpdout /* synthesis syn_tristate = 1 */;
input [2:0] vpctlin ;
output [2:0] vpctlout /* synthesis syn_tristate = 1 */;
input [1:0] vpclkin ;
output [1:0] vpclkout /* synthesis syn_tristate = 1 */;
wire clk ;
wire nReset ;
wire GND ;
wire G_1 ;
wire G_2 ;
wire G_3 ;
wire G_4 ;
wire G_5 ;
wire G_6 ;
wire G_7 ;
wire G_8 ;
wire G_9 ;
wire G_10 ;
wire G_11 ;
wire G_12 ;
wire G_13 ;
wire G_14 ;
wire VCC ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @1:7
  cycloneii_io vpclkin_in_1_ (
	.padio(vpclkin[1]),
	.combout(G_14),
	.oe(GND)
);
defparam vpclkin_in_1_.operation_mode = "input";
// @1:7
  cycloneii_io vpclkin_in_0_ (
	.padio(vpclkin[0]),
	.combout(G_13),
	.oe(GND)
);
defparam vpclkin_in_0_.operation_mode = "input";
// @1:5
  cycloneii_io vpctlin_in_1_ (
	.padio(vpctlin[1]),
	.combout(G_12),
	.oe(GND)
);
defparam vpctlin_in_1_.operation_mode = "input";
// @1:5
  cycloneii_io vpctlin_in_0_ (
	.padio(vpctlin[0]),
	.combout(G_11),
	.oe(GND)
);
defparam vpctlin_in_0_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_9_ (
	.padio(vpdin[9]),
	.combout(G_10),
	.oe(GND)
);
defparam vpdin_in_9_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_8_ (
	.padio(vpdin[8]),
	.combout(G_9),
	.oe(GND)
);
defparam vpdin_in_8_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_7_ (
	.padio(vpdin[7]),
	.combout(G_8),
	.oe(GND)
);
defparam vpdin_in_7_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_6_ (
	.padio(vpdin[6]),
	.combout(G_7),
	.oe(GND)
);
defparam vpdin_in_6_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_5_ (
	.padio(vpdin[5]),
	.combout(G_6),
	.oe(GND)
);
defparam vpdin_in_5_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_4_ (
	.padio(vpdin[4]),
	.combout(G_5),
	.oe(GND)
);
defparam vpdin_in_4_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_3_ (
	.padio(vpdin[3]),
	.combout(G_4),
	.oe(GND)
);
defparam vpdin_in_3_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_2_ (
	.padio(vpdin[2]),
	.combout(G_3),
	.oe(GND)
);
defparam vpdin_in_2_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_1_ (
	.padio(vpdin[1]),
	.combout(G_2),
	.oe(GND)
);
defparam vpdin_in_1_.operation_mode = "input";
// @1:3
  cycloneii_io vpdin_in_0_ (
	.padio(vpdin[0]),
	.combout(G_1),
	.oe(GND)
);
defparam vpdin_in_0_.operation_mode = "input";
// @1:8
  cycloneii_io vpclkout_out_1_ (
	.padio(vpclkout[1]),
	.datain(G_14),
	.oe(VCC)
);
defparam vpclkout_out_1_.operation_mode = "output";
// @1:8
  cycloneii_io vpclkout_out_0_ (
	.padio(vpclkout[0]),
	.datain(G_13),
	.oe(VCC)
);
defparam vpclkout_out_0_.operation_mode = "output";
// @1:6
  cycloneii_io vpctlout_out_1_ (
	.padio(vpctlout[1]),
	.datain(G_12),
	.oe(VCC)
);
defparam vpctlout_out_1_.operation_mode = "output";
// @1:6
  cycloneii_io vpctlout_out_0_ (
	.padio(vpctlout[0]),
	.datain(G_11),
	.oe(VCC)
);
defparam vpctlout_out_0_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_9_ (
	.padio(vpdout[9]),
	.datain(G_10),
	.oe(VCC)
);
defparam vpdout_out_9_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_8_ (
	.padio(vpdout[8]),
	.datain(G_9),
	.oe(VCC)
);
defparam vpdout_out_8_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_7_ (
	.padio(vpdout[7]),
	.datain(G_8),
	.oe(VCC)
);
defparam vpdout_out_7_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_6_ (
	.padio(vpdout[6]),
	.datain(G_7),
	.oe(VCC)
);
defparam vpdout_out_6_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_5_ (
	.padio(vpdout[5]),
	.datain(G_6),
	.oe(VCC)
);
defparam vpdout_out_5_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_4_ (
	.padio(vpdout[4]),
	.datain(G_5),
	.oe(VCC)
);
defparam vpdout_out_4_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_3_ (
	.padio(vpdout[3]),
	.datain(G_4),
	.oe(VCC)
);
defparam vpdout_out_3_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_2_ (
	.padio(vpdout[2]),
	.datain(G_3),
	.oe(VCC)
);
defparam vpdout_out_2_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_1_ (
	.padio(vpdout[1]),
	.datain(G_2),
	.oe(VCC)
);
defparam vpdout_out_1_.operation_mode = "output";
// @1:4
  cycloneii_io vpdout_out_0_ (
	.padio(vpdout[0]),
	.datain(G_1),
	.oe(VCC)
);
defparam vpdout_out_0_.operation_mode = "output";
assign vpctlout[2] = GND;
endmodule /* FPGA */

