<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="E:/University/GrandFinale/Project/riscv_fpga - Copy/RISCV_Demo/RISCV_Demo.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="69981ff6a57e4bc1b201398bcd447076"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="Test_Processor"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPCachePermission" Val="disable"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/RISCV_Demo.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/RISCV_Demo.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="17"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="4"/>
    <Option Name="WTModelSimExportSim" Val="4"/>
    <Option Name="WTQuestaExportSim" Val="4"/>
    <Option Name="WTIesExportSim" Val="4"/>
    <Option Name="WTVcsExportSim" Val="4"/>
    <Option Name="WTRivieraExportSim" Val="4"/>
    <Option Name="WTActivehdlExportSim" Val="4"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/new/Write_FIFO.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Nimashani/Final_Year_Project/Integrate_RISC/Integrate_RISC.srcs/sources_1/new/Write_FIFO.v"/>
          <Attr Name="ImportTime" Val="1490940975"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/REG_ARRAY.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/FIFO.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/2-1_MUX_32bit.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/CONTROLER_EXSTAGE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/32bitEXTENDER.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Stream_Buffer_Single_Control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/LRU.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/CONTROLER_IDSTAGE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/COMPARATOR.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/ALU.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/FIFO_FWFT.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Stream_Buffer.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Victim_Cache.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Refill_Control_D.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Replacement_Unit.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Memory.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Multiplexer.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/IDSTAGE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Refill_Control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Data_From_L2_Buffer_Control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Stream_Buffer_Control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Fetch_Queue.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/FEEDBACK_CONTROLE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/EXSTAGE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/OneHot_to_Arith.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Ins_Cache.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/Data_Cache.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/imports/new/PIPELINE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/sources_1/new/RISCV_PROCESSOR.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/Memory_Interface_v1_0_M00_AXI.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Nimashani/Final_Year_Project/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/imports/hdl/Memory_Interface_v1_0_M00_AXI.v"/>
          <Attr Name="ImportTime" Val="1490976669"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/RISCV_Proc_AXI.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Nimashani/Final_Year_Project/RISCV_PROCESSOR/RISCV_PROCESSOR.srcs/sources_1/new/RISCV_Proc_AXI.v"/>
          <Attr Name="ImportTime" Val="1490961494"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Integrated/Integrated.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Nimashani/Final_Year_Project/Integrate_RISC/Integrate_RISC.srcs/sources_1/bd/Integrated/Integrated.bd"/>
          <Attr Name="ImportTime" Val="1490977039"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_Write_FIFO_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_Write_FIFO_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_Write_FIFO_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_Write_FIFO_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_Write_FIFO_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="synth/Integrated_Write_FIFO_0_0.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_Write_FIFO_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="sim/Integrated_Write_FIFO_0_0.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_RISCV_Proc_AXI_1_0.xml"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_RISCV_Proc_AXI_1_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_RISCV_Proc_AXI_1_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_RISCV_Proc_AXI_1_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_RISCV_Proc_AXI_1_0.dcp"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="sim/Integrated_RISCV_Proc_AXI_1_0.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_RISCV_Proc_AXI_1_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="synth/Integrated_RISCV_Proc_AXI_1_0.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_axi_bram_ctrl_0_0/Integrated_axi_bram_ctrl_0_0.xci">
          <Proxy FileSetName="Integrated_axi_bram_ctrl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_axi_gpio_0_0/Integrated_axi_gpio_0_0.xci">
          <Proxy FileSetName="Integrated_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_axi_interconnect_0_0/Integrated_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_processing_system7_0_1/Integrated_processing_system7_0_1.xci">
          <Proxy FileSetName="Integrated_processing_system7_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_axi_bram_ctrl_0_1/Integrated_axi_bram_ctrl_0_1.xci">
          <Proxy FileSetName="Integrated_axi_bram_ctrl_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_Write_FIFO_0_0/Integrated_Write_FIFO_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_proc_sys_reset_0_0/Integrated_proc_sys_reset_0_0.xci">
          <Proxy FileSetName="Integrated_proc_sys_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_blk_mem_gen_1_0/Integrated_blk_mem_gen_1_0.xci">
          <Proxy FileSetName="Integrated_blk_mem_gen_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_axi_interconnect_1_0/Integrated_axi_interconnect_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_axi_bram_ctrl_1_0/Integrated_axi_bram_ctrl_1_0.xci">
          <Proxy FileSetName="Integrated_axi_bram_ctrl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_blk_mem_gen_0_0/Integrated_blk_mem_gen_0_0.xci">
          <Proxy FileSetName="Integrated_blk_mem_gen_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="Integrated.bmm"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="hdl/Integrated.v"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_auto_pc_1/Integrated_auto_pc_1.xci">
          <Proxy FileSetName="Integrated_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_auto_pc_0/Integrated_auto_pc_0.xci">
          <Proxy FileSetName="Integrated_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_xbar_1/Integrated_xbar_1.xci">
          <Proxy FileSetName="Integrated_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_xbar_0/Integrated_xbar_0.xci">
          <Proxy FileSetName="Integrated_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="ip/Integrated_RISCV_Proc_AXI_1_0/Integrated_RISCV_Proc_AXI_1_0.xci">
          <Proxy FileSetName="Integrated_RISCV_Proc_AXI_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="hdl/Integrated.hwdef"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="hw_handoff/Integrated_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="Integrated.bd" FileRelPathName="hw_handoff/Integrated.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Integrated/hdl/Integrated_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Integrated_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="RISCV_Proc_AXI"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/imports/new/RISCV_Proc_AXI.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_RISCV_Proc_AXI_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_RISCV_Proc_AXI_1_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_RISCV_Proc_AXI_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Test_Processor" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/Test_Processor">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../Integrated/Integrated/Integrated.srcs/TEST_RISCV_PROCESSOR/new/TEST_RISCV_PROCESSOR.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/Test_RISCV_PROCESSOR_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Test_RISCV_PROCESSOR"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/Test_RISCV_PROCESSOR_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_processing_system7_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_processing_system7_0_1">
      <Config>
        <Option Name="TopModule" Val="Integrated_processing_system7_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_axi_bram_ctrl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_axi_bram_ctrl_0_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_axi_bram_ctrl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_blk_mem_gen_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_blk_mem_gen_0_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_blk_mem_gen_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_axi_bram_ctrl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_axi_bram_ctrl_1_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_axi_bram_ctrl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_proc_sys_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_proc_sys_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_proc_sys_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_axi_bram_ctrl_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_axi_bram_ctrl_0_1">
      <Config>
        <Option Name="TopModule" Val="Integrated_axi_bram_ctrl_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_blk_mem_gen_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_blk_mem_gen_1_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_blk_mem_gen_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_xbar_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_xbar_1">
      <Config>
        <Option Name="TopModule" Val="Integrated_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="Integrated_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Integrated_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Integrated_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="Integrated_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="RepFanoutThreshold">400</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_RISCV_Proc_AXI_1_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_RISCV_Proc_AXI_1_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_RISCV_Proc_AXI_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_RISCV_Proc_AXI_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_processing_system7_0_1_synth_1" Type="Ft3:Synth" SrcSet="Integrated_processing_system7_0_1" Part="xc7z020clg484-1" ConstrsSet="Integrated_processing_system7_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_processing_system7_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_axi_gpio_0_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_gpio_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_axi_gpio_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_bram_ctrl_0_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_axi_bram_ctrl_0_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_bram_ctrl_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_axi_bram_ctrl_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_blk_mem_gen_0_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_blk_mem_gen_0_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_blk_mem_gen_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_blk_mem_gen_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_bram_ctrl_1_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_axi_bram_ctrl_1_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_bram_ctrl_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_axi_bram_ctrl_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_proc_sys_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_proc_sys_reset_0_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_proc_sys_reset_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_proc_sys_reset_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_bram_ctrl_0_1_synth_1" Type="Ft3:Synth" SrcSet="Integrated_axi_bram_ctrl_0_1" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_bram_ctrl_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_axi_bram_ctrl_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_blk_mem_gen_1_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_blk_mem_gen_1_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_blk_mem_gen_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_blk_mem_gen_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_xbar_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="Integrated_xbar_1" Part="xc7z020clg484-1" ConstrsSet="Integrated_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="Integrated_auto_pc_0" Part="xc7z020clg484-1" ConstrsSet="Integrated_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="Integrated_auto_pc_1" Part="xc7z020clg484-1" ConstrsSet="Integrated_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Integrated_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_RISCV_Proc_AXI_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_RISCV_Proc_AXI_1_0" Description="Default settings for Implementation." SynthRun="Integrated_RISCV_Proc_AXI_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_processing_system7_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_processing_system7_0_1" Description="Default settings for Implementation." SynthRun="Integrated_processing_system7_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_gpio_0_0" Description="Default settings for Implementation." SynthRun="Integrated_axi_gpio_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_bram_ctrl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_bram_ctrl_0_0" Description="Default settings for Implementation." SynthRun="Integrated_axi_bram_ctrl_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_blk_mem_gen_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_blk_mem_gen_0_0" Description="Default settings for Implementation." SynthRun="Integrated_blk_mem_gen_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_bram_ctrl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_bram_ctrl_1_0" Description="Default settings for Implementation." SynthRun="Integrated_axi_bram_ctrl_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_proc_sys_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_proc_sys_reset_0_0" Description="Default settings for Implementation." SynthRun="Integrated_proc_sys_reset_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_axi_bram_ctrl_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_axi_bram_ctrl_0_1" Description="Default settings for Implementation." SynthRun="Integrated_axi_bram_ctrl_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_blk_mem_gen_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_blk_mem_gen_1_0" Description="Default settings for Implementation." SynthRun="Integrated_blk_mem_gen_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_xbar_0" Description="Default settings for Implementation." SynthRun="Integrated_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_xbar_1" Description="Default settings for Implementation." SynthRun="Integrated_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_auto_pc_0" Description="Default settings for Implementation." SynthRun="Integrated_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Integrated_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Integrated_auto_pc_1" Description="Default settings for Implementation." SynthRun="Integrated_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
