
Pre-schedule statistics


Total nodes: 60

Node class;Type;Length;Num
NodeAccumulator;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeAnd;{HWOffsetFix:1, 0, UNSIGNED};0;5
NodeCat;{HWRawBits:40};0;1
NodeCat;{HWRawBits:48};0;1
NodeCat;{HWRawBits:63};0;1
NodeCat;{HWRawBits:64};0;1
NodeConstantDouble;HWUntypedConst;0;4
NodeConstantRawBits;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeConstantRawBits;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;2
NodeConstantRawBits;{HWOffsetFix:32, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:49, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:8, 0, UNSIGNED};0;1
NodeConstantRawBits;{HWRawBits:15};0;1
NodeConstantRawBits;{HWRawBits:32};0;1
NodeConstantRawBits;{HWRawBits:8};0;1
NodeCounterV1;{HWOffsetFix:32, 0, UNSIGNED};0;1
NodeCounterV1;{HWOffsetFix:48, 0, UNSIGNED};0;2
NodeCounterV1;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeEq;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeEvalStreamOffset;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeHold;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeInputMappedReg;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:48, 0, UNSIGNED};0;1
NodeMul;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeNot;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeReinterpret;{HWRawBits:1};0;1
NodeReinterpret;{HWRawBits:8};0;1
NodeStateMachine;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeStateMachine;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeStateMachine;{HWOffsetFix:64, 0, UNSIGNED};0;1
NodeStreamOffset;{HWOffsetFix:1, 0, UNSIGNED};0;9
NodeStreamOffset;{HWOffsetFix:48, 0, UNSIGNED};0;1

Post-schedule statistics (pass 1)


Total nodes: 60

Node class;Type;Length;Num
NodeAccumulator;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeAnd;{HWOffsetFix:1, 0, UNSIGNED};0;5
NodeCat;{HWRawBits:40};0;1
NodeCat;{HWRawBits:48};0;1
NodeCat;{HWRawBits:63};0;1
NodeCat;{HWRawBits:64};0;1
NodeConstantDouble;HWUntypedConst;0;4
NodeConstantRawBits;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeConstantRawBits;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;2
NodeConstantRawBits;{HWOffsetFix:32, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:49, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:8, 0, UNSIGNED};0;1
NodeConstantRawBits;{HWRawBits:15};0;1
NodeConstantRawBits;{HWRawBits:32};0;1
NodeConstantRawBits;{HWRawBits:8};0;1
NodeCounterV1;{HWOffsetFix:32, 0, UNSIGNED};0;1
NodeCounterV1;{HWOffsetFix:48, 0, UNSIGNED};0;2
NodeCounterV1;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeEq;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeEvalStreamOffset;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeHold;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeInputMappedReg;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:48, 0, UNSIGNED};0;1
NodeMul;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeNot;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeReinterpret;{HWRawBits:1};0;1
NodeReinterpret;{HWRawBits:8};0;1
NodeStateMachine;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeStateMachine;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeStateMachine;{HWOffsetFix:64, 0, UNSIGNED};0;1
NodeStreamOffset;{HWOffsetFix:1, 0, UNSIGNED};0;9
NodeStreamOffset;{HWOffsetFix:48, 0, UNSIGNED};0;1

Post-schedule statistics (pass 2)


Total nodes: 77

Node class;Type;Length;Num
NodeAccumulator;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeAnd;{HWOffsetFix:1, 0, UNSIGNED};0;5
NodeCat;{HWRawBits:40};0;1
NodeCat;{HWRawBits:48};0;1
NodeCat;{HWRawBits:63};0;1
NodeCat;{HWRawBits:64};0;1
NodeConstantDouble;HWUntypedConst;0;4
NodeConstantRawBits;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeConstantRawBits;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;2
NodeConstantRawBits;{HWOffsetFix:32, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:49, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:8, 0, UNSIGNED};0;1
NodeConstantRawBits;{HWRawBits:15};0;1
NodeConstantRawBits;{HWRawBits:32};0;1
NodeConstantRawBits;{HWRawBits:8};0;1
NodeCounterV1;{HWOffsetFix:32, 0, UNSIGNED};0;1
NodeCounterV1;{HWOffsetFix:48, 0, UNSIGNED};0;2
NodeCounterV1;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeEq;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeEvalStreamOffset;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};1;8
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};2;5
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};4;1
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};5;2
NodeFIFO;{HWRawBits:1};1;1
NodeHold;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeInputMappedReg;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:48, 0, UNSIGNED};0;1
NodeMul;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeNot;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeReinterpret;{HWRawBits:1};0;1
NodeReinterpret;{HWRawBits:8};0;1
NodeStateMachine;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeStateMachine;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeStateMachine;{HWOffsetFix:64, 0, UNSIGNED};0;1
NodeStreamOffset;{HWOffsetFix:1, 0, UNSIGNED};0;9
NodeStreamOffset;{HWOffsetFix:48, 0, UNSIGNED};0;1

Final statistics


Total nodes: 75

Node class;Type;Length;Num
NodeAccumulator;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeAnd;{HWOffsetFix:1, 0, UNSIGNED};0;5
NodeCat;{HWRawBits:40};0;1
NodeCat;{HWRawBits:48};0;1
NodeCat;{HWRawBits:63};0;1
NodeCat;{HWRawBits:64};0;1
NodeConstantDouble;HWUntypedConst;0;4
NodeConstantRawBits;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeConstantRawBits;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;2
NodeConstantRawBits;{HWOffsetFix:32, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:49, 0, UNSIGNED};0;2
NodeConstantRawBits;{HWOffsetFix:8, 0, UNSIGNED};0;1
NodeConstantRawBits;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeConstantRawBits;{HWRawBits:15};0;1
NodeConstantRawBits;{HWRawBits:32};0;1
NodeConstantRawBits;{HWRawBits:8};0;1
NodeCounterV1;{HWOffsetFix:32, 0, UNSIGNED};0;1
NodeCounterV1;{HWOffsetFix:48, 0, UNSIGNED};0;2
NodeCounterV1;{HWOffsetFix:9, 0, UNSIGNED};0;1
NodeEq;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};1;11
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};2;2
NodeFIFO;{HWOffsetFix:1, 0, UNSIGNED};5;1
NodeFIFO;{HWRawBits:1};1;1
NodeHold;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeInputMappedReg;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeInputMappedReg;{HWOffsetFix:48, 0, UNSIGNED};0;1
NodeMul;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeNot;{HWOffsetFix:1, 0, UNSIGNED};0;2
NodeReinterpret;{HWRawBits:1};0;1
NodeReinterpret;{HWRawBits:8};0;1
NodeStateMachine;{HWOffsetFix:1, 0, UNSIGNED};0;3
NodeStateMachine;{HWOffsetFix:32, 0, TWOSCOMPLEMENT};0;1
NodeStateMachine;{HWOffsetFix:64, 0, UNSIGNED};0;1
NodeStreamOffset;{HWOffsetFix:1, 0, UNSIGNED};0;9
NodeStreamOffset;{HWOffsetFix:48, 0, UNSIGNED};0;1
