$comment
	File created using the following command:
		vcd file ArchivoRegistros.msim.vcd -direction
$end
$date
	Wed May 10 15:01:41 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module miqrobio_vhd_vec_tst $end
$var wire 1 ! ALU_t [7] $end
$var wire 1 " ALU_t [6] $end
$var wire 1 # ALU_t [5] $end
$var wire 1 $ ALU_t [4] $end
$var wire 1 % ALU_t [3] $end
$var wire 1 & ALU_t [2] $end
$var wire 1 ' ALU_t [1] $end
$var wire 1 ( ALU_t [0] $end
$var wire 1 ) Ax_t [7] $end
$var wire 1 * Ax_t [6] $end
$var wire 1 + Ax_t [5] $end
$var wire 1 , Ax_t [4] $end
$var wire 1 - Ax_t [3] $end
$var wire 1 . Ax_t [2] $end
$var wire 1 / Ax_t [1] $end
$var wire 1 0 Ax_t [0] $end
$var wire 1 1 Bus_t [7] $end
$var wire 1 2 Bus_t [6] $end
$var wire 1 3 Bus_t [5] $end
$var wire 1 4 Bus_t [4] $end
$var wire 1 5 Bus_t [3] $end
$var wire 1 6 Bus_t [2] $end
$var wire 1 7 Bus_t [1] $end
$var wire 1 8 Bus_t [0] $end
$var wire 1 9 Bx_t [7] $end
$var wire 1 : Bx_t [6] $end
$var wire 1 ; Bx_t [5] $end
$var wire 1 < Bx_t [4] $end
$var wire 1 = Bx_t [3] $end
$var wire 1 > Bx_t [2] $end
$var wire 1 ? Bx_t [1] $end
$var wire 1 @ Bx_t [0] $end
$var wire 1 A Cmd [2] $end
$var wire 1 B Cmd [1] $end
$var wire 1 C Cmd [0] $end
$var wire 1 D Cx_t [7] $end
$var wire 1 E Cx_t [6] $end
$var wire 1 F Cx_t [5] $end
$var wire 1 G Cx_t [4] $end
$var wire 1 H Cx_t [3] $end
$var wire 1 I Cx_t [2] $end
$var wire 1 J Cx_t [1] $end
$var wire 1 K Cx_t [0] $end
$var wire 1 L DST_t [7] $end
$var wire 1 M DST_t [6] $end
$var wire 1 N DST_t [5] $end
$var wire 1 O DST_t [4] $end
$var wire 1 P DST_t [3] $end
$var wire 1 Q DST_t [2] $end
$var wire 1 R DST_t [1] $end
$var wire 1 S DST_t [0] $end
$var wire 1 T DST_UC [4] $end
$var wire 1 U DST_UC [3] $end
$var wire 1 V DST_UC [2] $end
$var wire 1 W DST_UC [1] $end
$var wire 1 X DST_UC [0] $end
$var wire 1 Y Enable_t $end
$var wire 1 Z Fx [7] $end
$var wire 1 [ Fx [6] $end
$var wire 1 \ Fx [5] $end
$var wire 1 ] Fx [4] $end
$var wire 1 ^ Fx [3] $end
$var wire 1 _ Fx [2] $end
$var wire 1 ` Fx [1] $end
$var wire 1 a Fx [0] $end
$var wire 1 b IR [7] $end
$var wire 1 c IR [6] $end
$var wire 1 d IR [5] $end
$var wire 1 e IR [4] $end
$var wire 1 f IR [3] $end
$var wire 1 g IR [2] $end
$var wire 1 h IR [1] $end
$var wire 1 i IR [0] $end
$var wire 1 j MAR [7] $end
$var wire 1 k MAR [6] $end
$var wire 1 l MAR [5] $end
$var wire 1 m MAR [4] $end
$var wire 1 n MAR [3] $end
$var wire 1 o MAR [2] $end
$var wire 1 p MAR [1] $end
$var wire 1 q MAR [0] $end
$var wire 1 r MDR [7] $end
$var wire 1 s MDR [6] $end
$var wire 1 t MDR [5] $end
$var wire 1 u MDR [4] $end
$var wire 1 v MDR [3] $end
$var wire 1 w MDR [2] $end
$var wire 1 x MDR [1] $end
$var wire 1 y MDR [0] $end
$var wire 1 z PC [7] $end
$var wire 1 { PC [6] $end
$var wire 1 | PC [5] $end
$var wire 1 } PC [4] $end
$var wire 1 ~ PC [3] $end
$var wire 1 !! PC [2] $end
$var wire 1 "! PC [1] $end
$var wire 1 #! PC [0] $end
$var wire 1 $! r_t [7] $end
$var wire 1 %! r_t [6] $end
$var wire 1 &! r_t [5] $end
$var wire 1 '! r_t [4] $end
$var wire 1 (! r_t [3] $end
$var wire 1 )! r_t [2] $end
$var wire 1 *! r_t [1] $end
$var wire 1 +! r_t [0] $end
$var wire 1 ,! Reloj $end
$var wire 1 -! Reset $end
$var wire 1 .! SelBus_t [4] $end
$var wire 1 /! SelBus_t [3] $end
$var wire 1 0! SelBus_t [2] $end
$var wire 1 1! SelBus_t [1] $end
$var wire 1 2! SelBus_t [0] $end
$var wire 1 3! SelDST $end
$var wire 1 4! SelMAR $end
$var wire 1 5! SelMDR $end
$var wire 1 6! SelSRC $end
$var wire 1 7! SRC_t [7] $end
$var wire 1 8! SRC_t [6] $end
$var wire 1 9! SRC_t [5] $end
$var wire 1 :! SRC_t [4] $end
$var wire 1 ;! SRC_t [3] $end
$var wire 1 <! SRC_t [2] $end
$var wire 1 =! SRC_t [1] $end
$var wire 1 >! SRC_t [0] $end
$var wire 1 ?! SRC_UC [4] $end
$var wire 1 @! SRC_UC [3] $end
$var wire 1 A! SRC_UC [2] $end
$var wire 1 B! SRC_UC [1] $end
$var wire 1 C! SRC_UC [0] $end
$var wire 1 D! Write_En $end
$var wire 1 E! x_t [7] $end
$var wire 1 F! x_t [6] $end
$var wire 1 G! x_t [5] $end
$var wire 1 H! x_t [4] $end
$var wire 1 I! x_t [3] $end
$var wire 1 J! x_t [2] $end
$var wire 1 K! x_t [1] $end
$var wire 1 L! x_t [0] $end
$var wire 1 M! y_t [7] $end
$var wire 1 N! y_t [6] $end
$var wire 1 O! y_t [5] $end
$var wire 1 P! y_t [4] $end
$var wire 1 Q! y_t [3] $end
$var wire 1 R! y_t [2] $end
$var wire 1 S! y_t [1] $end
$var wire 1 T! y_t [0] $end

$scope module i1 $end
$var wire 1 U! gnd $end
$var wire 1 V! vcc $end
$var wire 1 W! unknown $end
$var wire 1 X! devoe $end
$var wire 1 Y! devclrn $end
$var wire 1 Z! devpor $end
$var wire 1 [! ww_devoe $end
$var wire 1 \! ww_devclrn $end
$var wire 1 ]! ww_devpor $end
$var wire 1 ^! ww_ALU_t [7] $end
$var wire 1 _! ww_ALU_t [6] $end
$var wire 1 `! ww_ALU_t [5] $end
$var wire 1 a! ww_ALU_t [4] $end
$var wire 1 b! ww_ALU_t [3] $end
$var wire 1 c! ww_ALU_t [2] $end
$var wire 1 d! ww_ALU_t [1] $end
$var wire 1 e! ww_ALU_t [0] $end
$var wire 1 f! ww_Reloj $end
$var wire 1 g! ww_Reset $end
$var wire 1 h! ww_SelDST $end
$var wire 1 i! ww_SelSRC $end
$var wire 1 j! ww_SelMAR $end
$var wire 1 k! ww_SelMDR $end
$var wire 1 l! ww_Enable_t $end
$var wire 1 m! ww_Cmd [2] $end
$var wire 1 n! ww_Cmd [1] $end
$var wire 1 o! ww_Cmd [0] $end
$var wire 1 p! ww_Write_En $end
$var wire 1 q! ww_DST_UC [4] $end
$var wire 1 r! ww_DST_UC [3] $end
$var wire 1 s! ww_DST_UC [2] $end
$var wire 1 t! ww_DST_UC [1] $end
$var wire 1 u! ww_DST_UC [0] $end
$var wire 1 v! ww_Fx [7] $end
$var wire 1 w! ww_Fx [6] $end
$var wire 1 x! ww_Fx [5] $end
$var wire 1 y! ww_Fx [4] $end
$var wire 1 z! ww_Fx [3] $end
$var wire 1 {! ww_Fx [2] $end
$var wire 1 |! ww_Fx [1] $end
$var wire 1 }! ww_Fx [0] $end
$var wire 1 ~! ww_SRC_UC [4] $end
$var wire 1 !" ww_SRC_UC [3] $end
$var wire 1 "" ww_SRC_UC [2] $end
$var wire 1 #" ww_SRC_UC [1] $end
$var wire 1 $" ww_SRC_UC [0] $end
$var wire 1 %" ww_Ax_t [7] $end
$var wire 1 &" ww_Ax_t [6] $end
$var wire 1 '" ww_Ax_t [5] $end
$var wire 1 (" ww_Ax_t [4] $end
$var wire 1 )" ww_Ax_t [3] $end
$var wire 1 *" ww_Ax_t [2] $end
$var wire 1 +" ww_Ax_t [1] $end
$var wire 1 ," ww_Ax_t [0] $end
$var wire 1 -" ww_Bus_t [7] $end
$var wire 1 ." ww_Bus_t [6] $end
$var wire 1 /" ww_Bus_t [5] $end
$var wire 1 0" ww_Bus_t [4] $end
$var wire 1 1" ww_Bus_t [3] $end
$var wire 1 2" ww_Bus_t [2] $end
$var wire 1 3" ww_Bus_t [1] $end
$var wire 1 4" ww_Bus_t [0] $end
$var wire 1 5" ww_Bx_t [7] $end
$var wire 1 6" ww_Bx_t [6] $end
$var wire 1 7" ww_Bx_t [5] $end
$var wire 1 8" ww_Bx_t [4] $end
$var wire 1 9" ww_Bx_t [3] $end
$var wire 1 :" ww_Bx_t [2] $end
$var wire 1 ;" ww_Bx_t [1] $end
$var wire 1 <" ww_Bx_t [0] $end
$var wire 1 =" ww_Cx_t [7] $end
$var wire 1 >" ww_Cx_t [6] $end
$var wire 1 ?" ww_Cx_t [5] $end
$var wire 1 @" ww_Cx_t [4] $end
$var wire 1 A" ww_Cx_t [3] $end
$var wire 1 B" ww_Cx_t [2] $end
$var wire 1 C" ww_Cx_t [1] $end
$var wire 1 D" ww_Cx_t [0] $end
$var wire 1 E" ww_DST_t [7] $end
$var wire 1 F" ww_DST_t [6] $end
$var wire 1 G" ww_DST_t [5] $end
$var wire 1 H" ww_DST_t [4] $end
$var wire 1 I" ww_DST_t [3] $end
$var wire 1 J" ww_DST_t [2] $end
$var wire 1 K" ww_DST_t [1] $end
$var wire 1 L" ww_DST_t [0] $end
$var wire 1 M" ww_IR [7] $end
$var wire 1 N" ww_IR [6] $end
$var wire 1 O" ww_IR [5] $end
$var wire 1 P" ww_IR [4] $end
$var wire 1 Q" ww_IR [3] $end
$var wire 1 R" ww_IR [2] $end
$var wire 1 S" ww_IR [1] $end
$var wire 1 T" ww_IR [0] $end
$var wire 1 U" ww_MAR [7] $end
$var wire 1 V" ww_MAR [6] $end
$var wire 1 W" ww_MAR [5] $end
$var wire 1 X" ww_MAR [4] $end
$var wire 1 Y" ww_MAR [3] $end
$var wire 1 Z" ww_MAR [2] $end
$var wire 1 [" ww_MAR [1] $end
$var wire 1 \" ww_MAR [0] $end
$var wire 1 ]" ww_MDR [7] $end
$var wire 1 ^" ww_MDR [6] $end
$var wire 1 _" ww_MDR [5] $end
$var wire 1 `" ww_MDR [4] $end
$var wire 1 a" ww_MDR [3] $end
$var wire 1 b" ww_MDR [2] $end
$var wire 1 c" ww_MDR [1] $end
$var wire 1 d" ww_MDR [0] $end
$var wire 1 e" ww_PC [7] $end
$var wire 1 f" ww_PC [6] $end
$var wire 1 g" ww_PC [5] $end
$var wire 1 h" ww_PC [4] $end
$var wire 1 i" ww_PC [3] $end
$var wire 1 j" ww_PC [2] $end
$var wire 1 k" ww_PC [1] $end
$var wire 1 l" ww_PC [0] $end
$var wire 1 m" ww_r_t [7] $end
$var wire 1 n" ww_r_t [6] $end
$var wire 1 o" ww_r_t [5] $end
$var wire 1 p" ww_r_t [4] $end
$var wire 1 q" ww_r_t [3] $end
$var wire 1 r" ww_r_t [2] $end
$var wire 1 s" ww_r_t [1] $end
$var wire 1 t" ww_r_t [0] $end
$var wire 1 u" ww_SelBus_t [4] $end
$var wire 1 v" ww_SelBus_t [3] $end
$var wire 1 w" ww_SelBus_t [2] $end
$var wire 1 x" ww_SelBus_t [1] $end
$var wire 1 y" ww_SelBus_t [0] $end
$var wire 1 z" ww_SRC_t [7] $end
$var wire 1 {" ww_SRC_t [6] $end
$var wire 1 |" ww_SRC_t [5] $end
$var wire 1 }" ww_SRC_t [4] $end
$var wire 1 ~" ww_SRC_t [3] $end
$var wire 1 !# ww_SRC_t [2] $end
$var wire 1 "# ww_SRC_t [1] $end
$var wire 1 ## ww_SRC_t [0] $end
$var wire 1 $# ww_x_t [7] $end
$var wire 1 %# ww_x_t [6] $end
$var wire 1 &# ww_x_t [5] $end
$var wire 1 '# ww_x_t [4] $end
$var wire 1 (# ww_x_t [3] $end
$var wire 1 )# ww_x_t [2] $end
$var wire 1 *# ww_x_t [1] $end
$var wire 1 +# ww_x_t [0] $end
$var wire 1 ,# ww_y_t [7] $end
$var wire 1 -# ww_y_t [6] $end
$var wire 1 .# ww_y_t [5] $end
$var wire 1 /# ww_y_t [4] $end
$var wire 1 0# ww_y_t [3] $end
$var wire 1 1# ww_y_t [2] $end
$var wire 1 2# ww_y_t [1] $end
$var wire 1 3# ww_y_t [0] $end
$var wire 1 4# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 5# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 6# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 7# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 8# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 9# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 :# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 ;# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 <# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 =# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 ># \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 ?# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 @# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 A# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 B# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 C# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 D# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 E# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 F# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 G# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 H# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 I# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 J# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 K# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 L# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 M# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 N# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 O# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 P# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 Q# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 R# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 S# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 T# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 U# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 V# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 W# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 X# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 Y# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 Z# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 [# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 \# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 ]# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 ^# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 _# \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 `# \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 a# \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 b# \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 c# \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 d# \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 e# \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 f# \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 g# \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 h# \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 i# \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 j# \Reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 k# \Reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 l# \Reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 m# \Reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 n# \Reloj~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 o# \Reloj~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 p# \Reloj~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 q# \Reloj~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 r# \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 s# \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 t# \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 u# \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 v# \ALU_t[7]~output_o\ $end
$var wire 1 w# \ALU_t[6]~output_o\ $end
$var wire 1 x# \ALU_t[5]~output_o\ $end
$var wire 1 y# \ALU_t[4]~output_o\ $end
$var wire 1 z# \ALU_t[3]~output_o\ $end
$var wire 1 {# \ALU_t[2]~output_o\ $end
$var wire 1 |# \ALU_t[1]~output_o\ $end
$var wire 1 }# \ALU_t[0]~output_o\ $end
$var wire 1 ~# \Ax_t[7]~output_o\ $end
$var wire 1 !$ \Ax_t[6]~output_o\ $end
$var wire 1 "$ \Ax_t[5]~output_o\ $end
$var wire 1 #$ \Ax_t[4]~output_o\ $end
$var wire 1 $$ \Ax_t[3]~output_o\ $end
$var wire 1 %$ \Ax_t[2]~output_o\ $end
$var wire 1 &$ \Ax_t[1]~output_o\ $end
$var wire 1 '$ \Ax_t[0]~output_o\ $end
$var wire 1 ($ \Bus_t[7]~output_o\ $end
$var wire 1 )$ \Bus_t[6]~output_o\ $end
$var wire 1 *$ \Bus_t[5]~output_o\ $end
$var wire 1 +$ \Bus_t[4]~output_o\ $end
$var wire 1 ,$ \Bus_t[3]~output_o\ $end
$var wire 1 -$ \Bus_t[2]~output_o\ $end
$var wire 1 .$ \Bus_t[1]~output_o\ $end
$var wire 1 /$ \Bus_t[0]~output_o\ $end
$var wire 1 0$ \Bx_t[7]~output_o\ $end
$var wire 1 1$ \Bx_t[6]~output_o\ $end
$var wire 1 2$ \Bx_t[5]~output_o\ $end
$var wire 1 3$ \Bx_t[4]~output_o\ $end
$var wire 1 4$ \Bx_t[3]~output_o\ $end
$var wire 1 5$ \Bx_t[2]~output_o\ $end
$var wire 1 6$ \Bx_t[1]~output_o\ $end
$var wire 1 7$ \Bx_t[0]~output_o\ $end
$var wire 1 8$ \Cx_t[7]~output_o\ $end
$var wire 1 9$ \Cx_t[6]~output_o\ $end
$var wire 1 :$ \Cx_t[5]~output_o\ $end
$var wire 1 ;$ \Cx_t[4]~output_o\ $end
$var wire 1 <$ \Cx_t[3]~output_o\ $end
$var wire 1 =$ \Cx_t[2]~output_o\ $end
$var wire 1 >$ \Cx_t[1]~output_o\ $end
$var wire 1 ?$ \Cx_t[0]~output_o\ $end
$var wire 1 @$ \DST_t[7]~output_o\ $end
$var wire 1 A$ \DST_t[6]~output_o\ $end
$var wire 1 B$ \DST_t[5]~output_o\ $end
$var wire 1 C$ \DST_t[4]~output_o\ $end
$var wire 1 D$ \DST_t[3]~output_o\ $end
$var wire 1 E$ \DST_t[2]~output_o\ $end
$var wire 1 F$ \DST_t[1]~output_o\ $end
$var wire 1 G$ \DST_t[0]~output_o\ $end
$var wire 1 H$ \IR[7]~output_o\ $end
$var wire 1 I$ \IR[6]~output_o\ $end
$var wire 1 J$ \IR[5]~output_o\ $end
$var wire 1 K$ \IR[4]~output_o\ $end
$var wire 1 L$ \IR[3]~output_o\ $end
$var wire 1 M$ \IR[2]~output_o\ $end
$var wire 1 N$ \IR[1]~output_o\ $end
$var wire 1 O$ \IR[0]~output_o\ $end
$var wire 1 P$ \MAR[7]~output_o\ $end
$var wire 1 Q$ \MAR[6]~output_o\ $end
$var wire 1 R$ \MAR[5]~output_o\ $end
$var wire 1 S$ \MAR[4]~output_o\ $end
$var wire 1 T$ \MAR[3]~output_o\ $end
$var wire 1 U$ \MAR[2]~output_o\ $end
$var wire 1 V$ \MAR[1]~output_o\ $end
$var wire 1 W$ \MAR[0]~output_o\ $end
$var wire 1 X$ \MDR[7]~output_o\ $end
$var wire 1 Y$ \MDR[6]~output_o\ $end
$var wire 1 Z$ \MDR[5]~output_o\ $end
$var wire 1 [$ \MDR[4]~output_o\ $end
$var wire 1 \$ \MDR[3]~output_o\ $end
$var wire 1 ]$ \MDR[2]~output_o\ $end
$var wire 1 ^$ \MDR[1]~output_o\ $end
$var wire 1 _$ \MDR[0]~output_o\ $end
$var wire 1 `$ \PC[7]~output_o\ $end
$var wire 1 a$ \PC[6]~output_o\ $end
$var wire 1 b$ \PC[5]~output_o\ $end
$var wire 1 c$ \PC[4]~output_o\ $end
$var wire 1 d$ \PC[3]~output_o\ $end
$var wire 1 e$ \PC[2]~output_o\ $end
$var wire 1 f$ \PC[1]~output_o\ $end
$var wire 1 g$ \PC[0]~output_o\ $end
$var wire 1 h$ \r_t[7]~output_o\ $end
$var wire 1 i$ \r_t[6]~output_o\ $end
$var wire 1 j$ \r_t[5]~output_o\ $end
$var wire 1 k$ \r_t[4]~output_o\ $end
$var wire 1 l$ \r_t[3]~output_o\ $end
$var wire 1 m$ \r_t[2]~output_o\ $end
$var wire 1 n$ \r_t[1]~output_o\ $end
$var wire 1 o$ \r_t[0]~output_o\ $end
$var wire 1 p$ \SelBus_t[4]~output_o\ $end
$var wire 1 q$ \SelBus_t[3]~output_o\ $end
$var wire 1 r$ \SelBus_t[2]~output_o\ $end
$var wire 1 s$ \SelBus_t[1]~output_o\ $end
$var wire 1 t$ \SelBus_t[0]~output_o\ $end
$var wire 1 u$ \SRC_t[7]~output_o\ $end
$var wire 1 v$ \SRC_t[6]~output_o\ $end
$var wire 1 w$ \SRC_t[5]~output_o\ $end
$var wire 1 x$ \SRC_t[4]~output_o\ $end
$var wire 1 y$ \SRC_t[3]~output_o\ $end
$var wire 1 z$ \SRC_t[2]~output_o\ $end
$var wire 1 {$ \SRC_t[1]~output_o\ $end
$var wire 1 |$ \SRC_t[0]~output_o\ $end
$var wire 1 }$ \x_t[7]~output_o\ $end
$var wire 1 ~$ \x_t[6]~output_o\ $end
$var wire 1 !% \x_t[5]~output_o\ $end
$var wire 1 "% \x_t[4]~output_o\ $end
$var wire 1 #% \x_t[3]~output_o\ $end
$var wire 1 $% \x_t[2]~output_o\ $end
$var wire 1 %% \x_t[1]~output_o\ $end
$var wire 1 &% \x_t[0]~output_o\ $end
$var wire 1 '% \y_t[7]~output_o\ $end
$var wire 1 (% \y_t[6]~output_o\ $end
$var wire 1 )% \y_t[5]~output_o\ $end
$var wire 1 *% \y_t[4]~output_o\ $end
$var wire 1 +% \y_t[3]~output_o\ $end
$var wire 1 ,% \y_t[2]~output_o\ $end
$var wire 1 -% \y_t[1]~output_o\ $end
$var wire 1 .% \y_t[0]~output_o\ $end
$var wire 1 /% \Reloj~input_o\ $end
$var wire 1 0% \Reloj~inputclkctrl_outclk\ $end
$var wire 1 1% \SRC_UC[2]~input_o\ $end
$var wire 1 2% \SelSRC~input_o\ $end
$var wire 1 3% \SelDST~input_o\ $end
$var wire 1 4% \DST_UC[1]~input_o\ $end
$var wire 1 5% \SRC_UC[0]~input_o\ $end
$var wire 1 6% \Reset~input_o\ $end
$var wire 1 7% \Reset~inputclkctrl_outclk\ $end
$var wire 1 8% \DST_UC[3]~input_o\ $end
$var wire 1 9% \Cmd[2]~input_o\ $end
$var wire 1 :% \Cmd[0]~input_o\ $end
$var wire 1 ;% \DST_UC[0]~input_o\ $end
$var wire 1 <% \DST_UC[2]~input_o\ $end
$var wire 1 =% \inst|SelMUX[2]~1_combout\ $end
$var wire 1 >% \DST_UC[4]~input_o\ $end
$var wire 1 ?% \SelMAR~input_o\ $end
$var wire 1 @% \Cmd[1]~input_o\ $end
$var wire 1 A% \inst|PC|_~3_combout\ $end
$var wire 1 B% \inst|PC|_~2_combout\ $end
$var wire 1 C% \inst|PC|R[5]~7_combout\ $end
$var wire 1 D% \inst|PC|R[6]~0_combout\ $end
$var wire 1 E% \inst|PC|R[5]~12_combout\ $end
$var wire 1 F% \inst|PC|_~1_combout\ $end
$var wire 1 G% \inst|PC|R[1]~28_combout\ $end
$var wire 1 H% \inst|PC|op_1~0_combout\ $end
$var wire 1 I% \inst|PC|op_2~1_cout\ $end
$var wire 1 J% \inst|PC|op_2~2_combout\ $end
$var wire 1 K% \inst|PC|R[7]~2_combout\ $end
$var wire 1 L% \inst|PC|R[1]~29_combout\ $end
$var wire 1 M% \inst|PC|R[1]~30_combout\ $end
$var wire 1 N% \inst|PC|R[1]~31_combout\ $end
$var wire 1 O% \inst|PC|op_2~3\ $end
$var wire 1 P% \inst|PC|op_2~5\ $end
$var wire 1 Q% \inst|PC|op_2~7\ $end
$var wire 1 R% \inst|PC|op_2~9\ $end
$var wire 1 S% \inst|PC|op_2~10_combout\ $end
$var wire 1 T% \inst|PC|R[5]~13_combout\ $end
$var wire 1 U% \inst|PC|op_1~7\ $end
$var wire 1 V% \inst|PC|op_1~8_combout\ $end
$var wire 1 W% \inst|PC|R[5]~14_combout\ $end
$var wire 1 X% \inst|_~29_combout\ $end
$var wire 1 Y% \inst|_~41_combout\ $end
$var wire 1 Z% \inst|Ax|_~1_combout\ $end
$var wire 1 [% \inst|Ax|_~0_combout\ $end
$var wire 1 \% \inst|Ax|R[5]~8_combout\ $end
$var wire 1 ]% \inst|Ax|R[6]~0_combout\ $end
$var wire 1 ^% \inst|Ax|R[1]~28_combout\ $end
$var wire 1 _% \inst|Ax|op_1~0_combout\ $end
$var wire 1 `% \inst|Ax|op_2~1_cout\ $end
$var wire 1 a% \inst|Ax|op_2~2_combout\ $end
$var wire 1 b% \inst|Ax|_~2_combout\ $end
$var wire 1 c% \inst|Ax|R[7]~2_combout\ $end
$var wire 1 d% \inst|Ax|R[1]~29_combout\ $end
$var wire 1 e% \inst|Ax|R[1]~30_combout\ $end
$var wire 1 f% \inst|Ax|R[1]~31_combout\ $end
$var wire 1 g% \inst|Ax|R[0]~32_combout\ $end
$var wire 1 h% \inst|Ax|R[0]~33_combout\ $end
$var wire 1 i% \inst|Ax|_~3_combout\ $end
$var wire 1 j% \SRC_UC[1]~input_o\ $end
$var wire 1 k% \inst|_~30_combout\ $end
$var wire 1 l% \inst|_~31_combout\ $end
$var wire 1 m% \inst|SelBus[1]~0_combout\ $end
$var wire 1 n% \SRC_UC[4]~input_o\ $end
$var wire 1 o% \inst|SelBus[4]~4_combout\ $end
$var wire 1 p% \SRC_UC[3]~input_o\ $end
$var wire 1 q% \inst|SelBus[3]~1_combout\ $end
$var wire 1 r% \inst|_~16_combout\ $end
$var wire 1 s% \inst|_~19_combout\ $end
$var wire 1 t% \inst|alu_y|R[6]~feeder_combout\ $end
$var wire 1 u% \inst|_~26_combout\ $end
$var wire 1 v% \inst|_~27_combout\ $end
$var wire 1 w% \inst|alu_x|R[6]~feeder_combout\ $end
$var wire 1 x% \inst|_~28_combout\ $end
$var wire 1 y% \inst|alu_y|R[5]~feeder_combout\ $end
$var wire 1 z% \inst|alu_x|R[5]~feeder_combout\ $end
$var wire 1 {% \inst|alu_y|R[4]~feeder_combout\ $end
$var wire 1 |% \inst|alu_x|R[3]~feeder_combout\ $end
$var wire 1 }% \inst|alu_y|R[3]~feeder_combout\ $end
$var wire 1 ~% \inst|alu_y|R[1]~feeder_combout\ $end
$var wire 1 !& \inst|alu_x|R[1]~feeder_combout\ $end
$var wire 1 "& \inst|ALU_prueba|R[0]~1\ $end
$var wire 1 #& \inst|ALU_prueba|R[1]~3\ $end
$var wire 1 $& \inst|ALU_prueba|R[2]~5\ $end
$var wire 1 %& \inst|ALU_prueba|R[3]~7\ $end
$var wire 1 && \inst|ALU_prueba|R[4]~9\ $end
$var wire 1 '& \inst|ALU_prueba|R[5]~11\ $end
$var wire 1 (& \inst|ALU_prueba|R[6]~12_combout\ $end
$var wire 1 )& \inst|alu_r|R[6]~feeder_combout\ $end
$var wire 1 *& \Enable_t~input_o\ $end
$var wire 1 +& \inst|BUS[6]~16_combout\ $end
$var wire 1 ,& \inst|IR|R[6]~feeder_combout\ $end
$var wire 1 -& \inst|_~20_combout\ $end
$var wire 1 .& \inst|_~23_combout\ $end
$var wire 1 /& \inst|_~33_combout\ $end
$var wire 1 0& \inst|_~46_combout\ $end
$var wire 1 1& \inst|SI|_~2_combout\ $end
$var wire 1 2& \inst|SI|R[5]~7_combout\ $end
$var wire 1 3& \inst|SI|_~1_combout\ $end
$var wire 1 4& \inst|SI|_~0_combout\ $end
$var wire 1 5& \inst|SI|R[7]~1_combout\ $end
$var wire 1 6& \inst|SI|R[7]~0_combout\ $end
$var wire 1 7& \inst|SI|R[7]~2_combout\ $end
$var wire 1 8& \inst|SI|op_1~7\ $end
$var wire 1 9& \inst|SI|op_1~9\ $end
$var wire 1 :& \inst|SI|op_1~11\ $end
$var wire 1 ;& \inst|SI|op_1~12_combout\ $end
$var wire 1 <& \inst|SI|R[6]~3_combout\ $end
$var wire 1 =& \inst|SI|R[7]~4_combout\ $end
$var wire 1 >& \inst|SI|op_2~5\ $end
$var wire 1 ?& \inst|SI|op_2~7\ $end
$var wire 1 @& \inst|SI|op_2~9\ $end
$var wire 1 A& \inst|SI|op_2~11\ $end
$var wire 1 B& \inst|SI|op_2~13\ $end
$var wire 1 C& \inst|SI|op_2~14_combout\ $end
$var wire 1 D& \inst|SI|R[7]~5_combout\ $end
$var wire 1 E& \inst|SI|R[7]~6_combout\ $end
$var wire 1 F& \inst|SI|_~3_combout\ $end
$var wire 1 G& \inst|SI|R[0]~34_combout\ $end
$var wire 1 H& \inst|SI|R[0]~32_combout\ $end
$var wire 1 I& \inst|SI|R[0]~33_combout\ $end
$var wire 1 J& \inst|SI|R[0]~35_combout\ $end
$var wire 1 K& \inst|SI|op_1~0_combout\ $end
$var wire 1 L& \inst|SI|op_2~1_cout\ $end
$var wire 1 M& \inst|SI|op_2~2_combout\ $end
$var wire 1 N& \inst|SI|R[1]~29_combout\ $end
$var wire 1 O& \inst|SI|R[1]~28_combout\ $end
$var wire 1 P& \inst|SI|R[1]~30_combout\ $end
$var wire 1 Q& \inst|SI|R[1]~31_combout\ $end
$var wire 1 R& \inst|SI|op_2~3\ $end
$var wire 1 S& \inst|SI|op_2~4_combout\ $end
$var wire 1 T& \inst|SI|R[2]~25_combout\ $end
$var wire 1 U& \inst|SI|op_1~1\ $end
$var wire 1 V& \inst|SI|op_1~2_combout\ $end
$var wire 1 W& \inst|SI|R[2]~24_combout\ $end
$var wire 1 X& \inst|SI|R[2]~26_combout\ $end
$var wire 1 Y& \inst|SI|R[2]~27_combout\ $end
$var wire 1 Z& \inst|SI|R[3]~20_combout\ $end
$var wire 1 [& \inst|SI|op_1~3\ $end
$var wire 1 \& \inst|SI|op_1~4_combout\ $end
$var wire 1 ]& \inst|SI|op_2~6_combout\ $end
$var wire 1 ^& \inst|SI|R[3]~21_combout\ $end
$var wire 1 _& \inst|SI|R[3]~22_combout\ $end
$var wire 1 `& \inst|SI|R[3]~23_combout\ $end
$var wire 1 a& \inst|SI|op_1~5\ $end
$var wire 1 b& \inst|SI|op_1~6_combout\ $end
$var wire 1 c& \inst|SI|R[4]~16_combout\ $end
$var wire 1 d& \inst|SI|op_2~8_combout\ $end
$var wire 1 e& \inst|SI|R[4]~17_combout\ $end
$var wire 1 f& \inst|SI|R[4]~18_combout\ $end
$var wire 1 g& \inst|SI|R[4]~19_combout\ $end
$var wire 1 h& \inst|SI|R[5]~12_combout\ $end
$var wire 1 i& \inst|SI|op_1~8_combout\ $end
$var wire 1 j& \inst|SI|op_2~10_combout\ $end
$var wire 1 k& \inst|SI|R[5]~13_combout\ $end
$var wire 1 l& \inst|SI|R[5]~14_combout\ $end
$var wire 1 m& \inst|SI|R[5]~15_combout\ $end
$var wire 1 n& \inst|SI|op_1~10_combout\ $end
$var wire 1 o& \inst|SI|R[6]~9_combout\ $end
$var wire 1 p& \inst|SI|op_2~12_combout\ $end
$var wire 1 q& \inst|SI|R[6]~8_combout\ $end
$var wire 1 r& \inst|SI|R[6]~10_combout\ $end
$var wire 1 s& \inst|SI|R[6]~11_combout\ $end
$var wire 1 t& \inst|_~14_combout\ $end
$var wire 1 u& \inst|_~24_combout\ $end
$var wire 1 v& \inst|_~39_combout\ $end
$var wire 1 w& \inst|_~25_combout\ $end
$var wire 1 x& \inst|BUS[6]~18_combout\ $end
$var wire 1 y& \inst|BUS[6]~19_combout\ $end
$var wire 1 z& \Write_En~input_o\ $end
$var wire 1 {& \SelMDR~input_o\ $end
$var wire 1 |& \inst|MAR|R[0]~7_combout\ $end
$var wire 1 }& \inst|_~34_combout\ $end
$var wire 1 ~& \inst|MAR|R[1]~6_combout\ $end
$var wire 1 !' \inst|MAR|R[2]~5_combout\ $end
$var wire 1 "' \inst|MAR|R[3]~4_combout\ $end
$var wire 1 #' \inst|MAR|R[5]~2_combout\ $end
$var wire 1 $' \inst|MAR|R[6]~1_combout\ $end
$var wire 1 %' \inst|MAR|R[7]~0_combout\ $end
$var wire 1 &' \inst|MDR|R[7]~0_combout\ $end
$var wire 1 '' \inst|_~38_combout\ $end
$var wire 1 (' \inst|MDR|R[5]~2_combout\ $end
$var wire 1 )' \inst|MDR|R[4]~3_combout\ $end
$var wire 1 *' \inst|MDR|R[3]~4_combout\ $end
$var wire 1 +' \inst|MDR|R[2]~5_combout\ $end
$var wire 1 ,' \inst|MDR|R[1]~6_combout\ $end
$var wire 1 -' \inst|MDR|R[0]~7_combout\ $end
$var wire 1 .' \inst|MDR|R[6]~1_combout\ $end
$var wire 1 /' \inst|_~21_combout\ $end
$var wire 1 0' \inst|_~22_combout\ $end
$var wire 1 1' \inst|BUS[6]~17_combout\ $end
$var wire 1 2' \Fx[6]~input_o\ $end
$var wire 1 3' \inst|_~15_combout\ $end
$var wire 1 4' \inst|_~44_combout\ $end
$var wire 1 5' \inst|Cx|_~2_combout\ $end
$var wire 1 6' \inst|Cx|_~0_combout\ $end
$var wire 1 7' \inst|Cx|op_2~13\ $end
$var wire 1 8' \inst|Cx|op_2~14_combout\ $end
$var wire 1 9' \inst|Cx|R[7]~3_combout\ $end
$var wire 1 :' \inst|Cx|R[7]~2_combout\ $end
$var wire 1 ;' \inst|Cx|R[7]~4_combout\ $end
$var wire 1 <' \inst|Cx|R[7]~5_combout\ $end
$var wire 1 =' \inst|Cx|R[6]~0_combout\ $end
$var wire 1 >' \inst|Cx|_~1_combout\ $end
$var wire 1 ?' \inst|Cx|op_1~7\ $end
$var wire 1 @' \inst|Cx|op_1~9\ $end
$var wire 1 A' \inst|Cx|op_1~11\ $end
$var wire 1 B' \inst|Cx|op_1~12_combout\ $end
$var wire 1 C' \inst|Cx|R[7]~1_combout\ $end
$var wire 1 D' \inst|Cx|R[7]~6_combout\ $end
$var wire 1 E' \inst|Cx|_~3_combout\ $end
$var wire 1 F' \inst|Cx|R[0]~34_combout\ $end
$var wire 1 G' \inst|Cx|R[0]~32_combout\ $end
$var wire 1 H' \inst|Cx|R[5]~7_combout\ $end
$var wire 1 I' \inst|Cx|R[0]~33_combout\ $end
$var wire 1 J' \inst|Cx|R[0]~35_combout\ $end
$var wire 1 K' \inst|Cx|op_1~0_combout\ $end
$var wire 1 L' \inst|Cx|op_2~1_cout\ $end
$var wire 1 M' \inst|Cx|op_2~2_combout\ $end
$var wire 1 N' \inst|Cx|R[1]~29_combout\ $end
$var wire 1 O' \inst|Cx|R[1]~28_combout\ $end
$var wire 1 P' \inst|Cx|R[1]~30_combout\ $end
$var wire 1 Q' \inst|Cx|R[1]~31_combout\ $end
$var wire 1 R' \inst|Cx|op_1~1\ $end
$var wire 1 S' \inst|Cx|op_1~2_combout\ $end
$var wire 1 T' \inst|Cx|R[2]~24_combout\ $end
$var wire 1 U' \inst|Cx|op_2~3\ $end
$var wire 1 V' \inst|Cx|op_2~4_combout\ $end
$var wire 1 W' \inst|Cx|R[2]~25_combout\ $end
$var wire 1 X' \inst|Cx|R[2]~26_combout\ $end
$var wire 1 Y' \inst|Cx|R[2]~27_combout\ $end
$var wire 1 Z' \inst|Cx|op_1~3\ $end
$var wire 1 [' \inst|Cx|op_1~4_combout\ $end
$var wire 1 \' \inst|Cx|op_2~5\ $end
$var wire 1 ]' \inst|Cx|op_2~6_combout\ $end
$var wire 1 ^' \inst|Cx|R[3]~21_combout\ $end
$var wire 1 _' \inst|Cx|R[3]~20_combout\ $end
$var wire 1 `' \inst|Cx|R[3]~22_combout\ $end
$var wire 1 a' \inst|Cx|R[3]~23_combout\ $end
$var wire 1 b' \inst|Cx|op_1~5\ $end
$var wire 1 c' \inst|Cx|op_1~6_combout\ $end
$var wire 1 d' \inst|Cx|R[4]~16_combout\ $end
$var wire 1 e' \inst|Cx|op_2~7\ $end
$var wire 1 f' \inst|Cx|op_2~8_combout\ $end
$var wire 1 g' \inst|Cx|R[4]~17_combout\ $end
$var wire 1 h' \inst|Cx|R[4]~18_combout\ $end
$var wire 1 i' \inst|Cx|R[4]~19_combout\ $end
$var wire 1 j' \inst|Cx|op_2~9\ $end
$var wire 1 k' \inst|Cx|op_2~10_combout\ $end
$var wire 1 l' \inst|Cx|R[5]~13_combout\ $end
$var wire 1 m' \inst|Cx|op_1~8_combout\ $end
$var wire 1 n' \inst|Cx|R[5]~12_combout\ $end
$var wire 1 o' \inst|Cx|R[5]~14_combout\ $end
$var wire 1 p' \inst|Cx|R[5]~15_combout\ $end
$var wire 1 q' \inst|Cx|op_2~11\ $end
$var wire 1 r' \inst|Cx|op_2~12_combout\ $end
$var wire 1 s' \inst|Cx|op_1~10_combout\ $end
$var wire 1 t' \inst|Cx|R[6]~9_combout\ $end
$var wire 1 u' \inst|Cx|R[6]~8_combout\ $end
$var wire 1 v' \inst|Cx|R[6]~10_combout\ $end
$var wire 1 w' \inst|Cx|R[6]~11_combout\ $end
$var wire 1 x' \inst|_~13_combout\ $end
$var wire 1 y' \inst|_~43_combout\ $end
$var wire 1 z' \inst|DI|_~0_combout\ $end
$var wire 1 {' \inst|DI|_~2_combout\ $end
$var wire 1 |' \inst|DI|R[0]~32_combout\ $end
$var wire 1 }' \inst|DI|R[5]~8_combout\ $end
$var wire 1 ~' \inst|DI|R[0]~33_combout\ $end
$var wire 1 !( \inst|DI|R[6]~0_combout\ $end
$var wire 1 "( \inst|DI|_~1_combout\ $end
$var wire 1 #( \inst|DI|op_1~1\ $end
$var wire 1 $( \inst|DI|op_1~3\ $end
$var wire 1 %( \inst|DI|op_1~5\ $end
$var wire 1 &( \inst|DI|op_1~7\ $end
$var wire 1 '( \inst|DI|op_1~9\ $end
$var wire 1 (( \inst|DI|op_1~11\ $end
$var wire 1 )( \inst|DI|op_1~12_combout\ $end
$var wire 1 *( \inst|DI|R[7]~1_combout\ $end
$var wire 1 +( \inst|DI|op_2~11\ $end
$var wire 1 ,( \inst|DI|op_2~13\ $end
$var wire 1 -( \inst|DI|op_2~14_combout\ $end
$var wire 1 .( \inst|DI|R[7]~3_combout\ $end
$var wire 1 /( \inst|DI|R[7]~2_combout\ $end
$var wire 1 0( \inst|DI|R[7]~4_combout\ $end
$var wire 1 1( \inst|DI|R[7]~5_combout\ $end
$var wire 1 2( \inst|DI|R[7]~6_combout\ $end
$var wire 1 3( \inst|DI|_~3_combout\ $end
$var wire 1 4( \inst|DI|R[0]~34_combout\ $end
$var wire 1 5( \inst|DI|R[0]~35_combout\ $end
$var wire 1 6( \inst|DI|op_1~0_combout\ $end
$var wire 1 7( \inst|DI|op_2~1_cout\ $end
$var wire 1 8( \inst|DI|op_2~2_combout\ $end
$var wire 1 9( \inst|DI|R[1]~29_combout\ $end
$var wire 1 :( \inst|DI|R[1]~28_combout\ $end
$var wire 1 ;( \inst|DI|R[1]~30_combout\ $end
$var wire 1 <( \inst|DI|R[1]~31_combout\ $end
$var wire 1 =( \inst|DI|R[2]~24_combout\ $end
$var wire 1 >( \inst|DI|op_1~2_combout\ $end
$var wire 1 ?( \inst|DI|op_2~3\ $end
$var wire 1 @( \inst|DI|op_2~4_combout\ $end
$var wire 1 A( \inst|DI|R[2]~25_combout\ $end
$var wire 1 B( \inst|DI|R[2]~26_combout\ $end
$var wire 1 C( \inst|DI|R[2]~27_combout\ $end
$var wire 1 D( \inst|DI|R[3]~20_combout\ $end
$var wire 1 E( \inst|DI|op_1~4_combout\ $end
$var wire 1 F( \inst|DI|op_2~5\ $end
$var wire 1 G( \inst|DI|op_2~6_combout\ $end
$var wire 1 H( \inst|DI|R[3]~21_combout\ $end
$var wire 1 I( \inst|DI|R[3]~22_combout\ $end
$var wire 1 J( \inst|DI|R[3]~23_combout\ $end
$var wire 1 K( \inst|DI|op_2~7\ $end
$var wire 1 L( \inst|DI|op_2~8_combout\ $end
$var wire 1 M( \inst|DI|R[4]~17_combout\ $end
$var wire 1 N( \inst|DI|op_1~6_combout\ $end
$var wire 1 O( \inst|DI|R[4]~16_combout\ $end
$var wire 1 P( \inst|DI|R[4]~18_combout\ $end
$var wire 1 Q( \inst|DI|R[4]~19_combout\ $end
$var wire 1 R( \inst|DI|op_2~9\ $end
$var wire 1 S( \inst|DI|op_2~10_combout\ $end
$var wire 1 T( \inst|DI|R[5]~13_combout\ $end
$var wire 1 U( \inst|DI|op_1~8_combout\ $end
$var wire 1 V( \inst|DI|R[5]~12_combout\ $end
$var wire 1 W( \inst|DI|R[5]~14_combout\ $end
$var wire 1 X( \inst|DI|R[5]~15_combout\ $end
$var wire 1 Y( \inst|DI|R[6]~7_combout\ $end
$var wire 1 Z( \inst|DI|op_1~10_combout\ $end
$var wire 1 [( \inst|DI|R[6]~9_combout\ $end
$var wire 1 \( \inst|DI|op_2~12_combout\ $end
$var wire 1 ]( \inst|DI|R[6]~10_combout\ $end
$var wire 1 ^( \inst|DI|R[6]~11_combout\ $end
$var wire 1 _( \inst|BUS[6]~14_combout\ $end
$var wire 1 `( \inst|_~45_combout\ $end
$var wire 1 a( \inst|Bx|_~1_combout\ $end
$var wire 1 b( \inst|Bx|_~2_combout\ $end
$var wire 1 c( \inst|Bx|_~0_combout\ $end
$var wire 1 d( \inst|Bx|R[5]~7_combout\ $end
$var wire 1 e( \inst|Bx|R[0]~32_combout\ $end
$var wire 1 f( \inst|Bx|R[0]~33_combout\ $end
$var wire 1 g( \inst|Bx|R[7]~1_combout\ $end
$var wire 1 h( \inst|Bx|_~3_combout\ $end
$var wire 1 i( \inst|Bx|R[0]~34_combout\ $end
$var wire 1 j( \inst|Bx|R[0]~35_combout\ $end
$var wire 1 k( \inst|Bx|op_2~1_cout\ $end
$var wire 1 l( \inst|Bx|op_2~2_combout\ $end
$var wire 1 m( \inst|Bx|R[1]~29_combout\ $end
$var wire 1 n( \inst|Bx|op_1~0_combout\ $end
$var wire 1 o( \inst|Bx|R[1]~30_combout\ $end
$var wire 1 p( \inst|Bx|R[6]~0_combout\ $end
$var wire 1 q( \inst|Bx|R[1]~28_combout\ $end
$var wire 1 r( \inst|Bx|R[1]~31_combout\ $end
$var wire 1 s( \inst|Bx|op_1~1\ $end
$var wire 1 t( \inst|Bx|op_1~2_combout\ $end
$var wire 1 u( \inst|Bx|R[2]~24_combout\ $end
$var wire 1 v( \inst|Bx|op_2~3\ $end
$var wire 1 w( \inst|Bx|op_2~4_combout\ $end
$var wire 1 x( \inst|Bx|R[2]~25_combout\ $end
$var wire 1 y( \inst|Bx|R[2]~26_combout\ $end
$var wire 1 z( \inst|Bx|R[2]~27_combout\ $end
$var wire 1 {( \inst|Bx|op_1~3\ $end
$var wire 1 |( \inst|Bx|op_1~4_combout\ $end
$var wire 1 }( \inst|Bx|op_2~5\ $end
$var wire 1 ~( \inst|Bx|op_2~6_combout\ $end
$var wire 1 !) \inst|Bx|R[3]~21_combout\ $end
$var wire 1 ") \inst|Bx|R[3]~20_combout\ $end
$var wire 1 #) \inst|Bx|R[3]~22_combout\ $end
$var wire 1 $) \inst|Bx|R[3]~23_combout\ $end
$var wire 1 %) \inst|Bx|op_1~5\ $end
$var wire 1 &) \inst|Bx|op_1~6_combout\ $end
$var wire 1 ') \inst|Bx|op_2~7\ $end
$var wire 1 () \inst|Bx|op_2~8_combout\ $end
$var wire 1 )) \inst|Bx|R[4]~17_combout\ $end
$var wire 1 *) \inst|Bx|R[4]~16_combout\ $end
$var wire 1 +) \inst|Bx|R[4]~18_combout\ $end
$var wire 1 ,) \inst|Bx|R[4]~19_combout\ $end
$var wire 1 -) \inst|Bx|op_2~9\ $end
$var wire 1 .) \inst|Bx|op_2~10_combout\ $end
$var wire 1 /) \inst|Bx|R[5]~13_combout\ $end
$var wire 1 0) \inst|Bx|op_1~7\ $end
$var wire 1 1) \inst|Bx|op_1~8_combout\ $end
$var wire 1 2) \inst|Bx|R[5]~12_combout\ $end
$var wire 1 3) \inst|Bx|R[5]~14_combout\ $end
$var wire 1 4) \inst|Bx|R[5]~15_combout\ $end
$var wire 1 5) \inst|Bx|op_2~11\ $end
$var wire 1 6) \inst|Bx|op_2~13\ $end
$var wire 1 7) \inst|Bx|op_2~14_combout\ $end
$var wire 1 8) \inst|Bx|op_1~9\ $end
$var wire 1 9) \inst|Bx|op_1~11\ $end
$var wire 1 :) \inst|Bx|op_1~12_combout\ $end
$var wire 1 ;) \inst|Bx|R[7]~5_combout\ $end
$var wire 1 <) \inst|Bx|R[7]~2_combout\ $end
$var wire 1 =) \inst|Bx|R[7]~3_combout\ $end
$var wire 1 >) \inst|Bx|R[7]~4_combout\ $end
$var wire 1 ?) \inst|Bx|R[7]~6_combout\ $end
$var wire 1 @) \inst|Bx|R[6]~8_combout\ $end
$var wire 1 A) \inst|Bx|op_1~10_combout\ $end
$var wire 1 B) \inst|Bx|R[6]~9_combout\ $end
$var wire 1 C) \inst|Bx|op_2~12_combout\ $end
$var wire 1 D) \inst|Bx|R[6]~10_combout\ $end
$var wire 1 E) \inst|Bx|R[6]~11_combout\ $end
$var wire 1 F) \inst|_~18_combout\ $end
$var wire 1 G) \inst|SP|R[7]~2_combout\ $end
$var wire 1 H) \inst|SP|_~1_combout\ $end
$var wire 1 I) \inst|SP|R[0]~32_combout\ $end
$var wire 1 J) \inst|SP|R[5]~8_combout\ $end
$var wire 1 K) \inst|SP|R[0]~33_combout\ $end
$var wire 1 L) \inst|SP|op_2~1_cout\ $end
$var wire 1 M) \inst|SP|op_2~3\ $end
$var wire 1 N) \inst|SP|op_2~5\ $end
$var wire 1 O) \inst|SP|op_2~7\ $end
$var wire 1 P) \inst|SP|op_2~9\ $end
$var wire 1 Q) \inst|SP|op_2~11\ $end
$var wire 1 R) \inst|SP|op_2~13\ $end
$var wire 1 S) \inst|SP|op_2~14_combout\ $end
$var wire 1 T) \inst|SP|_~2_combout\ $end
$var wire 1 U) \inst|SP|R[7]~3_combout\ $end
$var wire 1 V) \inst|SP|R[7]~4_combout\ $end
$var wire 1 W) \inst|SP|R[7]~5_combout\ $end
$var wire 1 X) \inst|SP|op_1~11\ $end
$var wire 1 Y) \inst|SP|op_1~12_combout\ $end
$var wire 1 Z) \inst|SP|R[6]~0_combout\ $end
$var wire 1 [) \inst|SP|R[7]~1_combout\ $end
$var wire 1 \) \inst|SP|R[7]~6_combout\ $end
$var wire 1 ]) \inst|SP|_~3_combout\ $end
$var wire 1 ^) \inst|SP|R[0]~34_combout\ $end
$var wire 1 _) \inst|SP|R[0]~35_combout\ $end
$var wire 1 `) \inst|SP|op_1~0_combout\ $end
$var wire 1 a) \inst|SP|op_2~2_combout\ $end
$var wire 1 b) \inst|SP|R[1]~29_combout\ $end
$var wire 1 c) \inst|SP|R[1]~30_combout\ $end
$var wire 1 d) \inst|SP|R[1]~28_combout\ $end
$var wire 1 e) \inst|SP|R[1]~31_combout\ $end
$var wire 1 f) \inst|SP|R[2]~24_combout\ $end
$var wire 1 g) \inst|SP|op_1~1\ $end
$var wire 1 h) \inst|SP|op_1~2_combout\ $end
$var wire 1 i) \inst|SP|op_2~4_combout\ $end
$var wire 1 j) \inst|SP|R[2]~25_combout\ $end
$var wire 1 k) \inst|SP|R[2]~26_combout\ $end
$var wire 1 l) \inst|SP|R[2]~27_combout\ $end
$var wire 1 m) \inst|SP|op_1~3\ $end
$var wire 1 n) \inst|SP|op_1~5\ $end
$var wire 1 o) \inst|SP|op_1~6_combout\ $end
$var wire 1 p) \inst|SP|R[4]~16_combout\ $end
$var wire 1 q) \inst|SP|op_2~8_combout\ $end
$var wire 1 r) \inst|SP|R[4]~17_combout\ $end
$var wire 1 s) \inst|SP|R[4]~18_combout\ $end
$var wire 1 t) \inst|SP|R[4]~19_combout\ $end
$var wire 1 u) \inst|SP|op_1~7\ $end
$var wire 1 v) \inst|SP|op_1~8_combout\ $end
$var wire 1 w) \inst|SP|R[5]~12_combout\ $end
$var wire 1 x) \inst|SP|op_2~10_combout\ $end
$var wire 1 y) \inst|SP|R[5]~13_combout\ $end
$var wire 1 z) \inst|SP|R[5]~14_combout\ $end
$var wire 1 {) \inst|SP|R[5]~15_combout\ $end
$var wire 1 |) \inst|SP|op_1~9\ $end
$var wire 1 }) \inst|SP|op_1~10_combout\ $end
$var wire 1 ~) \inst|SP|R[6]~7_combout\ $end
$var wire 1 !* \inst|SP|op_2~12_combout\ $end
$var wire 1 "* \inst|SP|R[6]~9_combout\ $end
$var wire 1 #* \inst|SP|R[6]~10_combout\ $end
$var wire 1 $* \inst|SP|R[6]~11_combout\ $end
$var wire 1 %* \inst|BUS[6]~12_combout\ $end
$var wire 1 &* \inst|BUS[6]~13_combout\ $end
$var wire 1 '* \inst|BUS[6]~15_combout\ $end
$var wire 1 (* \inst|BUS[6]~20_combout\ $end
$var wire 1 )* \inst|Ax|R[6]~7_combout\ $end
$var wire 1 ** \inst|Ax|op_1~9\ $end
$var wire 1 +* \inst|Ax|op_1~10_combout\ $end
$var wire 1 ,* \inst|Ax|R[6]~9_combout\ $end
$var wire 1 -* \inst|Ax|op_2~3\ $end
$var wire 1 .* \inst|Ax|op_2~5\ $end
$var wire 1 /* \inst|Ax|op_2~7\ $end
$var wire 1 0* \inst|Ax|op_2~9\ $end
$var wire 1 1* \inst|Ax|op_2~11\ $end
$var wire 1 2* \inst|Ax|op_2~12_combout\ $end
$var wire 1 3* \inst|Ax|R[6]~10_combout\ $end
$var wire 1 4* \inst|Ax|R[6]~11_combout\ $end
$var wire 1 5* \inst|Ax|op_1~11\ $end
$var wire 1 6* \inst|Ax|op_1~12_combout\ $end
$var wire 1 7* \inst|Ax|R[7]~1_combout\ $end
$var wire 1 8* \inst|Ax|op_2~13\ $end
$var wire 1 9* \inst|Ax|op_2~14_combout\ $end
$var wire 1 :* \inst|Ax|R[7]~3_combout\ $end
$var wire 1 ;* \inst|Ax|R[7]~4_combout\ $end
$var wire 1 <* \inst|Ax|R[7]~5_combout\ $end
$var wire 1 =* \inst|Ax|R[7]~6_combout\ $end
$var wire 1 >* \inst|Ax|R[0]~34_combout\ $end
$var wire 1 ?* \inst|Ax|R[0]~35_combout\ $end
$var wire 1 @* \inst|Ax|op_1~1\ $end
$var wire 1 A* \inst|Ax|op_1~2_combout\ $end
$var wire 1 B* \inst|Ax|op_2~4_combout\ $end
$var wire 1 C* \inst|Ax|R[2]~25_combout\ $end
$var wire 1 D* \inst|Ax|R[2]~24_combout\ $end
$var wire 1 E* \inst|Ax|R[2]~26_combout\ $end
$var wire 1 F* \inst|Ax|R[2]~27_combout\ $end
$var wire 1 G* \inst|Ax|R[3]~20_combout\ $end
$var wire 1 H* \inst|Ax|op_1~3\ $end
$var wire 1 I* \inst|Ax|op_1~4_combout\ $end
$var wire 1 J* \inst|Ax|op_2~6_combout\ $end
$var wire 1 K* \inst|Ax|R[3]~21_combout\ $end
$var wire 1 L* \inst|Ax|R[3]~22_combout\ $end
$var wire 1 M* \inst|Ax|R[3]~23_combout\ $end
$var wire 1 N* \inst|Ax|R[4]~16_combout\ $end
$var wire 1 O* \inst|Ax|op_1~5\ $end
$var wire 1 P* \inst|Ax|op_1~6_combout\ $end
$var wire 1 Q* \inst|Ax|op_2~8_combout\ $end
$var wire 1 R* \inst|Ax|R[4]~17_combout\ $end
$var wire 1 S* \inst|Ax|R[4]~18_combout\ $end
$var wire 1 T* \inst|Ax|R[4]~19_combout\ $end
$var wire 1 U* \inst|Ax|op_1~7\ $end
$var wire 1 V* \inst|Ax|op_1~8_combout\ $end
$var wire 1 W* \inst|Ax|op_2~10_combout\ $end
$var wire 1 X* \inst|Ax|R[5]~13_combout\ $end
$var wire 1 Y* \inst|Ax|R[5]~14_combout\ $end
$var wire 1 Z* \inst|Ax|R[5]~12_combout\ $end
$var wire 1 [* \inst|Ax|R[5]~15_combout\ $end
$var wire 1 \* \inst|BUS[5]~21_combout\ $end
$var wire 1 ]* \inst|BUS[5]~22_combout\ $end
$var wire 1 ^* \Fx[5]~input_o\ $end
$var wire 1 _* \inst|ALU_prueba|R[5]~10_combout\ $end
$var wire 1 `* \inst|alu_r|R[5]~feeder_combout\ $end
$var wire 1 a* \inst|BUS[5]~23_combout\ $end
$var wire 1 b* \inst|BUS[5]~24_combout\ $end
$var wire 1 c* \inst|IR|R[5]~feeder_combout\ $end
$var wire 1 d* \inst|BUS[5]~26_combout\ $end
$var wire 1 e* \inst|BUS[5]~25_combout\ $end
$var wire 1 f* \inst|BUS[5]~27_combout\ $end
$var wire 1 g* \inst|BUS[5]~28_combout\ $end
$var wire 1 h* \inst|BUS[5]~29_combout\ $end
$var wire 1 i* \inst|PC|R[5]~15_combout\ $end
$var wire 1 j* \inst|PC|R[6]~8_combout\ $end
$var wire 1 k* \inst|PC|op_1~9\ $end
$var wire 1 l* \inst|PC|op_1~10_combout\ $end
$var wire 1 m* \inst|PC|op_2~11\ $end
$var wire 1 n* \inst|PC|op_2~12_combout\ $end
$var wire 1 o* \inst|PC|R[6]~9_combout\ $end
$var wire 1 p* \inst|PC|R[6]~10_combout\ $end
$var wire 1 q* \inst|PC|R[6]~11_combout\ $end
$var wire 1 r* \inst|PC|op_2~13\ $end
$var wire 1 s* \inst|PC|op_2~14_combout\ $end
$var wire 1 t* \inst|PC|R[7]~3_combout\ $end
$var wire 1 u* \inst|PC|R[7]~4_combout\ $end
$var wire 1 v* \inst|PC|R[7]~5_combout\ $end
$var wire 1 w* \inst|PC|op_1~11\ $end
$var wire 1 x* \inst|PC|op_1~12_combout\ $end
$var wire 1 y* \inst|PC|R[7]~1_combout\ $end
$var wire 1 z* \inst|PC|R[7]~6_combout\ $end
$var wire 1 {* \inst|PC|R[0]~34_combout\ $end
$var wire 1 |* \inst|PC|R[0]~32_combout\ $end
$var wire 1 }* \inst|PC|R[0]~33_combout\ $end
$var wire 1 ~* \inst|PC|R[0]~35_combout\ $end
$var wire 1 !+ \inst|PC|op_1~1\ $end
$var wire 1 "+ \inst|PC|op_1~3\ $end
$var wire 1 #+ \inst|PC|op_1~4_combout\ $end
$var wire 1 $+ \inst|PC|op_2~6_combout\ $end
$var wire 1 %+ \inst|PC|R[3]~21_combout\ $end
$var wire 1 &+ \inst|PC|R[3]~20_combout\ $end
$var wire 1 '+ \inst|PC|R[3]~22_combout\ $end
$var wire 1 (+ \inst|PC|R[3]~23_combout\ $end
$var wire 1 )+ \inst|PC|op_1~5\ $end
$var wire 1 *+ \inst|PC|op_1~6_combout\ $end
$var wire 1 ++ \inst|PC|R[4]~16_combout\ $end
$var wire 1 ,+ \inst|PC|op_2~8_combout\ $end
$var wire 1 -+ \inst|PC|R[4]~17_combout\ $end
$var wire 1 .+ \inst|PC|R[4]~18_combout\ $end
$var wire 1 /+ \inst|PC|R[4]~19_combout\ $end
$var wire 1 0+ \inst|MAR|R[4]~3_combout\ $end
$var wire 1 1+ \inst|BUS[4]~35_combout\ $end
$var wire 1 2+ \inst|BUS[4]~36_combout\ $end
$var wire 1 3+ \inst|BUS[4]~37_combout\ $end
$var wire 1 4+ \inst|ALU_prueba|R[4]~8_combout\ $end
$var wire 1 5+ \inst|alu_r|R[4]~feeder_combout\ $end
$var wire 1 6+ \inst|BUS[4]~34_combout\ $end
$var wire 1 7+ \Fx[4]~input_o\ $end
$var wire 1 8+ \inst|BUS[4]~32_combout\ $end
$var wire 1 9+ \inst|BUS[4]~30_combout\ $end
$var wire 1 :+ \inst|BUS[4]~31_combout\ $end
$var wire 1 ;+ \inst|BUS[4]~33_combout\ $end
$var wire 1 <+ \inst|BUS[4]~38_combout\ $end
$var wire 1 =+ \inst|SelMUX[4]~3_combout\ $end
$var wire 1 >+ \inst|_~35_combout\ $end
$var wire 1 ?+ \inst|_~40_combout\ $end
$var wire 1 @+ \inst|SelMUX[0]~0_combout\ $end
$var wire 1 A+ \inst|_~32_combout\ $end
$var wire 1 B+ \inst|_~42_combout\ $end
$var wire 1 C+ \inst|SP|_~0_combout\ $end
$var wire 1 D+ \inst|SP|R[3]~20_combout\ $end
$var wire 1 E+ \inst|SP|op_1~4_combout\ $end
$var wire 1 F+ \inst|SP|op_2~6_combout\ $end
$var wire 1 G+ \inst|SP|R[3]~21_combout\ $end
$var wire 1 H+ \inst|SP|R[3]~22_combout\ $end
$var wire 1 I+ \inst|SP|R[3]~23_combout\ $end
$var wire 1 J+ \inst|BUS[3]~39_combout\ $end
$var wire 1 K+ \inst|BUS[3]~40_combout\ $end
$var wire 1 L+ \Fx[3]~input_o\ $end
$var wire 1 M+ \inst|ALU_prueba|R[3]~6_combout\ $end
$var wire 1 N+ \inst|alu_r|R[3]~feeder_combout\ $end
$var wire 1 O+ \inst|BUS[3]~41_combout\ $end
$var wire 1 P+ \inst|BUS[3]~42_combout\ $end
$var wire 1 Q+ \inst|BUS[3]~45_combout\ $end
$var wire 1 R+ \inst|BUS[3]~44_combout\ $end
$var wire 1 S+ \inst|BUS[3]~43_combout\ $end
$var wire 1 T+ \inst|BUS[3]~46_combout\ $end
$var wire 1 U+ \inst|BUS[3]~47_combout\ $end
$var wire 1 V+ \inst|SelMUX[3]~4_combout\ $end
$var wire 1 W+ \inst|_~37_combout\ $end
$var wire 1 X+ \inst|BP|R[0]~feeder_combout\ $end
$var wire 1 Y+ \inst|BUS[0]~72_combout\ $end
$var wire 1 Z+ \inst|BUS[0]~73_combout\ $end
$var wire 1 [+ \inst|ALU_prueba|R[0]~0_combout\ $end
$var wire 1 \+ \inst|alu_r|R[0]~feeder_combout\ $end
$var wire 1 ]+ \inst|BUS[0]~70_combout\ $end
$var wire 1 ^+ \inst|BUS[0]~68_combout\ $end
$var wire 1 _+ \Fx[0]~input_o\ $end
$var wire 1 `+ \inst|BUS[0]~66_combout\ $end
$var wire 1 a+ \inst|BUS[0]~67_combout\ $end
$var wire 1 b+ \inst|BUS[0]~69_combout\ $end
$var wire 1 c+ \inst|BUS[0]~71_combout\ $end
$var wire 1 d+ \inst|BUS[0]~74_combout\ $end
$var wire 1 e+ \inst|SelBus[0]~2_combout\ $end
$var wire 1 f+ \inst|_~17_combout\ $end
$var wire 1 g+ \inst|BUS[7]~8_combout\ $end
$var wire 1 h+ \inst|BUS[7]~9_combout\ $end
$var wire 1 i+ \inst|BUS[7]~10_combout\ $end
$var wire 1 j+ \inst|BUS[1]~57_combout\ $end
$var wire 1 k+ \inst|BUS[1]~62_combout\ $end
$var wire 1 l+ \inst|BUS[1]~63_combout\ $end
$var wire 1 m+ \inst|BUS[1]~61_combout\ $end
$var wire 1 n+ \inst|BUS[1]~64_combout\ $end
$var wire 1 o+ \inst|BUS[1]~58_combout\ $end
$var wire 1 p+ \Fx[1]~input_o\ $end
$var wire 1 q+ \inst|ALU_prueba|R[1]~2_combout\ $end
$var wire 1 r+ \inst|alu_r|R[1]~feeder_combout\ $end
$var wire 1 s+ \inst|BUS[1]~59_combout\ $end
$var wire 1 t+ \inst|BUS[1]~60_combout\ $end
$var wire 1 u+ \inst|BUS[1]~65_combout\ $end
$var wire 1 v+ \inst|SelMUX[1]~2_combout\ $end
$var wire 1 w+ \inst|_~36_combout\ $end
$var wire 1 x+ \inst|PC|_~0_combout\ $end
$var wire 1 y+ \inst|PC|op_1~2_combout\ $end
$var wire 1 z+ \inst|PC|R[2]~24_combout\ $end
$var wire 1 {+ \inst|PC|op_2~4_combout\ $end
$var wire 1 |+ \inst|PC|R[2]~25_combout\ $end
$var wire 1 }+ \inst|PC|R[2]~26_combout\ $end
$var wire 1 ~+ \inst|PC|R[2]~27_combout\ $end
$var wire 1 !, \inst|ALU_prueba|R[2]~4_combout\ $end
$var wire 1 ", \inst|alu_r|R[2]~feeder_combout\ $end
$var wire 1 #, \inst|BUS[2]~52_combout\ $end
$var wire 1 $, \inst|BUS[2]~53_combout\ $end
$var wire 1 %, \Fx[2]~input_o\ $end
$var wire 1 &, \inst|BUS[2]~50_combout\ $end
$var wire 1 ', \inst|BUS[2]~48_combout\ $end
$var wire 1 (, \inst|BUS[2]~49_combout\ $end
$var wire 1 ), \inst|BUS[2]~51_combout\ $end
$var wire 1 *, \inst|IR|R[2]~feeder_combout\ $end
$var wire 1 +, \inst|BUS[2]~54_combout\ $end
$var wire 1 ,, \inst|BUS[2]~55_combout\ $end
$var wire 1 -, \inst|BUS[2]~56_combout\ $end
$var wire 1 ., \inst|SelBus[2]~3_combout\ $end
$var wire 1 /, \inst|_~12_combout\ $end
$var wire 1 0, \inst|BUS[7]~0_combout\ $end
$var wire 1 1, \inst|BUS[7]~1_combout\ $end
$var wire 1 2, \inst|alu_r|R[7]~feeder_combout\ $end
$var wire 1 3, \Fx[7]~input_o\ $end
$var wire 1 4, \inst|BUS[7]~2_combout\ $end
$var wire 1 5, \inst|BUS[7]~3_combout\ $end
$var wire 1 6, \inst|BUS[7]~6_combout\ $end
$var wire 1 7, \inst|BUS[7]~5_combout\ $end
$var wire 1 8, \inst|BUS[7]~4_combout\ $end
$var wire 1 9, \inst|BUS[7]~7_combout\ $end
$var wire 1 :, \inst|BUS[7]~11_combout\ $end
$var wire 1 ;, \inst|alu_y|R[7]~feeder_combout\ $end
$var wire 1 <, \inst|alu_x|R[7]~feeder_combout\ $end
$var wire 1 =, \inst|ALU_prueba|R[6]~13\ $end
$var wire 1 >, \inst|ALU_prueba|R[7]~14_combout\ $end
$var wire 1 ?, \inst|DST|R[6]~feeder_combout\ $end
$var wire 1 @, \RAM|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 A, \RAM|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 B, \RAM|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 C, \RAM|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 D, \RAM|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 E, \RAM|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 F, \RAM|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 G, \RAM|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 H, \inst|alu_y|R\ [7] $end
$var wire 1 I, \inst|alu_y|R\ [6] $end
$var wire 1 J, \inst|alu_y|R\ [5] $end
$var wire 1 K, \inst|alu_y|R\ [4] $end
$var wire 1 L, \inst|alu_y|R\ [3] $end
$var wire 1 M, \inst|alu_y|R\ [2] $end
$var wire 1 N, \inst|alu_y|R\ [1] $end
$var wire 1 O, \inst|alu_y|R\ [0] $end
$var wire 1 P, \inst|SRC|R\ [7] $end
$var wire 1 Q, \inst|SRC|R\ [6] $end
$var wire 1 R, \inst|SRC|R\ [5] $end
$var wire 1 S, \inst|SRC|R\ [4] $end
$var wire 1 T, \inst|SRC|R\ [3] $end
$var wire 1 U, \inst|SRC|R\ [2] $end
$var wire 1 V, \inst|SRC|R\ [1] $end
$var wire 1 W, \inst|SRC|R\ [0] $end
$var wire 1 X, \inst|SI|R\ [7] $end
$var wire 1 Y, \inst|SI|R\ [6] $end
$var wire 1 Z, \inst|SI|R\ [5] $end
$var wire 1 [, \inst|SI|R\ [4] $end
$var wire 1 \, \inst|SI|R\ [3] $end
$var wire 1 ], \inst|SI|R\ [2] $end
$var wire 1 ^, \inst|SI|R\ [1] $end
$var wire 1 _, \inst|SI|R\ [0] $end
$var wire 1 `, \inst|alu_x|R\ [7] $end
$var wire 1 a, \inst|alu_x|R\ [6] $end
$var wire 1 b, \inst|alu_x|R\ [5] $end
$var wire 1 c, \inst|alu_x|R\ [4] $end
$var wire 1 d, \inst|alu_x|R\ [3] $end
$var wire 1 e, \inst|alu_x|R\ [2] $end
$var wire 1 f, \inst|alu_x|R\ [1] $end
$var wire 1 g, \inst|alu_x|R\ [0] $end
$var wire 1 h, \inst|Ax|R\ [7] $end
$var wire 1 i, \inst|Ax|R\ [6] $end
$var wire 1 j, \inst|Ax|R\ [5] $end
$var wire 1 k, \inst|Ax|R\ [4] $end
$var wire 1 l, \inst|Ax|R\ [3] $end
$var wire 1 m, \inst|Ax|R\ [2] $end
$var wire 1 n, \inst|Ax|R\ [1] $end
$var wire 1 o, \inst|Ax|R\ [0] $end
$var wire 1 p, \inst|Cx|R\ [7] $end
$var wire 1 q, \inst|Cx|R\ [6] $end
$var wire 1 r, \inst|Cx|R\ [5] $end
$var wire 1 s, \inst|Cx|R\ [4] $end
$var wire 1 t, \inst|Cx|R\ [3] $end
$var wire 1 u, \inst|Cx|R\ [2] $end
$var wire 1 v, \inst|Cx|R\ [1] $end
$var wire 1 w, \inst|Cx|R\ [0] $end
$var wire 1 x, \inst|DI|R\ [7] $end
$var wire 1 y, \inst|DI|R\ [6] $end
$var wire 1 z, \inst|DI|R\ [5] $end
$var wire 1 {, \inst|DI|R\ [4] $end
$var wire 1 |, \inst|DI|R\ [3] $end
$var wire 1 }, \inst|DI|R\ [2] $end
$var wire 1 ~, \inst|DI|R\ [1] $end
$var wire 1 !- \inst|DI|R\ [0] $end
$var wire 1 "- \inst|SP|R\ [7] $end
$var wire 1 #- \inst|SP|R\ [6] $end
$var wire 1 $- \inst|SP|R\ [5] $end
$var wire 1 %- \inst|SP|R\ [4] $end
$var wire 1 &- \inst|SP|R\ [3] $end
$var wire 1 '- \inst|SP|R\ [2] $end
$var wire 1 (- \inst|SP|R\ [1] $end
$var wire 1 )- \inst|SP|R\ [0] $end
$var wire 1 *- \inst|alu_r|R\ [7] $end
$var wire 1 +- \inst|alu_r|R\ [6] $end
$var wire 1 ,- \inst|alu_r|R\ [5] $end
$var wire 1 -- \inst|alu_r|R\ [4] $end
$var wire 1 .- \inst|alu_r|R\ [3] $end
$var wire 1 /- \inst|alu_r|R\ [2] $end
$var wire 1 0- \inst|alu_r|R\ [1] $end
$var wire 1 1- \inst|alu_r|R\ [0] $end
$var wire 1 2- \inst|Bx|R\ [7] $end
$var wire 1 3- \inst|Bx|R\ [6] $end
$var wire 1 4- \inst|Bx|R\ [5] $end
$var wire 1 5- \inst|Bx|R\ [4] $end
$var wire 1 6- \inst|Bx|R\ [3] $end
$var wire 1 7- \inst|Bx|R\ [2] $end
$var wire 1 8- \inst|Bx|R\ [1] $end
$var wire 1 9- \inst|Bx|R\ [0] $end
$var wire 1 :- \inst|MAR|R\ [7] $end
$var wire 1 ;- \inst|MAR|R\ [6] $end
$var wire 1 <- \inst|MAR|R\ [5] $end
$var wire 1 =- \inst|MAR|R\ [4] $end
$var wire 1 >- \inst|MAR|R\ [3] $end
$var wire 1 ?- \inst|MAR|R\ [2] $end
$var wire 1 @- \inst|MAR|R\ [1] $end
$var wire 1 A- \inst|MAR|R\ [0] $end
$var wire 1 B- \inst|PC|R\ [7] $end
$var wire 1 C- \inst|PC|R\ [6] $end
$var wire 1 D- \inst|PC|R\ [5] $end
$var wire 1 E- \inst|PC|R\ [4] $end
$var wire 1 F- \inst|PC|R\ [3] $end
$var wire 1 G- \inst|PC|R\ [2] $end
$var wire 1 H- \inst|PC|R\ [1] $end
$var wire 1 I- \inst|PC|R\ [0] $end
$var wire 1 J- \inst|IR|R\ [7] $end
$var wire 1 K- \inst|IR|R\ [6] $end
$var wire 1 L- \inst|IR|R\ [5] $end
$var wire 1 M- \inst|IR|R\ [4] $end
$var wire 1 N- \inst|IR|R\ [3] $end
$var wire 1 O- \inst|IR|R\ [2] $end
$var wire 1 P- \inst|IR|R\ [1] $end
$var wire 1 Q- \inst|IR|R\ [0] $end
$var wire 1 R- \inst|MDR|R\ [7] $end
$var wire 1 S- \inst|MDR|R\ [6] $end
$var wire 1 T- \inst|MDR|R\ [5] $end
$var wire 1 U- \inst|MDR|R\ [4] $end
$var wire 1 V- \inst|MDR|R\ [3] $end
$var wire 1 W- \inst|MDR|R\ [2] $end
$var wire 1 X- \inst|MDR|R\ [1] $end
$var wire 1 Y- \inst|MDR|R\ [0] $end
$var wire 1 Z- \inst|BP|R\ [7] $end
$var wire 1 [- \inst|BP|R\ [6] $end
$var wire 1 \- \inst|BP|R\ [5] $end
$var wire 1 ]- \inst|BP|R\ [4] $end
$var wire 1 ^- \inst|BP|R\ [3] $end
$var wire 1 _- \inst|BP|R\ [2] $end
$var wire 1 `- \inst|BP|R\ [1] $end
$var wire 1 a- \inst|BP|R\ [0] $end
$var wire 1 b- \inst|DST|R\ [7] $end
$var wire 1 c- \inst|DST|R\ [6] $end
$var wire 1 d- \inst|DST|R\ [5] $end
$var wire 1 e- \inst|DST|R\ [4] $end
$var wire 1 f- \inst|DST|R\ [3] $end
$var wire 1 g- \inst|DST|R\ [2] $end
$var wire 1 h- \inst|DST|R\ [1] $end
$var wire 1 i- \inst|DST|R\ [0] $end
$var wire 1 j- \ALT_INV_Reset~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Y
0,!
1-!
03!
04!
05!
06!
0D!
0U!
1V!
xW!
1X!
1Y!
1Z!
1[!
1\!
1]!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0p!
0r#
zs#
zt#
zu#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
16%
17%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
1J%
1K%
0L%
0M%
0N%
1O%
0P%
1Q%
0R%
1S%
0T%
1U%
0V%
0W%
1X%
1Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
1a%
0b%
1c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
1#&
0$&
1%&
0&&
1'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
16&
07&
18&
09&
1:&
0;&
0<&
0=&
0>&
1?&
0@&
1A&
0B&
1C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
1M&
0N&
0O&
0P&
0Q&
1R&
1S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
1[&
0\&
1]&
0^&
0_&
0`&
0a&
0b&
0c&
1d&
0e&
0f&
0g&
0h&
0i&
1j&
0k&
0l&
0m&
0n&
0o&
1p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
18'
09'
1:'
0;'
0<'
0='
0>'
1?'
0@'
1A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
1M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
1U'
1V'
0W'
0X'
0Y'
1Z'
0['
0\'
1]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
1e'
1f'
0g'
0h'
0i'
0j'
1k'
0l'
0m'
0n'
0o'
0p'
1q'
1r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
1$(
0%(
1&(
0'(
1((
0)(
0*(
1+(
0,(
1-(
0.(
1/(
00(
01(
02(
03(
04(
05(
06(
07(
18(
09(
0:(
0;(
0<(
0=(
0>(
1?(
1@(
0A(
0B(
0C(
0D(
0E(
0F(
1G(
0H(
0I(
0J(
1K(
1L(
0M(
0N(
0O(
0P(
0Q(
0R(
1S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
1\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
1g(
0h(
0i(
0j(
0k(
1l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
1v(
1w(
0x(
0y(
0z(
1{(
0|(
0}(
1~(
0!)
0")
0#)
0$)
0%)
0&)
1')
1()
0))
0*)
0+)
0,)
0-)
1.)
0/)
10)
01)
02)
03)
04)
15)
06)
17)
08)
19)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
1C)
0D)
0E)
0F)
1G)
0H)
0I)
0J)
0K)
0L)
1M)
0N)
1O)
0P)
1Q)
0R)
1S)
0T)
0U)
0V)
0W)
1X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
1a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
1i)
0j)
0k)
0l)
1m)
0n)
0o)
0p)
1q)
0r)
0s)
0t)
1u)
0v)
0w)
1x)
0y)
0z)
0{)
0|)
0})
0~)
1!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
1-*
0.*
1/*
00*
11*
12*
03*
04*
15*
06*
07*
08*
19*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
1B*
0C*
0D*
0E*
0F*
0G*
1H*
0I*
1J*
0K*
0L*
0M*
0N*
0O*
0P*
1Q*
0R*
0S*
0T*
1U*
0V*
1W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
1m*
1n*
0o*
0p*
0q*
0r*
1s*
0t*
0u*
0v*
1w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
1"+
0#+
1$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
1,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
1F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
1i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
1{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
1/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0j-
0A
0B
0C
0T
0U
0V
0W
0X
0Z
0[
0\
0]
0^
0_
0`
0a
0?!
0@!
0A!
0B!
0C!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0m!
0n!
0o!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
1n#
1o#
1p#
0q#
1j#
1k#
1l#
1m#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0.!
0/!
00!
01!
02!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
$end
#50000
1,!
1f!
1/%
1q#
10%
#100000
0,!
0-!
16!
0f!
0g!
1i!
12%
06%
0/%
0m#
0q#
00%
07%
1j-
#150000
1,!
1f!
1/%
1q#
10%
#200000
0,!
0f!
0/%
0q#
00%
#250000
1,!
1f!
1/%
1q#
10%
#300000
0,!
1A!
1C!
1]
1_
1`
1a
0f!
1$"
1""
1}!
1|!
1{!
1y!
17+
1%,
1p+
1_+
11%
15%
0/%
0q#
1e+
1.,
1r$
1t$
1t&
0/,
00%
1w"
1y"
0i+
13'
1h+
12!
10!
1i+
1;+
1b+
1s+
1),
1h*
1U+
1u+
1:,
1($
1.$
1,$
1*$
1;,
1<,
1~%
1!&
1|%
1}%
1y%
1z%
1c*
1-,
1t+
1d+
1<+
0h*
0U+
0u+
0:,
1-"
13"
11"
1/"
0($
0.$
0,$
0*$
1+$
1/$
1-$
0;,
0<,
0~%
0!&
0|%
0}%
0y%
0z%
0c*
1{%
1X+
1u+
1*,
17
15
13
11
0-"
03"
01"
0/"
10"
14"
12"
1.$
1~%
1!&
18
07
16
05
14
03
01
13"
17
#350000
1,!
1f!
1/%
1q#
10%
#400000
0,!
0f!
0/%
0q#
00%
#450000
1,!
1f!
1/%
1q#
10%
#500000
0,!
13!
15!
1U
1V
1X
1C
0f!
1h!
1k!
1u!
1s!
1r!
1o!
1:%
18%
1<%
1;%
1{&
13%
0/%
0q#
1)'
1+'
1,'
1-'
1@+
1=%
1V+
1[%
0c%
1f%
1?*
1F*
1T*
0X%
1>+
00%
1''
0Y%
0[%
1c%
0f%
0?*
0F*
0T*
#550000
1,!
1f!
1/%
1q#
10%
1U-
1W-
1X-
1Y-
1E#
1D#
1C#
1A#
1_$
1^$
1]$
1[$
1d"
1c"
1b"
1`"
1y
1x
1w
1u
#600000
0,!
0f!
0/%
0q#
00%
#650000
1,!
1f!
1/%
1q#
10%
#700000
0,!
0f!
0/%
0q#
00%
#750000
1,!
1f!
1/%
1q#
10%
#800000
0,!
0f!
0/%
0q#
00%
#850000
1,!
1f!
1/%
1q#
10%
#900000
0,!
0f!
0/%
0q#
00%
#950000
1,!
1f!
1/%
1q#
10%
#1000000
0,!
0f!
0/%
0q#
00%
#1050000
1,!
1f!
1/%
1q#
10%
#1100000
0,!
0f!
0/%
0q#
00%
#1150000
1,!
1f!
1/%
1q#
10%
#1200000
0,!
03!
05!
0U
0V
0X
0C
0A!
0C!
0]
0_
0`
0a
06!
0f!
0h!
0k!
0u!
0s!
0r!
0o!
0$"
0""
0}!
0|!
0{!
0y!
0i!
02%
07+
0%,
0p+
0_+
01%
05%
0:%
08%
0<%
0;%
0{&
03%
0/%
0q#
0)'
0+'
0,'
0-'
0@+
0=%
0V+
0b+
0s+
0),
0;+
0e+
0.,
0r$
0t$
03'
1F)
0t&
1/,
0<+
0-,
0t+
0d+
0''
1?+
1X%
0>+
00%
0w"
0y"
0/$
0-$
0+$
0?+
1Y%
0X+
0u+
0*,
0{%
0F)
0h+
02!
00!
04"
02"
00"
0.$
0~%
0!&
08
06
04
03"
07
#1250000
1,!
1f!
1/%
1q#
10%
#1300000
0,!
0f!
0/%
0q#
00%
#1350000
1,!
1f!
1/%
1q#
10%
#1400000
0,!
0f!
0/%
0q#
00%
#1450000
1,!
1f!
1/%
1q#
10%
#1500000
0,!
0f!
0/%
0q#
00%
#1550000
1,!
1f!
1/%
1q#
10%
#1600000
0,!
0f!
0/%
0q#
00%
#1650000
1,!
1f!
1/%
1q#
10%
#1700000
0,!
0f!
0/%
0q#
00%
#1750000
1,!
1f!
1/%
1q#
10%
#1800000
0,!
0f!
0/%
0q#
00%
#1850000
1,!
1f!
1/%
1q#
10%
#1900000
0,!
0f!
0/%
0q#
00%
#1950000
1,!
1f!
1/%
1q#
10%
#2000000
0,!
0f!
0/%
0q#
00%
#2050000
1,!
1f!
1/%
1q#
10%
#2100000
0,!
0f!
0/%
0q#
00%
#2150000
1,!
1f!
1/%
1q#
10%
#2200000
0,!
0f!
0/%
0q#
00%
#2250000
1,!
1f!
1/%
1q#
10%
#2300000
0,!
0f!
0/%
0q#
00%
#2350000
1,!
1f!
1/%
1q#
10%
#2400000
0,!
0f!
0/%
0q#
00%
#2450000
1,!
1f!
1/%
1q#
10%
#2500000
0,!
0f!
0/%
0q#
00%
#2550000
1,!
1f!
1/%
1q#
10%
#2600000
0,!
0f!
0/%
0q#
00%
#2650000
1,!
1f!
1/%
1q#
10%
#2700000
0,!
0f!
0/%
0q#
00%
#2750000
1,!
1f!
1/%
1q#
10%
#2800000
0,!
0f!
0/%
0q#
00%
#2850000
1,!
1f!
1/%
1q#
10%
#2900000
0,!
0f!
0/%
0q#
00%
#2950000
1,!
1f!
1/%
1q#
10%
#3000000
0,!
0f!
0/%
0q#
00%
#3050000
1,!
1f!
1/%
1q#
10%
#3100000
0,!
0f!
0/%
0q#
00%
#3150000
1,!
1f!
1/%
1q#
10%
#3200000
0,!
0f!
0/%
0q#
00%
#3250000
1,!
1f!
1/%
1q#
10%
#3300000
0,!
0f!
0/%
0q#
00%
#3350000
1,!
1f!
1/%
1q#
10%
#3400000
0,!
0f!
0/%
0q#
00%
#3450000
1,!
1f!
1/%
1q#
10%
#3500000
0,!
0f!
0/%
0q#
00%
#3550000
1,!
1f!
1/%
1q#
10%
#3600000
0,!
0f!
0/%
0q#
00%
#3650000
1,!
1f!
1/%
1q#
10%
#3700000
0,!
0f!
0/%
0q#
00%
#3750000
1,!
1f!
1/%
1q#
10%
#3800000
0,!
0f!
0/%
0q#
00%
#3850000
1,!
1f!
1/%
1q#
10%
#3900000
0,!
0f!
0/%
0q#
00%
#3950000
1,!
1f!
1/%
1q#
10%
#4000000
0,!
0f!
0/%
0q#
00%
#4050000
1,!
1f!
1/%
1q#
10%
#4100000
0,!
0f!
0/%
0q#
00%
#4150000
1,!
1f!
1/%
1q#
10%
#4200000
0,!
0f!
0/%
0q#
00%
#4250000
1,!
1f!
1/%
1q#
10%
#4300000
0,!
0f!
0/%
0q#
00%
#4350000
1,!
1f!
1/%
1q#
10%
#4400000
0,!
0f!
0/%
0q#
00%
#4450000
1,!
1f!
1/%
1q#
10%
#4500000
0,!
0f!
0/%
0q#
00%
#4550000
1,!
1f!
1/%
1q#
10%
#4600000
0,!
0f!
0/%
0q#
00%
#4650000
1,!
1f!
1/%
1q#
10%
#4700000
0,!
0f!
0/%
0q#
00%
#4750000
1,!
1f!
1/%
1q#
10%
#4800000
0,!
0f!
0/%
0q#
00%
#4850000
1,!
1f!
1/%
1q#
10%
#4900000
0,!
0f!
0/%
0q#
00%
#4950000
1,!
1f!
1/%
1q#
10%
#5000000
0,!
0f!
0/%
0q#
00%
#5050000
1,!
1f!
1/%
1q#
10%
#5100000
0,!
0f!
0/%
0q#
00%
#5150000
1,!
1f!
1/%
1q#
10%
#5200000
0,!
0f!
0/%
0q#
00%
#5250000
1,!
1f!
1/%
1q#
10%
#5300000
0,!
0f!
0/%
0q#
00%
#5350000
1,!
1f!
1/%
1q#
10%
#5400000
0,!
0f!
0/%
0q#
00%
#5450000
1,!
1f!
1/%
1q#
10%
#5500000
0,!
0f!
0/%
0q#
00%
#5550000
1,!
1f!
1/%
1q#
10%
#5600000
0,!
0f!
0/%
0q#
00%
#5650000
1,!
1f!
1/%
1q#
10%
#5700000
0,!
0f!
0/%
0q#
00%
#5750000
1,!
1f!
1/%
1q#
10%
#5800000
0,!
0f!
0/%
0q#
00%
#5850000
1,!
1f!
1/%
1q#
10%
#5900000
0,!
0f!
0/%
0q#
00%
#5950000
1,!
1f!
1/%
1q#
10%
#6000000
0,!
0f!
0/%
0q#
00%
#6050000
1,!
1f!
1/%
1q#
10%
#6100000
0,!
0f!
0/%
0q#
00%
#6150000
1,!
1f!
1/%
1q#
10%
#6200000
0,!
0f!
0/%
0q#
00%
#6250000
1,!
1f!
1/%
1q#
10%
#6300000
0,!
0f!
0/%
0q#
00%
#6350000
1,!
1f!
1/%
1q#
10%
#6400000
0,!
0f!
0/%
0q#
00%
#6450000
1,!
1f!
1/%
1q#
10%
#6500000
0,!
0f!
0/%
0q#
00%
#6550000
1,!
1f!
1/%
1q#
10%
#6600000
0,!
0f!
0/%
0q#
00%
#6650000
1,!
1f!
1/%
1q#
10%
#6700000
0,!
0f!
0/%
0q#
00%
#6750000
1,!
1f!
1/%
1q#
10%
#6800000
0,!
0f!
0/%
0q#
00%
#6850000
1,!
1f!
1/%
1q#
10%
#6900000
0,!
0f!
0/%
0q#
00%
#6950000
1,!
1f!
1/%
1q#
10%
#7000000
0,!
0f!
0/%
0q#
00%
#7050000
1,!
1f!
1/%
1q#
10%
#7100000
0,!
0f!
0/%
0q#
00%
#7150000
1,!
1f!
1/%
1q#
10%
#7200000
0,!
0f!
0/%
0q#
00%
#7250000
1,!
1f!
1/%
1q#
10%
#7300000
0,!
0f!
0/%
0q#
00%
#7350000
1,!
1f!
1/%
1q#
10%
#7400000
0,!
0f!
0/%
0q#
00%
#7450000
1,!
1f!
1/%
1q#
10%
#7500000
0,!
0f!
0/%
0q#
00%
#7550000
1,!
1f!
1/%
1q#
10%
#7600000
0,!
0f!
0/%
0q#
00%
#7650000
1,!
1f!
1/%
1q#
10%
#7700000
0,!
0f!
0/%
0q#
00%
#7750000
1,!
1f!
1/%
1q#
10%
#7800000
0,!
0f!
0/%
0q#
00%
#7850000
1,!
1f!
1/%
1q#
10%
#7900000
0,!
0f!
0/%
0q#
00%
#7950000
1,!
1f!
1/%
1q#
10%
#8000000
0,!
0f!
0/%
0q#
00%
#8050000
1,!
1f!
1/%
1q#
10%
#8100000
0,!
0f!
0/%
0q#
00%
#8150000
1,!
1f!
1/%
1q#
10%
#8200000
0,!
0f!
0/%
0q#
00%
#8250000
1,!
1f!
1/%
1q#
10%
#8300000
0,!
0f!
0/%
0q#
00%
#8350000
1,!
1f!
1/%
1q#
10%
#8400000
0,!
0f!
0/%
0q#
00%
#8450000
1,!
1f!
1/%
1q#
10%
#8500000
0,!
0f!
0/%
0q#
00%
#8550000
1,!
1f!
1/%
1q#
10%
#8600000
0,!
0f!
0/%
0q#
00%
#8650000
1,!
1f!
1/%
1q#
10%
#8700000
0,!
0f!
0/%
0q#
00%
#8750000
1,!
1f!
1/%
1q#
10%
#8800000
0,!
0f!
0/%
0q#
00%
#8850000
1,!
1f!
1/%
1q#
10%
#8900000
0,!
0f!
0/%
0q#
00%
#8950000
1,!
1f!
1/%
1q#
10%
#9000000
0,!
0f!
0/%
0q#
00%
#9050000
1,!
1f!
1/%
1q#
10%
#9100000
0,!
0f!
0/%
0q#
00%
#9150000
1,!
1f!
1/%
1q#
10%
#9200000
0,!
0f!
0/%
0q#
00%
#9250000
1,!
1f!
1/%
1q#
10%
#9300000
0,!
0f!
0/%
0q#
00%
#9350000
1,!
1f!
1/%
1q#
10%
#9400000
0,!
0f!
0/%
0q#
00%
#9450000
1,!
1f!
1/%
1q#
10%
#9500000
0,!
0f!
0/%
0q#
00%
#9550000
1,!
1f!
1/%
1q#
10%
#9600000
0,!
0f!
0/%
0q#
00%
#9650000
1,!
1f!
1/%
1q#
10%
#9700000
0,!
0f!
0/%
0q#
00%
#9750000
1,!
1f!
1/%
1q#
10%
#9800000
0,!
0f!
0/%
0q#
00%
#9850000
1,!
1f!
1/%
1q#
10%
#9900000
0,!
0f!
0/%
0q#
00%
#9950000
1,!
1f!
1/%
1q#
10%
#10000000
