{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582714189472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582714189486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 18:49:49 2020 " "Processing started: Wed Feb 26 18:49:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582714189486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714189486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714189487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582714190246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582714190246 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram.qsys " "Elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714212329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:20 Progress: Loading wishbone_cyc10/sdram.qsys " "2020.02.26.18:50:20 Progress: Loading wishbone_cyc10/sdram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714220909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:23 Progress: Reading input file " "2020.02.26.18:50:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714223464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:23 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.02.26.18:50:23 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714223571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:25 Progress: Parameterizing module clk_0 " "2020.02.26.18:50:25 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714225240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:25 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\] " "2020.02.26.18:50:25 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714225273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:25 Progress: Parameterizing module new_sdram_controller_0 " "2020.02.26.18:50:25 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714225604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:25 Progress: Building connections " "2020.02.26.18:50:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714225619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:25 Progress: Parameterizing connections " "2020.02.26.18:50:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714225820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:25 Progress: Validating " "2020.02.26.18:50:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714225823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.26.18:50:27 Progress: Done reading input file " "2020.02.26.18:50:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714227504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714229398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH " "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714230281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'sdram_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'sdram_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714233619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec F:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_new_sdram_controller_0 --dir=C:/Users/FANZHI~1/AppData/Local/Temp/alt8318_7755830416265571968.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=F:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/FANZHI~1/AppData/Local/Temp/alt8318_7755830416265571968.dir/0002_new_sdram_controller_0_gen//sdram_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec F:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_new_sdram_controller_0 --dir=C:/Users/FANZHI~1/AppData/Local/Temp/alt8318_7755830416265571968.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=F:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/FANZHI~1/AppData/Local/Temp/alt8318_7755830416265571968.dir/0002_new_sdram_controller_0_gen//sdram_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714233619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'sdram_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'sdram_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714234170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"sdram\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"sdram\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714234193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714234214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done \"sdram\" with 3 modules, 5 files " "Sdram: Done \"sdram\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714234227 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram.qsys " "Finished elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714235038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "sdram_controller/wb2sdrc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sdram_controller/sync_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdram_controller/sdrc_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller/sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235148 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_soc " "Found entity 1: wishbone_soc" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone " "Found entity 1: rom_wishbone" {  } { { "rom_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/rom_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wishbone " "Found entity 1: ram_wishbone" {  } { { "ram_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ram_wishbone.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_bus_addr_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_bus_addr_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_bus_addr_conv " "Found entity 1: phy_bus_addr_conv" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/phy_bus_addr_conv.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235198 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum ram_wishbone.v 7 config_string_and_timer.v(39) " "Verilog HDL macro warning at config_string_and_timer.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"ram_wishbone.v\", line 7" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1582714235202 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 ram_wishbone.v 8 config_string_and_timer.v(40) " "Verilog HDL macro warning at config_string_and_timer.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"ram_wishbone.v\", line 8" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1582714235202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_string_and_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file config_string_and_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_string_and_timer " "Found entity 1: config_string_and_timer" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax/wb_conmax_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax/wb_conmax_slave_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235239 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(146)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(147)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(148)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(149)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(150)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(151)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(152)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(153)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(154)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(155)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(156)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(157)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(158)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(159)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(160)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(161)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax/wb_conmax_pri_dec.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax/wb_conmax_master_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax/wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax/wb_conmax_arb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/pc_reg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "cpu/openriscv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mmu_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mmu_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu_conv " "Found entity 1: mmu_conv" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mmu_conv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "cpu/mem_wb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "cpu/llbit_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/llbit_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/if_id.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "cpu/id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "cpu/div.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "cpu/ctrl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom " "Found entity 1: ip_rom" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "ip_ram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_wishbone " "Found entity 1: led_wishbone" {  } { { "led_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/led_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wishbone_uart_lite.v(56) " "Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582714235482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_uart_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_uart_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_uart_lite " "Found entity 1: wishbone_uart_lite" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb32_avalon16.v 1 1 " "Found 1 design units, including 1 entities, in source file wb32_avalon16.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb32_avalon16 " "Found entity 1: wb32_avalon16" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_sdram " "Found entity 1: ip_pll_sdram" {  } { { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clk " "Found entity 1: sdram_clk" {  } { { "sdram_clk.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "db/ip/sdram/sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235525 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_new_sdram_controller_0 " "Found entity 2: sdram_new_sdram_controller_0" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714235525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714235525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1582714235527 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235529 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235530 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235530 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235536 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235536 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235536 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235537 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235539 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235539 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235539 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235540 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235540 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235541 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235542 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235542 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235675 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235675 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235675 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1582714235678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wishbone_soc " "Elaborating entity \"wishbone_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582714235884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_sdram ip_pll_sdram:ip_pll_sdram0 " "Elaborating entity \"ip_pll_sdram\" for hierarchy \"ip_pll_sdram:ip_pll_sdram0\"" {  } { { "wishbone_soc.v" "ip_pll_sdram0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\"" {  } { { "ip_pll_sdram.v" "altpll_component" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\"" {  } { { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component " "Instantiated megafunction \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 3 " "Parameter \"clk3_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift -1259 " "Parameter \"clk3_phase_shift\" = \"-1259\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_pll_sdram " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_pll_sdram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236118 ""}  } { { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582714236118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_pll_sdram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_pll_sdram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_sdram_altpll " "Found entity 1: ip_pll_sdram_altpll" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714236203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714236203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_sdram_altpll ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated " "Elaborating entity \"ip_pll_sdram_altpll\" for hierarchy \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_bus_addr_conv phy_bus_addr_conv:phy_bus_addr_conv0 " "Elaborating entity \"phy_bus_addr_conv\" for hierarchy \"phy_bus_addr_conv:phy_bus_addr_conv0\"" {  } { { "wishbone_soc.v" "phy_bus_addr_conv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openriscv openriscv:openriscv0 " "Elaborating entity \"openriscv\" for hierarchy \"openriscv:openriscv0\"" {  } { { "wishbone_soc.v" "openriscv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openriscv:openriscv0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openriscv:openriscv0\|pc_reg:pc_reg0\"" {  } { { "cpu/openriscv.v" "pc_reg0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openriscv:openriscv0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openriscv:openriscv0\|if_id:if_id0\"" {  } { { "cpu/openriscv.v" "if_id0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236248 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "if_id.v(93) " "Verilog HDL warning at if_id.v(93): ignoring unsupported system task" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/if_id.v" 93 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582714236252 "|wishbone_soc|openriscv:openriscv0|if_id:if_id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openriscv:openriscv0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openriscv:openriscv0\|id:id0\"" {  } { { "cpu/openriscv.v" "id0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openriscv:openriscv0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openriscv:openriscv0\|regfile:regfile1\"" {  } { { "cpu/openriscv.v" "regfile1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openriscv:openriscv0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openriscv:openriscv0\|id_ex:id_ex0\"" {  } { { "cpu/openriscv.v" "id_ex0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(109) " "Verilog HDL assignment warning at id_ex.v(109): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236282 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(133) " "Verilog HDL assignment warning at id_ex.v(133): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236282 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(157) " "Verilog HDL assignment warning at id_ex.v(157): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236283 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openriscv:openriscv0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openriscv:openriscv0\|ex:ex0\"" {  } { { "cpu/openriscv.v" "ex0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236286 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cnt_o ex.v(87) " "Output port \"cnt_o\" at ex.v(87) has no driver" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582714236293 "|wishbone_soc|openriscv:openriscv0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openriscv:openriscv0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openriscv:openriscv0\|ex_mem:ex_mem0\"" {  } { { "cpu/openriscv.v" "ex_mem0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openriscv:openriscv0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openriscv:openriscv0\|mem:mem0\"" {  } { { "cpu/openriscv.v" "mem0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_alignment_error mem.v(127) " "Verilog HDL or VHDL warning at mem.v(127): object \"load_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236319 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_access_error mem.v(128) " "Verilog HDL or VHDL warning at mem.v(128): object \"load_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236319 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_alignment_error mem.v(129) " "Verilog HDL or VHDL warning at mem.v(129): object \"store_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236319 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_access_error mem.v(130) " "Verilog HDL or VHDL warning at mem.v(130): object \"store_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236319 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openriscv:openriscv0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openriscv:openriscv0\|mem_wb:mem_wb0\"" {  } { { "cpu/openriscv.v" "mem_wb0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openriscv:openriscv0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openriscv:openriscv0\|ctrl:ctrl0\"" {  } { { "cpu/openriscv.v" "ctrl0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openriscv:openriscv0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openriscv:openriscv0\|div:div0\"" {  } { { "cpu/openriscv.v" "div0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg openriscv:openriscv0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"openriscv:openriscv0\|LLbit_reg:LLbit_reg0\"" {  } { { "cpu/openriscv.v" "LLbit_reg0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openriscv:openriscv0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openriscv:openriscv0\|csr:csr0\"" {  } { { "cpu/openriscv.v" "csr0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(389) " "Verilog HDL assignment warning at csr.v(389): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236447 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(407) " "Verilog HDL assignment warning at csr.v(407): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236447 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(409) " "Verilog HDL assignment warning at csr.v(409): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236447 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 csr.v(410) " "Verilog HDL assignment warning at csr.v(410): truncated value with size 32 to match size of target (16)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236447 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 csr.v(411) " "Verilog HDL assignment warning at csr.v(411): truncated value with size 32 to match size of target (12)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236447 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(414) " "Verilog HDL assignment warning at csr.v(414): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236447 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(418) " "Verilog HDL assignment warning at csr.v(418): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236448 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(420) " "Verilog HDL assignment warning at csr.v(420): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236448 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(422) " "Verilog HDL assignment warning at csr.v(422): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236448 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 csr.v(425) " "Verilog HDL assignment warning at csr.v(425): truncated value with size 32 to match size of target (22)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236448 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(426) " "Verilog HDL assignment warning at csr.v(426): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236448 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(502) " "Verilog HDL assignment warning at csr.v(502): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236449 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(503) " "Verilog HDL assignment warning at csr.v(503): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236449 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(617) " "Verilog HDL assignment warning at csr.v(617): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236451 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(618) " "Verilog HDL assignment warning at csr.v(618): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236452 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu_conv openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0 " "Elaborating entity \"mmu_conv\" for hierarchy \"openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0\"" {  } { { "cpu/csr.v" "mmu_conv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236458 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mmu_conv.v(279) " "Verilog HDL warning at mmu_conv.v(279): ignoring unsupported system task" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mmu_conv.v" 279 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582714236462 "|wishbone_soc|openriscv:openriscv0|csr:csr0|mmu_conv:mmu_conv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "dwishbone_bus_if" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236479 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "iwishbone_bus_if" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236489 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_uart_lite wishbone_uart_lite:wishbone_uart_lite0 " "Elaborating entity \"wishbone_uart_lite\" for hierarchy \"wishbone_uart_lite:wishbone_uart_lite0\"" {  } { { "wishbone_soc.v" "wishbone_uart_lite0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(69) " "Verilog HDL assignment warning at wishbone_uart_lite.v(69): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236497 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wishbone_uart_lite.v(79) " "Verilog HDL assignment warning at wishbone_uart_lite.v(79): truncated value with size 32 to match size of target (4)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236497 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(82) " "Verilog HDL assignment warning at wishbone_uart_lite.v(82): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582714236498 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_string_and_timer config_string_and_timer:config_string_and_timer0 " "Elaborating entity \"config_string_and_timer\" for hierarchy \"config_string_and_timer:config_string_and_timer0\"" {  } { { "wishbone_soc.v" "config_string_and_timer0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read config_string_and_timer.v(67) " "Verilog HDL or VHDL warning at config_string_and_timer.v(67): object \"is_read\" assigned a value but never read" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714236510 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wishbone rom_wishbone:rom_wishbone0 " "Elaborating entity \"rom_wishbone\" for hierarchy \"rom_wishbone:rom_wishbone0\"" {  } { { "wishbone_soc.v" "rom_wishbone0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_rom rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0 " "Elaborating entity \"ip_rom\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\"" {  } { { "rom_wishbone.v" "ip_rom0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/rom_wishbone.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\"" {  } { { "ip_rom.v" "altsyncram_component" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\"" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware.hex " "Parameter \"init_file\" = \"firmware.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714236658 ""}  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582714236658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mba1 " "Found entity 1: altsyncram_mba1" {  } { { "db/altsyncram_mba1.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714236753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714236753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mba1 rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated " "Elaborating entity \"altsyncram_mba1\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_58a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_58a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_58a " "Found entity 1: decode_58a" {  } { { "db/decode_58a.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/decode_58a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714236834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714236834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_58a rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|decode_58a:rden_decode " "Elaborating entity \"decode_58a\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|decode_58a:rden_decode\"" {  } { { "db/altsyncram_mba1.tdf" "rden_decode" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mux_9ob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714236932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714236932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9ob rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|mux_9ob:mux2 " "Elaborating entity \"mux_9ob\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|mux_9ob:mux2\"" {  } { { "db/altsyncram_mba1.tdf" "mux2" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714236935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wishbone led_wishbone:led_wishbone0 " "Elaborating entity \"led_wishbone\" for hierarchy \"led_wishbone:led_wishbone0\"" {  } { { "wishbone_soc.v" "led_wishbone0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb32_avalon16 wb32_avalon16:wb32_avalon16 " "Elaborating entity \"wb32_avalon16\" for hierarchy \"wb32_avalon16:wb32_avalon16\"" {  } { { "wishbone_soc.v" "wb32_avalon16" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done wb32_avalon16.v(57) " "Verilog HDL or VHDL warning at wb32_avalon16.v(57): object \"done\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714237050 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_sdram_readdata_r wb32_avalon16.v(66) " "Verilog HDL or VHDL warning at wb32_avalon16.v(66): object \"avalon_sdram_readdata_r\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714237050 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_sdram_waitrequest_r wb32_avalon16.v(67) " "Verilog HDL or VHDL warning at wb32_avalon16.v(67): object \"avalon_sdram_waitrequest_r\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714237050 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_sdram_readdata_valid_r wb32_avalon16.v(68) " "Verilog HDL or VHDL warning at wb32_avalon16.v(68): object \"avalon_sdram_readdata_valid_r\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582714237051 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram0\"" {  } { { "wishbone_soc.v" "sdram0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0 sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sdram_new_sdram_controller_0\" for hierarchy \"sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/sdram/sdram.v" "new_sdram_controller_0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/sdram.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0_input_efifo_module sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "the_sdram_new_sdram_controller_0_input_efifo_module" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:sdram0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:sdram0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sdram/sdram.v" "rst_controller" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/sdram.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "wishbone_soc.v" "wb_conmax_top0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax/wb_conmax_top.v" "m0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax/wb_conmax_top.v" "s0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "arb" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "msel" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax/wb_conmax_msel.v" "pri_enc" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "pd0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax/wb_conmax_top.v" "rf" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714237652 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openriscv:openriscv0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openriscv:openriscv0\|ex:ex0\|Mult0\"" {  } { { "cpu/ex.v" "Mult0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714276092 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582714276092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714276171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582714276171 ""}  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582714276171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mult_16t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582714276234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714276234 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582714278010 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "250 " "Ignored 250 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "250 " "Ignored 250 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1582714278163 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1582714278163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 448 -1 0 } } { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 127 -1 0 } } { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/pc_reg.v" 113 -1 0 } } { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1582714278362 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1582714278362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582714287398 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "775 " "775 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582714302864 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sdr_cke_o~buf0 " "Logic cell \"sdr_cke_o~buf0\"" {  } { { "wishbone_soc.v" "sdr_cke_o~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_dqm_o\[0\]~buf0 " "Logic cell \"sdr_dqm_o\[0\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_dqm_o\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_dqm_o\[1\]~buf0 " "Logic cell \"sdr_dqm_o\[1\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_dqm_o\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_ba_o\[0\]~buf0 " "Logic cell \"sdr_ba_o\[0\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_ba_o\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_ba_o\[1\]~buf0 " "Logic cell \"sdr_ba_o\[1\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_ba_o\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[0\]~buf0 " "Logic cell \"sdr_addr_o\[0\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[1\]~buf0 " "Logic cell \"sdr_addr_o\[1\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[2\]~buf0 " "Logic cell \"sdr_addr_o\[2\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[3\]~buf0 " "Logic cell \"sdr_addr_o\[3\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[4\]~buf0 " "Logic cell \"sdr_addr_o\[4\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[5\]~buf0 " "Logic cell \"sdr_addr_o\[5\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[6\]~buf0 " "Logic cell \"sdr_addr_o\[6\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[7\]~buf0 " "Logic cell \"sdr_addr_o\[7\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[8\]~buf0 " "Logic cell \"sdr_addr_o\[8\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[9\]~buf0 " "Logic cell \"sdr_addr_o\[9\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[10\]~buf0 " "Logic cell \"sdr_addr_o\[10\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[11\]~buf0 " "Logic cell \"sdr_addr_o\[11\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdatavalid_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdatavalid_i~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdatavalid_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[0\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[0\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[4\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[4\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[5\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[5\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[6\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[6\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[7\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[7\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[8\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[8\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[9\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[9\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[10\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[10\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[11\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[11\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[12\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[12\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[12\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[13\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[13\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[13\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[14\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[14\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[14\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[15\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[15\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[15\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_ack_i " "Logic cell \"s0_ack_i\"" {  } { { "wishbone_soc.v" "s0_ack_i" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[0\] " "Logic cell \"s0_data_i\[0\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[0\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[1\] " "Logic cell \"s0_data_i\[1\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[1\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[2\] " "Logic cell \"s0_data_i\[2\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[2\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[3\] " "Logic cell \"s0_data_i\[3\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[3\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[4\] " "Logic cell \"s0_data_i\[4\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[4\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[5\] " "Logic cell \"s0_data_i\[5\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[5\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[6\] " "Logic cell \"s0_data_i\[6\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[6\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[7\] " "Logic cell \"s0_data_i\[7\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[7\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[31\] " "Logic cell \"s0_data_i\[31\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[31\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[30\] " "Logic cell \"s0_data_i\[30\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[30\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[29\] " "Logic cell \"s0_data_i\[29\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[29\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[28\] " "Logic cell \"s0_data_i\[28\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[28\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[27\] " "Logic cell \"s0_data_i\[27\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[27\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[26\] " "Logic cell \"s0_data_i\[26\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[26\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[25\] " "Logic cell \"s0_data_i\[25\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[25\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[24\] " "Logic cell \"s0_data_i\[24\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[24\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[23\] " "Logic cell \"s0_data_i\[23\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[23\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[22\] " "Logic cell \"s0_data_i\[22\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[22\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[21\] " "Logic cell \"s0_data_i\[21\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[21\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[20\] " "Logic cell \"s0_data_i\[20\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[20\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[19\] " "Logic cell \"s0_data_i\[19\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[19\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[18\] " "Logic cell \"s0_data_i\[18\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[18\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[17\] " "Logic cell \"s0_data_i\[17\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[17\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[16\] " "Logic cell \"s0_data_i\[16\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[16\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[15\] " "Logic cell \"s0_data_i\[15\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[15\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[14\] " "Logic cell \"s0_data_i\[14\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[14\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[13\] " "Logic cell \"s0_data_i\[13\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[13\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[12\] " "Logic cell \"s0_data_i\[12\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[12\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[11\] " "Logic cell \"s0_data_i\[11\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[11\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[10\] " "Logic cell \"s0_data_i\[10\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[10\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[9\] " "Logic cell \"s0_data_i\[9\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[9\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[8\] " "Logic cell \"s0_data_i\[8\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[8\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[0\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[0\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[8\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[8\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_we_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_we_i~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_we_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_stb_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_stb_i~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_stb_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_cyc_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_cyc_i~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_cyc_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[9\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[9\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[21\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[21\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[21\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[11\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[11\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[10\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[10\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[13\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[13\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[13\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[12\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[12\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[12\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[15\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[15\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[15\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[14\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[14\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[14\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[17\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[17\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[17\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[16\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[16\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[16\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[19\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[19\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[19\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[18\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[18\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[18\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[20\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[20\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[20\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[4\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[4\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[5\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[5\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[6\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[6\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[7\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[7\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[16\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[16\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[16\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[0\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[0\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[17\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[17\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[17\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[18\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[18\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[18\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[19\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[19\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[19\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[20\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[20\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[20\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[4\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[4\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[21\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[21\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[21\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[5\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[5\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[22\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[22\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[22\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[6\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[6\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[23\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[23\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[23\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[7\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[7\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[24\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[24\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[24\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[8\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[8\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[25\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[25\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[25\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[9\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[9\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[26\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[26\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[26\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[10\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[10\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[27\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[27\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[27\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[11\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[11\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[28\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[28\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[28\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[12\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[12\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[12\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[29\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[29\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[29\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[13\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[13\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[13\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[30\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[30\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[30\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[14\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[14\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[14\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[31\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[31\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[31\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[15\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[15\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[15\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714302957 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1582714302957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.map.smsg " "Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714303379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582714304206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582714304206 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714305319 "|wishbone_soc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd_i " "No output dependent on input pin \"uart_rxd_i\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582714305319 "|wishbone_soc|uart_rxd_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582714305319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13940 " "Implemented 13940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582714305320 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582714305320 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582714305320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13816 " "Implemented 13816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582714305320 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582714305320 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582714305320 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1582714305320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582714305320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582714305463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 18:51:45 2020 " "Processing ended: Wed Feb 26 18:51:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582714305463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582714305463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582714305463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582714305463 ""}
