Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 25 09:23:14 2024
| Host         : WIN-H8ULN2I4VKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file II_4_timing_summary_routed.rpt -pb II_4_timing_summary_routed.pb -rpx II_4_timing_summary_routed.rpx -warn_on_violation
| Design       : II_4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.406       -1.259                      5                  570        0.187        0.000                      0                  570        4.500        0.000                       0                   142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.406       -1.259                      5                  570        0.187        0.000                      0                  570        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -0.406ns,  Total Violation       -1.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 4.807ns (48.925%)  route 5.018ns (51.075%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.935 f  addra0/P[14]
                         net (fo=32, routed)          1.850    13.785    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.124    13.909 r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.999    14.908    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y14         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.460    14.801    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.981    
                         clock uncertainty           -0.035    14.946    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.503    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 4.807ns (49.339%)  route 4.936ns (50.661%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.935 r  addra0/P[14]
                         net (fo=32, routed)          1.822    13.757    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.881 r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/i_/O
                         net (fo=1, routed)           0.945    14.826    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.466    14.807    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.509    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 4.807ns (49.400%)  route 4.924ns (50.600%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.935 r  addra0/P[14]
                         net (fo=32, routed)          1.729    13.664    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X57Y52         LUT4 (Prop_lut4_I3_O)        0.124    13.788 r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/i_/O
                         net (fo=1, routed)           1.026    14.814    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.468    14.809    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.511    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 4.807ns (50.134%)  route 4.781ns (49.866%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    11.935 f  addra0/P[12]
                         net (fo=32, routed)          1.577    13.512    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X57Y45         LUT4 (Prop_lut4_I2_O)        0.124    13.636 r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/i_/O
                         net (fo=1, routed)           1.035    14.672    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.474    14.815    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.517    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 4.807ns (50.556%)  route 4.701ns (49.444%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.935 f  addra0/P[14]
                         net (fo=32, routed)          1.784    13.719    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124    13.843 r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.749    14.592    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.472    14.813    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.958    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.515    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 4.807ns (51.056%)  route 4.608ns (48.944%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    11.935 f  addra0/P[15]
                         net (fo=32, routed)          1.803    13.738    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.124    13.862 r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/i_/O
                         net (fo=1, routed)           0.636    14.498    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.477    14.818    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.520    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 4.807ns (51.210%)  route 4.580ns (48.790%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    11.935 f  addra0/P[15]
                         net (fo=32, routed)          1.867    13.802    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X50Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.926 r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__6/i_/O
                         net (fo=1, routed)           0.544    14.470    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.475    14.816    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.518    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 4.683ns (50.659%)  route 4.561ns (49.341%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      3.841    11.935 r  addra0/P[9]
                         net (fo=30, routed)          2.392    14.327    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y14         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.460    14.801    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.981    
                         clock uncertainty           -0.035    14.946    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.380    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 4.683ns (50.630%)  route 4.566ns (49.370%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    11.935 r  addra0/P[2]
                         net (fo=30, routed)          2.397    14.333    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y13         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.466    14.807    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.386    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 4.683ns (50.671%)  route 4.559ns (49.329%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.562     5.083    vga_sync/clock_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=16, routed)          0.619     6.121    vga_sync/_vga_sync_y[2]
    SLICE_X53Y32         LUT2 (Prop_lut2_I0_O)        0.299     6.420 f  vga_sync/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           1.173     7.593    vga_sync/v_count_reg[9]_i_6_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.717 r  vga_sync/addra0_i_1/O
                         net (fo=1, routed)           0.377     8.094    A[9]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      3.841    11.935 r  addra0/P[10]
                         net (fo=30, routed)          2.390    14.325    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.460    14.801    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.981    
                         clock uncertainty           -0.035    14.946    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.380    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                  0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_mouse/is_left_click_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.645     1.529    ps2_mouse/clock_IBUF_BUFG
    SLICE_X14Y107        FDCE                                         r  ps2_mouse/is_left_click_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.164     1.693 r  ps2_mouse/is_left_click_reg_reg/Q
                         net (fo=1, routed)           0.082     1.775    ps2_mouse/U2/is_left_click_reg
    SLICE_X15Y107        LUT4 (Prop_lut4_I0_O)        0.045     1.820 r  ps2_mouse/U2/state_i_1/O
                         net (fo=1, routed)           0.000     1.820    ps2_mouse_n_4
    SLICE_X15Y107        FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.919     2.047    clock_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  state_reg/C
                         clock pessimism             -0.505     1.542    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.091     1.633    state_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2_mouse/U1/F1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse/U1/F2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.665     1.549    ps2_mouse/U1/clock_IBUF_BUFG
    SLICE_X1Y122         FDPE                                         r  ps2_mouse/U1/F1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  ps2_mouse/U1/F1_reg/Q
                         net (fo=3, routed)           0.133     1.823    ps2_mouse/U1/U2/F1
    SLICE_X0Y122         FDPE                                         r  ps2_mouse/U1/F2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.937     2.065    ps2_mouse/U1/clock_IBUF_BUFG
    SLICE_X0Y122         FDPE                                         r  ps2_mouse/U1/F2_reg/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y122         FDPE (Hold_fdpe_C_D)         0.070     1.632    ps2_mouse/U1/F2_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ps2_mouse/U2/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse/U2/i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.218%)  route 0.139ns (42.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.664     1.548    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y121         FDCE                                         r  ps2_mouse/U2/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDCE (Prop_fdce_C_Q)         0.141     1.689 f  ps2_mouse/U2/i_reg[4]/Q
                         net (fo=6, routed)           0.139     1.828    ps2_mouse/U2/i_reg_n_0_[4]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  ps2_mouse/U2/i[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    ps2_mouse/U2/i[5]_i_1__0_n_0
    SLICE_X7Y122         FDCE                                         r  ps2_mouse/U2/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.935     2.063    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  ps2_mouse/U2/i_reg[5]/C
                         clock pessimism             -0.502     1.561    
    SLICE_X7Y122         FDCE (Hold_fdce_C_D)         0.092     1.653    ps2_mouse/U2/i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ps2_mouse/U2/T_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse/U2/D1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.664     1.548    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  ps2_mouse/U2/T_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  ps2_mouse/U2/T_reg[0]/Q
                         net (fo=2, routed)           0.119     1.831    ps2_mouse/U2/T_reg_n_0_[0]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  ps2_mouse/U2/D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    ps2_mouse/U2/D1[0]_i_1_n_0
    SLICE_X7Y120         FDCE                                         r  ps2_mouse/U2/D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.937     2.065    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y120         FDCE                                         r  ps2_mouse/U2/D1_reg[0]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X7Y120         FDCE (Hold_fdce_C_D)         0.091     1.654    ps2_mouse/U2/D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ps2_mouse/U2/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse/U2/i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.664     1.548    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  ps2_mouse/U2/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  ps2_mouse/U2/i_reg[5]/Q
                         net (fo=12, routed)          0.174     1.863    ps2_mouse/U2/i_reg_n_0_[5]
    SLICE_X6Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  ps2_mouse/U2/i[6]_i_2/O
                         net (fo=1, routed)           0.000     1.908    ps2_mouse/U2/i[6]_i_2_n_0
    SLICE_X6Y122         FDCE                                         r  ps2_mouse/U2/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.935     2.063    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  ps2_mouse/U2/i_reg[6]/C
                         clock pessimism             -0.502     1.561    
    SLICE_X6Y122         FDCE (Hold_fdce_C_D)         0.120     1.681    ps2_mouse/U2/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.567     1.450    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y47         FDRE                                         r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.172     1.763    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X51Y47         FDRE                                         r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.838     1.965    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y47         FDRE                                         r  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.070     1.520    BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ps2_mouse/U2/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse/U2/Go_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.768%)  route 0.166ns (47.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.664     1.548    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y121         FDCE                                         r  ps2_mouse/U2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDCE (Prop_fdce_C_Q)         0.141     1.689 f  ps2_mouse/U2/i_reg[2]/Q
                         net (fo=14, routed)          0.166     1.855    ps2_mouse/U2/i_reg_n_0_[2]
    SLICE_X7Y120         LUT5 (Prop_lut5_I0_O)        0.045     1.900 r  ps2_mouse/U2/Go[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    ps2_mouse/U2/Go[0]_i_1_n_0
    SLICE_X7Y120         FDCE                                         r  ps2_mouse/U2/Go_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.937     2.065    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y120         FDCE                                         r  ps2_mouse/U2/Go_reg[0]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X7Y120         FDCE (Hold_fdce_C_D)         0.092     1.655    ps2_mouse/U2/Go_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.567     1.450    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y47         FDRE                                         r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     1.768    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X51Y47         FDRE                                         r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.838     1.965    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y47         FDRE                                         r  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.070     1.520    BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ps2_mouse/U2/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse/U2/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.339%)  route 0.176ns (48.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.664     1.548    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y122         FDCE                                         r  ps2_mouse/U2/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  ps2_mouse/U2/i_reg[5]/Q
                         net (fo=12, routed)          0.176     1.865    ps2_mouse/U2/i_reg_n_0_[5]
    SLICE_X7Y121         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  ps2_mouse/U2/i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.910    ps2_mouse/U2/i[2]_i_1__0_n_0
    SLICE_X7Y121         FDCE                                         r  ps2_mouse/U2/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.936     2.064    ps2_mouse/U2/clock_IBUF_BUFG
    SLICE_X7Y121         FDCE                                         r  ps2_mouse/U2/i_reg[2]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X7Y121         FDCE (Hold_fdce_C_D)         0.092     1.654    ps2_mouse/U2/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.565     1.448    vga_sync/clock_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  vga_sync/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  vga_sync/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.122     1.699    vga_sync/_vga_sync_x[7]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.099     1.798 r  vga_sync/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.798    vga_sync/h_count_reg[9]_i_2_n_0
    SLICE_X44Y49         FDCE                                         r  vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.835     1.962    vga_sync/clock_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.092     1.540    vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y21  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y21  BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   BRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46  vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46  vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46  vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46  vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y46  vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y122  ps2_mouse/U1/F1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y122  ps2_mouse/U1/F2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y122  ps2_mouse/U1/T_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y123  ps2_mouse/U1/i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y122  ps2_mouse/U1/i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y118  ps2_mouse/U1/C1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118  ps2_mouse/U1/C1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118  ps2_mouse/U1/C1_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118  ps2_mouse/U1/C1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119  ps2_mouse/U1/C1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118  ps2_mouse/U1/C1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118  ps2_mouse/U1/C1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118  ps2_mouse/U1/C1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y120  ps2_mouse/U1/C1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119  ps2_mouse/U1/C1_reg[6]/C



