 module regne(R, Rin, Clock, Q,rstn, inc);
 parameter n = 16;
 input [n-1:0] R;
 input Rin, Clock,rstn, inc;
 output [n-1:0] Q;
 reg [n-1:0] Q;
 
 always @(posedge Clock or negedge rstn)
 begin
  if (!rstn)
   Q <= 0;
  else if (Rin)
   Q <= R;
  else if(inc)
   Q <= Q + 1'b1;
 end
endmodule