<html><body><samp><pre>
<!@TC:1518296495>
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1518296495> | No constraint file specified. 
Linked File: <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2_scck.rpt:@XP_FILE">Parallel2CSI2_Parallel2CSI2_scck.rpt</a>
Printing clock  summary report in "C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1518296495> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1518296495> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\colorbar_gen.v:95:4:95:10:@N:BN362:@XP_MSG">colorbar_gen.v(95)</a><!@TM:1518296495> | Removing sequential instance vsync (in view: work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\colorbar_gen.v:95:4:95:10:@N:BN362:@XP_MSG">colorbar_gen.v(95)</a><!@TM:1518296495> | Removing sequential instance hsync (in view: work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                    Requested     Requested     Clock        Clock                   Clock
Clock                                                    Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
System                                                   1.0 MHz       1000.000      system       system_clkgroup         0    
oDDRx4|sclk_inferred_clock                               1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     4    
pll_pix2byte_YUV422_8bit_1lane|CLKOS2_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_2     133  
top|PIXCLK                                               1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     42   
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\oddrx4.v:81:12:81:16:@W:MT529:@XP_MSG">oddrx4.v(81)</a><!@TM:1518296495> | Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\colorbar_gen.v:95:4:95:10:@W:MT529:@XP_MSG">colorbar_gen.v(95)</a><!@TM:1518296495> | Found inferred clock top|PIXCLK which controls 42 sequential elements including u_colorbar_gen.linecnt[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_1lane_xo2_v6\rtl\byte_packetizer.v:104:5:104:11:@W:MT529:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518296495> | Found inferred clock pll_pix2byte_YUV422_8bit_1lane|CLKOS2_inferred_clock which controls 133 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

@N:<a href="@N:MF203:@XP_HELP">MF203</a> : <!@TM:1518296495> | Set autoconstraint_io  
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Feb 10 23:01:35 2018

###########################################################]

</pre></samp></body></html>
