#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 14 18:25:48 2021
# Process ID: 10564
# Current directory: C:/Users/mason/Desktop/MainProject/MainProject/MainProject.runs/synth_1
# Command line: vivado.exe -log VerilogFile.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VerilogFile.tcl
# Log file: C:/Users/mason/Desktop/MainProject/MainProject/MainProject.runs/synth_1/VerilogFile.vds
# Journal file: C:/Users/mason/Desktop/MainProject/MainProject/MainProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VerilogFile.tcl -notrace
Command: synth_design -top VerilogFile -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 740
WARNING: [Synth 8-6901] identifier 'PWMVal' is used before its declaration [C:/Users/mason/Desktop/MainProject/StateMain.v:73]
WARNING: [Synth 8-6901] identifier 'PWMVal' is used before its declaration [C:/Users/mason/Desktop/MainProject/StateMain.v:92]
WARNING: [Synth 8-6901] identifier 'PWMVal' is used before its declaration [C:/Users/mason/Desktop/MainProject/StateMain.v:119]
WARNING: [Synth 8-6901] identifier 'PWMVal' is used before its declaration [C:/Users/mason/Desktop/MainProject/StateMain.v:135]
WARNING: [Synth 8-6901] identifier 'PWMVal' is used before its declaration [C:/Users/mason/Desktop/MainProject/StateMain.v:163]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VerilogFile' [C:/Users/mason/Desktop/MainProject/VerilogFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'StateMain' [C:/Users/mason/Desktop/MainProject/StateMain.v:4]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter GO bound to: 11'b11101110100 
	Parameter STOP bound to: 11'b10101000000 
	Parameter PAUSE bound to: 11'b10111011101 
	Parameter RESUME bound to: 11'b10111010000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mason/Desktop/MainProject/StateMain.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mason/Desktop/MainProject/StateMain.v:275]
INFO: [Synth 8-226] default block is never used [C:/Users/mason/Desktop/MainProject/StateMain.v:365]
WARNING: [Synth 8-6090] variable 'all_filters_done' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mason/Desktop/MainProject/StateMain.v:470]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mason/Desktop/MainProject/StateMain.v:546]
INFO: [Synth 8-6155] done synthesizing module 'StateMain' (1#1) [C:/Users/mason/Desktop/MainProject/StateMain.v:4]
WARNING: [Synth 8-7071] port 'strobe' of module 'StateMain' is unconnected for instance 'u4' [C:/Users/mason/Desktop/MainProject/VerilogFile.v:35]
WARNING: [Synth 8-7023] instance 'u4' of module 'StateMain' has 16 connections declared, but only 15 given [C:/Users/mason/Desktop/MainProject/VerilogFile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'VerilogFile' (2#1) [C:/Users/mason/Desktop/MainProject/VerilogFile.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1019.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1019.957 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1019.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mason/Desktop/MainProject/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/mason/Desktop/MainProject/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mason/Desktop/MainProject/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VerilogFile_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VerilogFile_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1072.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.430 ; gain = 52.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.430 ; gain = 52.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.430 ; gain = 52.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1072.430 ; gain = 52.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 4     
	  22 Input   20 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   6 Input    1 Bit        Muxes := 6     
	  22 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u4/frequency_reg, operation Mode is: (A2*(B:0x14))'.
DSP Report: register u4/freq_count_reg is absorbed into DSP u4/frequency_reg.
DSP Report: register u4/frequency_reg is absorbed into DSP u4/frequency_reg.
DSP Report: operator u4/frequency0 is absorbed into DSP u4/frequency_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1072.430 ; gain = 52.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VerilogFile | (A2*(B:0x14))' | 21     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1075.188 ; gain = 55.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1102.629 ; gain = 82.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    85|
|3     |DSP48E1 |     1|
|4     |LUT1    |    34|
|5     |LUT2    |   136|
|6     |LUT3    |    27|
|7     |LUT4    |   181|
|8     |LUT5    |    47|
|9     |LUT6    |    49|
|10    |FDRE    |   342|
|11    |IBUF    |     5|
|12    |OBUF    |    38|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1116.516 ; gain = 44.086
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1116.516 ; gain = 96.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1126.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1126.383 ; gain = 106.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/mason/Desktop/MainProject/MainProject/MainProject.runs/synth_1/VerilogFile.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VerilogFile_utilization_synth.rpt -pb VerilogFile_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 18:27:16 2021...
