[03/14 15:45:22      0s] 
[03/14 15:45:22      0s] Cadence Innovus(TM) Implementation System.
[03/14 15:45:22      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/14 15:45:22      0s] 
[03/14 15:45:22      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/14 15:45:22      0s] Options:	
[03/14 15:45:22      0s] Date:		Tue Mar 14 15:45:22 2023
[03/14 15:45:22      0s] Host:		ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[03/14 15:45:22      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/14 15:45:22      0s] 
[03/14 15:45:22      0s] License:
[03/14 15:45:22      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/14 15:45:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/14 15:45:39     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 15:45:39     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/14 15:45:39     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 15:45:39     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/14 15:45:39     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/14 15:45:39     15s] @(#)CDS: CPE v19.17-s044
[03/14 15:45:39     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 15:45:39     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/14 15:45:39     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/14 15:45:39     15s] @(#)CDS: RCDB 11.14.18
[03/14 15:45:39     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/14 15:45:39     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP.

[03/14 15:45:39     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/14 15:45:40     15s] 
[03/14 15:45:40     15s] **INFO:  MMMC transition support version v31-84 
[03/14 15:45:40     15s] 
[03/14 15:45:40     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/14 15:45:40     15s] <CMD> suppressMessage ENCEXT-2799
[03/14 15:45:40     16s] <CMD> win
[03/14 15:57:37    146s] <CMD> is_common_ui_mode
[03/14 15:57:37    146s] <CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat fullchip
[03/14 15:57:37    146s] #% Begin load design ... (date=03/14 15:57:37, mem=489.3M)
[03/14 15:57:37    146s] Set Default Input Pin Transition as 0.1 ps.
[03/14 15:57:37    146s] Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Tue Mar 14 15:23:51 2023'.
[03/14 15:57:37    146s] % Begin Load MMMC data ... (date=03/14 15:57:37, mem=491.1M)
[03/14 15:57:37    146s] % End Load MMMC data ... (date=03/14 15:57:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=491.3M, current mem=491.3M)
[03/14 15:57:37    146s] 
[03/14 15:57:37    146s] Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/14 15:57:37    146s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/14 15:57:37    146s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/14 15:57:37    146s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/14 15:57:37    146s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/14 15:57:37    146s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/14 15:57:37    146s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/14 15:57:37    146s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/14 15:57:37    146s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/14 15:57:37    146s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 15:57:37    146s] The LEF parser will ignore this statement.
[03/14 15:57:37    146s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/14 15:57:37    146s] Set DBUPerIGU to M2 pitch 400.
[03/14 15:57:37    146s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 15:57:37    146s] Type 'man IMPLF-200' for more detail.
[03/14 15:57:37    146s] 
[03/14 15:57:37    146s] viaInitial starts at Tue Mar 14 15:57:37 2023
viaInitial ends at Tue Mar 14 15:57:37 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/14 15:57:37    146s] Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/viewDefinition.tcl
[03/14 15:57:37    146s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/14 15:57:39    148s] Read 811 cells in library 'tcbn65gpluswc' 
[03/14 15:57:39    148s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/14 15:57:40    149s] Read 811 cells in library 'tcbn65gplusbc' 
[03/14 15:57:40    149s] Ending "PreSetAnalysisView" (total cpu=0:00:02.7, real=0:00:03.0, peak res=604.8M, current mem=516.6M)
[03/14 15:57:40    149s] *** End library_loading (cpu=0.04min, real=0.05min, mem=25.0M, fe_cpu=2.49min, fe_real=12.30min, fe_mem=747.4M) ***
[03/14 15:57:40    149s] % Begin Load netlist data ... (date=03/14 15:57:40, mem=516.6M)
[03/14 15:57:40    149s] *** Begin netlist parsing (mem=747.4M) ***
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 15:57:40    149s] Type 'man IMPVL-159' for more detail.
[03/14 15:57:40    149s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/14 15:57:40    149s] To increase the message display limit, refer to the product command reference manual.
[03/14 15:57:40    149s] Created 811 new cells from 2 timing libraries.
[03/14 15:57:40    149s] Reading netlist ...
[03/14 15:57:40    149s] Backslashed names will retain backslash and a trailing blank character.
[03/14 15:57:40    149s] Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.v.bin'
[03/14 15:57:40    149s] Reading binary database version 2 in 1-threaded mode
[03/14 15:57:40    149s] 
[03/14 15:57:40    149s] *** Memory Usage v#1 (Current mem = 761.363M, initial mem = 283.785M) ***
[03/14 15:57:40    149s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=761.4M) ***
[03/14 15:57:40    149s] % End Load netlist data ... (date=03/14 15:57:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=538.3M, current mem=538.3M)
[03/14 15:57:40    149s] Set top cell to fullchip.
[03/14 15:57:41    150s] Hooked 1622 DB cells to tlib cells.
[03/14 15:57:41    150s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:01.0, peak res=571.6M, current mem=571.6M)
[03/14 15:57:41    150s] Starting recursive module instantiation check.
[03/14 15:57:41    150s] No recursion found.
[03/14 15:57:41    150s] Building hierarchical netlist for Cell fullchip ...
[03/14 15:57:41    150s] *** Netlist is unique.
[03/14 15:57:41    150s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/14 15:57:41    150s] ** info: there are 1832 modules.
[03/14 15:57:41    150s] ** info: there are 26161 stdCell insts.
[03/14 15:57:41    150s] 
[03/14 15:57:41    150s] *** Memory Usage v#1 (Current mem = 833.289M, initial mem = 283.785M) ***
[03/14 15:57:41    150s] *info: set bottom ioPad orient R0
[03/14 15:57:41    150s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 15:57:41    150s] Type 'man IMPFP-3961' for more detail.
[03/14 15:57:41    150s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 15:57:41    150s] Type 'man IMPFP-3961' for more detail.
[03/14 15:57:41    150s] Set Default Net Delay as 1000 ps.
[03/14 15:57:41    150s] Set Default Net Load as 0.5 pF. 
[03/14 15:57:41    150s] Set Default Input Pin Transition as 0.1 ps.
[03/14 15:57:41    150s] Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/gui.pref.tcl ...
[03/14 15:57:41    150s] ##  Process: 65            (User Set)               
[03/14 15:57:41    150s] ##     Node: (not set)                           
[03/14 15:57:41    150s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/14 15:57:41    150s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/14 15:57:41    150s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/14 15:57:41    150s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/14 15:57:41    150s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/14 15:57:41    150s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/14 15:57:41    150s] Stripe will break at block ring.
[03/14 15:57:41    150s] Extraction setup Delayed 
[03/14 15:57:41    150s] *Info: initialize multi-corner CTS.
[03/14 15:57:41    150s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=766.5M, current mem=583.7M)
[03/14 15:57:42    151s] Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/14 15:57:42    151s] Current (total cpu=0:02:31, real=0:12:20, peak res=774.2M, current mem=774.2M)
[03/14 15:57:42    151s] INFO (CTE): Constraints read successfully.
[03/14 15:57:42    151s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=793.5M, current mem=793.5M)
[03/14 15:57:42    151s] Current (total cpu=0:02:31, real=0:12:20, peak res=793.5M, current mem=793.5M)
[03/14 15:57:42    151s] Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/14 15:57:42    151s] Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/14 15:57:42    151s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 15:57:42    151s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 15:57:42    151s] Summary for sequential cells identification: 
[03/14 15:57:42    151s]   Identified SBFF number: 199
[03/14 15:57:42    151s]   Identified MBFF number: 0
[03/14 15:57:42    151s]   Identified SB Latch number: 0
[03/14 15:57:42    151s]   Identified MB Latch number: 0
[03/14 15:57:42    151s]   Not identified SBFF number: 0
[03/14 15:57:42    151s]   Not identified MBFF number: 0
[03/14 15:57:42    151s]   Not identified SB Latch number: 0
[03/14 15:57:42    151s]   Not identified MB Latch number: 0
[03/14 15:57:42    151s]   Number of sequential cells which are not FFs: 104
[03/14 15:57:42    151s] Total number of combinational cells: 497
[03/14 15:57:42    151s] Total number of sequential cells: 303
[03/14 15:57:42    151s] Total number of tristate cells: 11
[03/14 15:57:42    151s] Total number of level shifter cells: 0
[03/14 15:57:42    151s] Total number of power gating cells: 0
[03/14 15:57:42    151s] Total number of isolation cells: 0
[03/14 15:57:42    151s] Total number of power switch cells: 0
[03/14 15:57:42    151s] Total number of pulse generator cells: 0
[03/14 15:57:42    151s] Total number of always on buffers: 0
[03/14 15:57:42    151s] Total number of retention cells: 0
[03/14 15:57:42    151s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 15:57:42    151s] Total number of usable buffers: 27
[03/14 15:57:42    151s] List of unusable buffers:
[03/14 15:57:42    151s] Total number of unusable buffers: 0
[03/14 15:57:42    151s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
[03/14 15:57:42    151s] Total number of usable inverters: 27
[03/14 15:57:42    151s] List of unusable inverters:
[03/14 15:57:42    151s] Total number of unusable inverters: 0
[03/14 15:57:42    151s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 15:57:42    151s] Total number of identified usable delay cells: 9
[03/14 15:57:42    151s] List of identified unusable delay cells:
[03/14 15:57:42    151s] Total number of identified unusable delay cells: 0
[03/14 15:57:42    151s] Creating Cell Server, finished. 
[03/14 15:57:42    151s] 
[03/14 15:57:42    151s] Deleting Cell Server ...
[03/14 15:57:42    151s] % Begin Load MMMC data post ... (date=03/14 15:57:42, mem=816.3M)
[03/14 15:57:42    151s] % End Load MMMC data post ... (date=03/14 15:57:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.3M, current mem=814.9M)
[03/14 15:57:42    151s] Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.fp.gz (mem = 1052.5M).
[03/14 15:57:42    151s] % Begin Load floorplan data ... (date=03/14 15:57:42, mem=815.0M)
[03/14 15:57:42    151s] *info: reset 27437 existing net BottomPreferredLayer and AvoidDetour
[03/14 15:57:42    151s] net ignore based on current view = 0
[03/14 15:57:42    151s] Deleting old partition specification.
[03/14 15:57:42    151s] Set FPlanBox to (0 0 940000 932800)
[03/14 15:57:42    151s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 15:57:42    151s] Type 'man IMPFP-3961' for more detail.
[03/14 15:57:42    151s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 15:57:42    151s] Type 'man IMPFP-3961' for more detail.
[03/14 15:57:42    151s]  ... processed partition successfully.
[03/14 15:57:42    151s] Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Tue Mar 14 15:23:47 2023, version: 1)
[03/14 15:57:42    151s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=816.4M, current mem=816.4M)
[03/14 15:57:42    151s] Set (core_instance) in guide (20000 14400 878000 842400)
[03/14 15:57:42    151s] There are 172 nets with weight being set
[03/14 15:57:42    151s] There are 200 nets with bottomPreferredRoutingLayer being set
[03/14 15:57:42    151s] There are 172 nets with avoidDetour being set
[03/14 15:57:42    151s] Extracting standard cell pins and blockage ...... 
[03/14 15:57:43    151s] Pin and blockage extraction finished
[03/14 15:57:43    151s] % End Load floorplan data ... (date=03/14 15:57:43, total cpu=0:00:00.2, real=0:00:01.0, peak res=818.5M, current mem=818.5M)
[03/14 15:57:43    151s] Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.route.congmap.gz ...
[03/14 15:57:43    151s] % Begin Load SymbolTable ... (date=03/14 15:57:43, mem=818.8M)
[03/14 15:57:43    151s] Suppress "**WARN ..." messages.
[03/14 15:57:43    151s] routingBox: (0 0) (940000 932800)
[03/14 15:57:43    151s] coreBox:    (20000 20000) (920000 912800)
[03/14 15:57:43    151s] Un-suppress "**WARN ..." messages.
[03/14 15:57:43    151s] % End Load SymbolTable ... (date=03/14 15:57:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=824.8M, current mem=824.8M)
[03/14 15:57:43    151s] Loading place ...
[03/14 15:57:43    151s] % Begin Load placement data ... (date=03/14 15:57:43, mem=824.8M)
[03/14 15:57:43    151s] Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.place.gz.
[03/14 15:57:43    151s] ** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Tue Mar 14 15:23:47 2023, version# 2) ...
[03/14 15:57:43    151s] Read Views for adaptive view pruning ...
[03/14 15:57:43    151s] Read 0 views from Binary DB for adaptive view pruning
[03/14 15:57:43    151s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1062.7M) ***
[03/14 15:57:43    151s] Total net length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 7.709e+03)
[03/14 15:57:43    151s] % End Load placement data ... (date=03/14 15:57:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=830.2M, current mem=829.5M)
[03/14 15:57:43    151s] Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.pg.gz
[03/14 15:57:43    151s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1059.7M) ***
[03/14 15:57:43    151s] % Begin Load routing data ... (date=03/14 15:57:43, mem=829.9M)
[03/14 15:57:43    151s] Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.route.gz.
[03/14 15:57:43    151s] Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Tue Mar 14 15:23:47 2023 Format: 19.1) ...
[03/14 15:57:44    152s] *** Total 27324 nets are successfully restored.
[03/14 15:57:44    152s] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1090.7M) ***
[03/14 15:57:44    152s] % End Load routing data ... (date=03/14 15:57:44, total cpu=0:00:00.3, real=0:00:01.0, peak res=862.2M, current mem=861.3M)
[03/14 15:57:44    152s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/14 15:57:44    152s] Reading property file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.prop
[03/14 15:57:44    152s] Extracting macro/IO cell pins and blockage ...... 
[03/14 15:57:44    152s] Pin and blockage extraction finished
[03/14 15:57:44    152s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1096.7M) ***
[03/14 15:57:44    152s] Set Default Input Pin Transition as 0.1 ps.
[03/14 15:57:44    152s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: ˜y®P
[03/14 15:57:44    152s] Extraction setup Started 
[03/14 15:57:44    152s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/14 15:57:44    152s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/14 15:57:44    152s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 15:57:44    152s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 15:57:44    152s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 15:57:44    152s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 15:57:44    152s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/14 15:57:44    152s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 15:57:44    152s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 15:57:44    152s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 15:57:44    152s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 15:57:44    152s] Importing multi-corner RC tables ... 
[03/14 15:57:44    152s] Summary of Active RC-Corners : 
[03/14 15:57:44    152s]  
[03/14 15:57:44    152s]  Analysis View: WC_VIEW
[03/14 15:57:44    152s]     RC-Corner Name        : Cmax
[03/14 15:57:44    152s]     RC-Corner Index       : 0
[03/14 15:57:44    152s]     RC-Corner Temperature : 125 Celsius
[03/14 15:57:44    152s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/14 15:57:44    152s]     RC-Corner PreRoute Res Factor         : 1
[03/14 15:57:44    152s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 15:57:44    152s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 15:57:44    152s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 15:57:44    152s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 15:57:44    152s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 15:57:44    152s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 15:57:44    152s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 15:57:44    152s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 15:57:44    152s]  
[03/14 15:57:44    152s]  Analysis View: BC_VIEW
[03/14 15:57:44    152s]     RC-Corner Name        : Cmin
[03/14 15:57:44    152s]     RC-Corner Index       : 1
[03/14 15:57:44    152s]     RC-Corner Temperature : -40 Celsius
[03/14 15:57:44    152s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/14 15:57:44    152s]     RC-Corner PreRoute Res Factor         : 1
[03/14 15:57:44    152s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 15:57:44    152s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 15:57:44    152s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 15:57:44    152s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 15:57:44    152s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 15:57:44    152s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 15:57:44    152s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 15:57:44    152s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 15:57:44    152s] LayerId::1 widthSet size::4
[03/14 15:57:44    152s] LayerId::2 widthSet size::4
[03/14 15:57:44    152s] LayerId::3 widthSet size::4
[03/14 15:57:44    152s] LayerId::4 widthSet size::4
[03/14 15:57:44    152s] LayerId::5 widthSet size::4
[03/14 15:57:44    152s] LayerId::6 widthSet size::4
[03/14 15:57:44    152s] LayerId::7 widthSet size::4
[03/14 15:57:44    152s] LayerId::8 widthSet size::4
[03/14 15:57:44    152s] pesRestorePreRouteExtractionData::readRCGridDensityData Could not read file:x¨àP
[03/14 15:57:44    152s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[03/14 15:57:44    152s] LayerId::2 widthSet size::4
[03/14 15:57:44    152s] LayerId::3 widthSet size::4
[03/14 15:57:44    152s] LayerId::4 widthSet size::4
[03/14 15:57:44    152s] LayerId::5 widthSet size::4
[03/14 15:57:44    152s] LayerId::6 widthSet size::4
[03/14 15:57:44    152s] LayerId::7 widthSet size::4
[03/14 15:57:44    152s] LayerId::8 widthSet size::4
[03/14 15:57:44    152s] Updating RC grid for preRoute extraction ...
[03/14 15:57:44    152s] Initializing multi-corner capacitance tables ... 
[03/14 15:57:44    152s] Initializing multi-corner resistance tables ...
[03/14 15:57:44    152s] Loading rc congestion map /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.congmap.gz ...
[03/14 15:57:45    153s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275204 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.819400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 83 ; 
[03/14 15:57:45    153s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275204 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.819400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 83 ; 
[03/14 15:57:45    153s] Start generating vias ...
[03/14 15:57:45    153s] #Skip building auto via since it is not turned on.
[03/14 15:57:45    153s] Extracting standard cell pins and blockage ...... 
[03/14 15:57:45    153s] Pin and blockage extraction finished
[03/14 15:57:45    153s] Via generation completed.
[03/14 15:57:45    153s] % Begin Load power constraints ... (date=03/14 15:57:45, mem=899.8M)
[03/14 15:57:45    153s] % End Load power constraints ... (date=03/14 15:57:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.0M, current mem=900.0M)
[03/14 15:57:45    153s] % Begin load AAE data ... (date=03/14 15:57:45, mem=900.0M)
[03/14 15:57:46    154s] AAE DB initialization (MEM=1151.62 CPU=0:00:00.5 REAL=0:00:01.0) 
[03/14 15:57:46    154s] % End load AAE data ... (date=03/14 15:57:46, total cpu=0:00:00.9, real=0:00:01.0, peak res=907.9M, current mem=907.9M)
[03/14 15:57:46    154s] Restoring CCOpt config...
[03/14 15:57:46    154s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 15:57:46    154s] Summary for sequential cells identification: 
[03/14 15:57:46    154s]   Identified SBFF number: 199
[03/14 15:57:46    154s]   Identified MBFF number: 0
[03/14 15:57:46    154s]   Identified SB Latch number: 0
[03/14 15:57:46    154s]   Identified MB Latch number: 0
[03/14 15:57:46    154s]   Not identified SBFF number: 0
[03/14 15:57:46    154s]   Not identified MBFF number: 0
[03/14 15:57:46    154s]   Not identified SB Latch number: 0
[03/14 15:57:46    154s]   Not identified MB Latch number: 0
[03/14 15:57:46    154s]   Number of sequential cells which are not FFs: 104
[03/14 15:57:46    154s]  Visiting view : WC_VIEW
[03/14 15:57:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 15:57:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 15:57:46    154s]  Visiting view : BC_VIEW
[03/14 15:57:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 15:57:46    154s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 15:57:46    154s]  Setting StdDelay to 14.50
[03/14 15:57:46    154s] Creating Cell Server, finished. 
[03/14 15:57:46    154s] 
[03/14 15:57:46    154s]   Extracting original clock gating for clk...
[03/14 15:57:46    154s]     clock_tree clk contains 6512 sinks and 0 clock gates.
[03/14 15:57:46    154s]     Extraction for clk complete.
[03/14 15:57:46    154s]   Extracting original clock gating for clk done.
[03/14 15:57:46    154s]   The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
[03/14 15:57:46    154s]   The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
[03/14 15:57:46    154s] Restoring CCOpt config done.
[03/14 15:57:46    154s] Deleting Cell Server ...
[03/14 15:57:46    154s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 15:57:46    154s] Summary for sequential cells identification: 
[03/14 15:57:46    154s]   Identified SBFF number: 199
[03/14 15:57:46    154s]   Identified MBFF number: 0
[03/14 15:57:46    154s]   Identified SB Latch number: 0
[03/14 15:57:46    154s]   Identified MB Latch number: 0
[03/14 15:57:46    154s]   Not identified SBFF number: 0
[03/14 15:57:46    154s]   Not identified MBFF number: 0
[03/14 15:57:46    154s]   Not identified SB Latch number: 0
[03/14 15:57:46    154s]   Not identified MB Latch number: 0
[03/14 15:57:46    154s]   Number of sequential cells which are not FFs: 104
[03/14 15:57:46    154s] Total number of combinational cells: 497
[03/14 15:57:46    154s] Total number of sequential cells: 303
[03/14 15:57:46    154s] Total number of tristate cells: 11
[03/14 15:57:46    154s] Total number of level shifter cells: 0
[03/14 15:57:46    154s] Total number of power gating cells: 0
[03/14 15:57:46    154s] Total number of isolation cells: 0
[03/14 15:57:46    154s] Total number of power switch cells: 0
[03/14 15:57:46    154s] Total number of pulse generator cells: 0
[03/14 15:57:46    154s] Total number of always on buffers: 0
[03/14 15:57:46    154s] Total number of retention cells: 0
[03/14 15:57:46    154s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/14 15:57:46    154s] Total number of usable buffers: 18
[03/14 15:57:46    154s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 15:57:46    154s] Total number of unusable buffers: 9
[03/14 15:57:46    154s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/14 15:57:46    154s] Total number of usable inverters: 18
[03/14 15:57:46    154s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/14 15:57:46    154s] Total number of unusable inverters: 9
[03/14 15:57:46    154s] List of identified usable delay cells:
[03/14 15:57:46    154s] Total number of identified usable delay cells: 0
[03/14 15:57:46    154s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 15:57:46    154s] Total number of identified unusable delay cells: 9
[03/14 15:57:46    154s] Creating Cell Server, finished. 
[03/14 15:57:46    154s] 
[03/14 15:57:46    154s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/14 15:57:46    154s] Deleting Cell Server ...
[03/14 15:57:46    154s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/14 15:57:46    154s] timing_enable_default_delay_arc
[03/14 15:57:46    154s] #% End load design ... (date=03/14 15:57:46, total cpu=0:00:08.4, real=0:00:09.0, peak res=924.5M, current mem=921.5M)
[03/14 15:57:46    154s] 
[03/14 15:57:46    154s] *** Summary of all messages that are not suppressed in this session:
[03/14 15:57:46    154s] Severity  ID               Count  Summary                                  
[03/14 15:57:46    154s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/14 15:57:46    154s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/14 15:57:46    154s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/14 15:57:46    154s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/14 15:57:46    154s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/14 15:57:46    154s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/14 15:57:46    154s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/14 15:57:46    154s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/14 15:57:46    154s] *** Message Summary: 1636 warning(s), 0 error(s)
[03/14 15:57:46    154s] 
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/14 15:59:11    170s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/14 15:59:11    170s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 15:59:11    170s] <CMD> routeDesign
[03/14 15:59:11    170s] #% Begin routeDesign (date=03/14 15:59:11, mem=939.8M)
[03/14 15:59:11    170s] ### Time Record (routeDesign) is installed.
[03/14 15:59:11    170s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.80 (MB), peak = 942.77 (MB)
[03/14 15:59:11    170s] #Cmax has no qx tech file defined
[03/14 15:59:11    170s] #No active RC corner or QRC tech file is missing.
[03/14 15:59:11    170s] #**INFO: setDesignMode -flowEffort standard
[03/14 15:59:11    170s] #**INFO: multi-cut via swapping will be performed after routing.
[03/14 15:59:11    170s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/14 15:59:11    170s] OPERPROF: Starting checkPlace at level 1, MEM:1193.7M
[03/14 15:59:11    170s] z: 2, totalTracks: 1
[03/14 15:59:11    170s] z: 4, totalTracks: 1
[03/14 15:59:11    170s] z: 6, totalTracks: 1
[03/14 15:59:11    170s] z: 8, totalTracks: 1
[03/14 15:59:11    170s] #spOpts: N=65 
[03/14 15:59:11    170s] # Building fullchip llgBox search-tree.
[03/14 15:59:11    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1201.7M
[03/14 15:59:11    170s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1201.7M
[03/14 15:59:11    170s] Core basic site is core
[03/14 15:59:11    170s] Use non-trimmed site array because memory saving is not enough.
[03/14 15:59:11    170s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 15:59:11    170s] SiteArray: use 2,285,568 bytes
[03/14 15:59:11    170s] SiteArray: current memory after site array memory allocation 1203.8M
[03/14 15:59:11    170s] SiteArray: FP blocked sites are writable
[03/14 15:59:11    170s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1203.8M
[03/14 15:59:11    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1203.8M
[03/14 15:59:11    170s] Begin checking placement ... (start mem=1193.7M, init mem=1203.8M)
[03/14 15:59:11    170s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1203.8M
[03/14 15:59:11    170s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:1203.8M
[03/14 15:59:11    170s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1203.8M
[03/14 15:59:11    170s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1203.8M
[03/14 15:59:11    170s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1203.8M
[03/14 15:59:11    170s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.069, MEM:1208.8M
[03/14 15:59:11    170s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1208.8M
[03/14 15:59:11    170s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:1208.8M
[03/14 15:59:11    170s] *info: Placed = 26161          (Fixed = 64)
[03/14 15:59:11    170s] *info: Unplaced = 0           
[03/14 15:59:11    170s] Placement Density:61.19%(122910/200880)
[03/14 15:59:11    170s] Placement Density (including fixed std cells):61.19%(122910/200880)
[03/14 15:59:11    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1208.8M
[03/14 15:59:11    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:1206.7M
[03/14 15:59:11    170s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1206.7M)
[03/14 15:59:11    170s] OPERPROF: Finished checkPlace at level 1, CPU:0.280, REAL:0.275, MEM:1206.7M
[03/14 15:59:11    170s] 
[03/14 15:59:11    170s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/14 15:59:11    170s] *** Changed status on (77) nets in Clock.
[03/14 15:59:11    170s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1206.7M) ***
[03/14 15:59:11    170s] #Start route 172 clock and analog nets...
[03/14 15:59:11    170s] % Begin globalDetailRoute (date=03/14 15:59:11, mem=944.3M)
[03/14 15:59:11    170s] 
[03/14 15:59:11    170s] globalDetailRoute
[03/14 15:59:11    170s] 
[03/14 15:59:11    170s] #setNanoRouteMode -drouteAutoStop true
[03/14 15:59:11    170s] #setNanoRouteMode -drouteEndIteration 5
[03/14 15:59:11    170s] #setNanoRouteMode -drouteFixAntenna true
[03/14 15:59:11    170s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/14 15:59:11    170s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/14 15:59:11    170s] #setNanoRouteMode -routeSelectedNetOnly false
[03/14 15:59:11    170s] #setNanoRouteMode -routeWithEco true
[03/14 15:59:11    170s] #setNanoRouteMode -routeWithSiDriven true
[03/14 15:59:11    170s] #setNanoRouteMode -routeWithTimingDriven true
[03/14 15:59:11    170s] ### Time Record (globalDetailRoute) is installed.
[03/14 15:59:11    170s] #Start globalDetailRoute on Tue Mar 14 15:59:11 2023
[03/14 15:59:11    170s] #
[03/14 15:59:11    170s] ### Time Record (Pre Callback) is installed.
[03/14 15:59:11    170s] RC Grid backup saved.
[03/14 15:59:11    170s] ### Time Record (Pre Callback) is uninstalled.
[03/14 15:59:11    170s] ### Time Record (DB Import) is installed.
[03/14 15:59:11    170s] ### Time Record (Timing Data Generation) is installed.
[03/14 15:59:11    170s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 15:59:12    171s] LayerId::1 widthSet size::4
[03/14 15:59:12    171s] LayerId::2 widthSet size::4
[03/14 15:59:12    171s] LayerId::3 widthSet size::4
[03/14 15:59:12    171s] LayerId::4 widthSet size::4
[03/14 15:59:12    171s] LayerId::5 widthSet size::4
[03/14 15:59:12    171s] LayerId::6 widthSet size::4
[03/14 15:59:12    171s] LayerId::7 widthSet size::4
[03/14 15:59:12    171s] LayerId::8 widthSet size::4
[03/14 15:59:12    171s] Skipped RC grid update for preRoute extraction.
[03/14 15:59:12    171s] Initializing multi-corner capacitance tables ... 
[03/14 15:59:12    171s] Initializing multi-corner resistance tables ...
[03/14 15:59:13    171s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275204 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.819400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 83 ; 
[03/14 15:59:13    171s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/14 15:59:13    172s] ### Net info: total nets: 27437
[03/14 15:59:13    172s] ### Net info: dirty nets: 1127
[03/14 15:59:13    172s] ### Net info: marked as disconnected nets: 0
[03/14 15:59:13    172s] #num needed restored net=27265
[03/14 15:59:13    172s] #need_extraction net=27265 (total=27437)
[03/14 15:59:13    172s] ### Net info: fully routed nets: 77
[03/14 15:59:13    172s] ### Net info: trivial (< 2 pins) nets: 115
[03/14 15:59:13    172s] ### Net info: unrouted nets: 27245
[03/14 15:59:13    172s] ### Net info: re-extraction nets: 0
[03/14 15:59:13    172s] ### Net info: ignored nets: 0
[03/14 15:59:13    172s] ### Net info: skip routing nets: 27265
[03/14 15:59:13    172s] ### Time Record (DB Import) is uninstalled.
[03/14 15:59:13    172s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 15:59:13    172s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[03/14 15:59:13    172s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[03/14 15:59:13    172s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[03/14 15:59:13    172s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[03/14 15:59:13    172s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[03/14 15:59:13    172s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[03/14 15:59:13    172s] #       77dff68ae3e9
[03/14 15:59:13    172s] #
[03/14 15:59:13    172s] #Skip comparing routing design signature in db-snapshot flow
[03/14 15:59:13    172s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[03/14 15:59:13    172s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[03/14 15:59:13    172s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[03/14 15:59:13    172s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[03/14 15:59:13    172s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[03/14 15:59:13    172s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[03/14 15:59:13    172s] #       a6bca216f3c2a19b2f63d5f09c
[03/14 15:59:13    172s] #
[03/14 15:59:13    172s] ### Time Record (Global Routing) is installed.
[03/14 15:59:13    172s] ### Time Record (Global Routing) is uninstalled.
[03/14 15:59:13    172s] ### Time Record (Data Preparation) is installed.
[03/14 15:59:13    172s] #Start routing data preparation on Tue Mar 14 15:59:13 2023
[03/14 15:59:13    172s] #
[03/14 15:59:13    172s] #Minimum voltage of a net in the design = 0.000.
[03/14 15:59:13    172s] #Maximum voltage of a net in the design = 1.100.
[03/14 15:59:13    172s] #Voltage range [0.000 - 1.100] has 27435 nets.
[03/14 15:59:13    172s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 15:59:13    172s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 15:59:13    172s] ### Time Record (Cell Pin Access) is installed.
[03/14 15:59:13    172s] #Restoring pin access data from file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.apa ...
[03/14 15:59:13    172s] #Done restoring pin access data
[03/14 15:59:13    172s] #Initial pin access analysis.
[03/14 15:59:19    178s] #Detail pin access analysis.
[03/14 15:59:19    178s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 15:59:19    178s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 15:59:19    178s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 15:59:19    178s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 15:59:19    178s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 15:59:19    178s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 15:59:19    178s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 15:59:19    178s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 15:59:19    178s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 15:59:20    178s] #Regenerating Ggrids automatically.
[03/14 15:59:20    178s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 15:59:20    178s] #Using automatically generated G-grids.
[03/14 15:59:20    179s] #Done routing data preparation.
[03/14 15:59:20    179s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1049.14 (MB), peak = 1072.77 (MB)
[03/14 15:59:20    179s] ### Time Record (Data Preparation) is uninstalled.
[03/14 15:59:20    179s] ### Time Record (Special Wire Merging) is installed.
[03/14 15:59:20    179s] #Merging special wires: starts on Tue Mar 14 15:59:20 2023 with memory = 1049.69 (MB), peak = 1072.77 (MB)
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:20    179s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Finished routing data preparation on Tue Mar 14 15:59:20 2023
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Cpu time = 00:00:07
[03/14 15:59:20    179s] #Elapsed time = 00:00:07
[03/14 15:59:20    179s] #Increased memory = 46.01 (MB)
[03/14 15:59:20    179s] #Total memory = 1049.83 (MB)
[03/14 15:59:20    179s] #Peak memory = 1072.77 (MB)
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] ### Time Record (Global Routing) is installed.
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Start global routing on Tue Mar 14 15:59:20 2023
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Start global routing initialization on Tue Mar 14 15:59:20 2023
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Number of eco nets is 68
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] #Start global routing data preparation on Tue Mar 14 15:59:20 2023
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 14 15:59:20 2023 with memory = 1050.20 (MB), peak = 1072.77 (MB)
[03/14 15:59:20    179s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:20    179s] #Start routing resource analysis on Tue Mar 14 15:59:20 2023
[03/14 15:59:20    179s] #
[03/14 15:59:20    179s] ### init_is_bin_blocked starts on Tue Mar 14 15:59:20 2023 with memory = 1050.23 (MB), peak = 1072.77 (MB)
[03/14 15:59:20    179s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:20    179s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 14 15:59:20 2023 with memory = 1054.40 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### adjust_flow_cap starts on Tue Mar 14 15:59:21 2023 with memory = 1054.65 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### adjust_partial_route_blockage starts on Tue Mar 14 15:59:21 2023 with memory = 1054.65 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### set_via_blocked starts on Tue Mar 14 15:59:21 2023 with memory = 1054.65 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### copy_flow starts on Tue Mar 14 15:59:21 2023 with memory = 1054.65 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] #Routing resource analysis is done on Tue Mar 14 15:59:21 2023
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] ### report_flow_cap starts on Tue Mar 14 15:59:21 2023 with memory = 1054.66 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] #  Resource Analysis:
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 15:59:21    180s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 15:59:21    180s] #  --------------------------------------------------------------
[03/14 15:59:21    180s] #  M1             H        2252          79       24335    66.83%
[03/14 15:59:21    180s] #  M2             V        2266          84       24335     0.65%
[03/14 15:59:21    180s] #  M3             H        2331           0       24335     0.01%
[03/14 15:59:21    180s] #  M4             V        2286          64       24335     0.00%
[03/14 15:59:21    180s] #  M5             H        2331           0       24335     0.00%
[03/14 15:59:21    180s] #  M6             V        2350           0       24335     0.00%
[03/14 15:59:21    180s] #  M7             H         583           0       24335     0.00%
[03/14 15:59:21    180s] #  M8             V         587           0       24335     0.00%
[03/14 15:59:21    180s] #  --------------------------------------------------------------
[03/14 15:59:21    180s] #  Total                  14986       1.21%      194680     8.44%
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #  172 nets (0.63%) with 1 preferred extra spacing.
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### analyze_m2_tracks starts on Tue Mar 14 15:59:21 2023 with memory = 1054.67 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### report_initial_resource starts on Tue Mar 14 15:59:21 2023 with memory = 1054.68 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### mark_pg_pins_accessibility starts on Tue Mar 14 15:59:21 2023 with memory = 1054.68 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### set_net_region starts on Tue Mar 14 15:59:21 2023 with memory = 1054.68 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #Global routing data preparation is done on Tue Mar 14 15:59:21 2023
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.69 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] ### prepare_level starts on Tue Mar 14 15:59:21 2023 with memory = 1054.71 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init level 1 starts on Tue Mar 14 15:59:21 2023 with memory = 1054.72 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### Level 1 hgrid = 157 X 155
[03/14 15:59:21    180s] ### init level 2 starts on Tue Mar 14 15:59:21 2023 with memory = 1054.76 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### Level 2 hgrid = 40 X 39  (large_net only)
[03/14 15:59:21    180s] ### init level 3 starts on Tue Mar 14 15:59:21 2023 with memory = 1055.91 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### Level 3 hgrid = 10 X 10  (large_net only)
[03/14 15:59:21    180s] ### prepare_level_flow starts on Tue Mar 14 15:59:21 2023 with memory = 1056.35 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init_flow_edge starts on Tue Mar 14 15:59:21 2023 with memory = 1056.35 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### init_flow_edge starts on Tue Mar 14 15:59:21 2023 with memory = 1058.28 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### init_flow_edge starts on Tue Mar 14 15:59:21 2023 with memory = 1058.28 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #Global routing initialization is done on Tue Mar 14 15:59:21 2023
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1058.28 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] ### routing large nets 
[03/14 15:59:21    180s] #start global routing iteration 1...
[03/14 15:59:21    180s] ### init_flow_edge starts on Tue Mar 14 15:59:21 2023 with memory = 1058.32 (MB), peak = 1072.77 (MB)
[03/14 15:59:21    180s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[03/14 15:59:21    180s] ### routing at level 3 (topmost level) iter 0
[03/14 15:59:21    180s] ### routing at level 2 iter 0 for 0 hboxes
[03/14 15:59:21    180s] ### routing at level 1 iter 0 for 0 hboxes
[03/14 15:59:21    180s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.11 (MB), peak = 1086.12 (MB)
[03/14 15:59:21    180s] #
[03/14 15:59:21    180s] #start global routing iteration 2...
[03/14 15:59:21    180s] ### init_flow_edge starts on Tue Mar 14 15:59:21 2023 with memory = 1086.15 (MB), peak = 1086.15 (MB)
[03/14 15:59:21    180s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:21    180s] ### cal_flow starts on Tue Mar 14 15:59:21 2023 with memory = 1086.15 (MB), peak = 1086.15 (MB)
[03/14 15:59:21    180s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:21    180s] ### routing at level 1 (topmost level) iter 0
[03/14 15:59:22    181s] ### measure_qor starts on Tue Mar 14 15:59:22 2023 with memory = 1087.15 (MB), peak = 1087.15 (MB)
[03/14 15:59:22    181s] ### measure_congestion starts on Tue Mar 14 15:59:22 2023 with memory = 1087.15 (MB), peak = 1087.15 (MB)
[03/14 15:59:22    181s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.16 (MB), peak = 1087.16 (MB)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #start global routing iteration 3...
[03/14 15:59:22    181s] ### routing at level 1 (topmost level) iter 1
[03/14 15:59:22    181s] ### measure_qor starts on Tue Mar 14 15:59:22 2023 with memory = 1087.16 (MB), peak = 1087.16 (MB)
[03/14 15:59:22    181s] ### measure_congestion starts on Tue Mar 14 15:59:22 2023 with memory = 1087.16 (MB), peak = 1087.16 (MB)
[03/14 15:59:22    181s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.16 (MB), peak = 1087.16 (MB)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] ### route_end starts on Tue Mar 14 15:59:22 2023 with memory = 1087.16 (MB), peak = 1087.16 (MB)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
[03/14 15:59:22    181s] #Total number of nets with skipped attribute = 27150 (skipped).
[03/14 15:59:22    181s] #Total number of routable nets = 172.
[03/14 15:59:22    181s] #Total number of nets in the design = 27437.
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #163 routable nets have only global wires.
[03/14 15:59:22    181s] #9 routable nets have only detail routed wires.
[03/14 15:59:22    181s] #27150 skipped nets have only detail routed wires.
[03/14 15:59:22    181s] #163 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 15:59:22    181s] #9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #Routed net constraints summary:
[03/14 15:59:22    181s] #------------------------------------------------
[03/14 15:59:22    181s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 15:59:22    181s] #------------------------------------------------
[03/14 15:59:22    181s] #      Default                163               0  
[03/14 15:59:22    181s] #------------------------------------------------
[03/14 15:59:22    181s] #        Total                163               0  
[03/14 15:59:22    181s] #------------------------------------------------
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #Routing constraints summary of the whole design:
[03/14 15:59:22    181s] #-------------------------------------------------------------------------------
[03/14 15:59:22    181s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 15:59:22    181s] #-------------------------------------------------------------------------------
[03/14 15:59:22    181s] #      Default                172           28                25           27122  
[03/14 15:59:22    181s] #-------------------------------------------------------------------------------
[03/14 15:59:22    181s] #        Total                172           28                25           27122  
[03/14 15:59:22    181s] #-------------------------------------------------------------------------------
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] ### cal_base_flow starts on Tue Mar 14 15:59:22 2023 with memory = 1087.21 (MB), peak = 1087.21 (MB)
[03/14 15:59:22    181s] ### init_flow_edge starts on Tue Mar 14 15:59:22 2023 with memory = 1087.21 (MB), peak = 1087.21 (MB)
[03/14 15:59:22    181s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### cal_flow starts on Tue Mar 14 15:59:22 2023 with memory = 1087.21 (MB), peak = 1087.21 (MB)
[03/14 15:59:22    181s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### report_overcon starts on Tue Mar 14 15:59:22 2023 with memory = 1087.21 (MB), peak = 1087.21 (MB)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #                 OverCon          
[03/14 15:59:22    181s] #                  #Gcell    %Gcell
[03/14 15:59:22    181s] #     Layer           (1)   OverCon  Flow/Cap
[03/14 15:59:22    181s] #  ----------------------------------------------
[03/14 15:59:22    181s] #  M1            0(0.00%)   (0.00%)     0.52  
[03/14 15:59:22    181s] #  M2            0(0.00%)   (0.00%)     0.02  
[03/14 15:59:22    181s] #  M3            0(0.00%)   (0.00%)     0.01  
[03/14 15:59:22    181s] #  M4            0(0.00%)   (0.00%)     0.00  
[03/14 15:59:22    181s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/14 15:59:22    181s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/14 15:59:22    181s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/14 15:59:22    181s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/14 15:59:22    181s] #  ----------------------------------------------
[03/14 15:59:22    181s] #     Total      0(0.00%)   (0.00%)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 15:59:22    181s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### cal_base_flow starts on Tue Mar 14 15:59:22 2023 with memory = 1087.23 (MB), peak = 1087.23 (MB)
[03/14 15:59:22    181s] ### init_flow_edge starts on Tue Mar 14 15:59:22 2023 with memory = 1087.23 (MB), peak = 1087.23 (MB)
[03/14 15:59:22    181s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### cal_flow starts on Tue Mar 14 15:59:22 2023 with memory = 1087.23 (MB), peak = 1087.23 (MB)
[03/14 15:59:22    181s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### export_cong_map starts on Tue Mar 14 15:59:22 2023 with memory = 1087.23 (MB), peak = 1087.23 (MB)
[03/14 15:59:22    181s] ### PDZT_Export::export_cong_map starts on Tue Mar 14 15:59:22 2023 with memory = 1087.24 (MB), peak = 1087.24 (MB)
[03/14 15:59:22    181s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### import_cong_map starts on Tue Mar 14 15:59:22 2023 with memory = 1087.25 (MB), peak = 1087.25 (MB)
[03/14 15:59:22    181s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### update starts on Tue Mar 14 15:59:22 2023 with memory = 1087.25 (MB), peak = 1087.25 (MB)
[03/14 15:59:22    181s] #Complete Global Routing.
[03/14 15:59:22    181s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 15:59:22    181s] #Total wire length = 27643 um.
[03/14 15:59:22    181s] #Total half perimeter of net bounding box = 10116 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M1 = 0 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M2 = 333 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M3 = 13785 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M4 = 13069 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M5 = 386 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M6 = 69 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M7 = 0 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M8 = 0 um.
[03/14 15:59:22    181s] #Total number of vias = 20221
[03/14 15:59:22    181s] #Total number of multi-cut vias = 49 (  0.2%)
[03/14 15:59:22    181s] #Total number of single cut vias = 20172 ( 99.8%)
[03/14 15:59:22    181s] #Up-Via Summary (total 20221):
[03/14 15:59:22    181s] #                   single-cut          multi-cut      Total
[03/14 15:59:22    181s] #-----------------------------------------------------------
[03/14 15:59:22    181s] # M1              6631 ( 99.3%)        49 (  0.7%)       6680
[03/14 15:59:22    181s] # M2              6585 (100.0%)         0 (  0.0%)       6585
[03/14 15:59:22    181s] # M3              6862 (100.0%)         0 (  0.0%)       6862
[03/14 15:59:22    181s] # M4                79 (100.0%)         0 (  0.0%)         79
[03/14 15:59:22    181s] # M5                15 (100.0%)         0 (  0.0%)         15
[03/14 15:59:22    181s] #-----------------------------------------------------------
[03/14 15:59:22    181s] #                20172 ( 99.8%)        49 (  0.2%)      20221 
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #Total number of involved priority nets 163
[03/14 15:59:22    181s] #Maximum src to sink distance for priority net 232.2
[03/14 15:59:22    181s] #Average of max src_to_sink distance for priority net 46.1
[03/14 15:59:22    181s] #Average of ave src_to_sink distance for priority net 28.7
[03/14 15:59:22    181s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### report_overcon starts on Tue Mar 14 15:59:22 2023 with memory = 1087.26 (MB), peak = 1087.26 (MB)
[03/14 15:59:22    181s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### report_overcon starts on Tue Mar 14 15:59:22 2023 with memory = 1087.26 (MB), peak = 1087.26 (MB)
[03/14 15:59:22    181s] #Max overcon = 0 track.
[03/14 15:59:22    181s] #Total overcon = 0.00%.
[03/14 15:59:22    181s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 15:59:22    181s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #Global routing statistics:
[03/14 15:59:22    181s] #Cpu time = 00:00:02
[03/14 15:59:22    181s] #Elapsed time = 00:00:02
[03/14 15:59:22    181s] #Increased memory = 37.35 (MB)
[03/14 15:59:22    181s] #Total memory = 1087.27 (MB)
[03/14 15:59:22    181s] #Peak memory = 1087.27 (MB)
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #Finished global routing on Tue Mar 14 15:59:22 2023
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] ### Time Record (Global Routing) is uninstalled.
[03/14 15:59:22    181s] ### Time Record (Track Assignment) is installed.
[03/14 15:59:22    181s] ### Time Record (Track Assignment) is uninstalled.
[03/14 15:59:22    181s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.54 (MB), peak = 1087.27 (MB)
[03/14 15:59:22    181s] ### Time Record (Track Assignment) is installed.
[03/14 15:59:22    181s] #Start Track Assignment.
[03/14 15:59:22    181s] #Done with 398 horizontal wires in 2 hboxes and 127 vertical wires in 2 hboxes.
[03/14 15:59:22    181s] #Done with 3 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[03/14 15:59:22    181s] #Complete Track Assignment.
[03/14 15:59:22    181s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 15:59:22    181s] #Total wire length = 28709 um.
[03/14 15:59:22    181s] #Total half perimeter of net bounding box = 10116 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M1 = 257 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M2 = 339 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M3 = 14509 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M4 = 13148 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M5 = 386 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M6 = 69 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M7 = 0 um.
[03/14 15:59:22    181s] #Total wire length on LAYER M8 = 0 um.
[03/14 15:59:22    181s] #Total number of vias = 20221
[03/14 15:59:22    181s] #Total number of multi-cut vias = 49 (  0.2%)
[03/14 15:59:22    181s] #Total number of single cut vias = 20172 ( 99.8%)
[03/14 15:59:22    181s] #Up-Via Summary (total 20221):
[03/14 15:59:22    181s] #                   single-cut          multi-cut      Total
[03/14 15:59:22    181s] #-----------------------------------------------------------
[03/14 15:59:22    181s] # M1              6631 ( 99.3%)        49 (  0.7%)       6680
[03/14 15:59:22    181s] # M2              6585 (100.0%)         0 (  0.0%)       6585
[03/14 15:59:22    181s] # M3              6862 (100.0%)         0 (  0.0%)       6862
[03/14 15:59:22    181s] # M4                79 (100.0%)         0 (  0.0%)         79
[03/14 15:59:22    181s] # M5                15 (100.0%)         0 (  0.0%)         15
[03/14 15:59:22    181s] #-----------------------------------------------------------
[03/14 15:59:22    181s] #                20172 ( 99.8%)        49 (  0.2%)      20221 
[03/14 15:59:22    181s] #
[03/14 15:59:22    181s] ### Time Record (Track Assignment) is uninstalled.
[03/14 15:59:22    181s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1072.64 (MB), peak = 1087.27 (MB)
[03/14 15:59:22    181s] #
[03/14 15:59:23    181s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 15:59:23    181s] #Cpu time = 00:00:09
[03/14 15:59:23    181s] #Elapsed time = 00:00:09
[03/14 15:59:23    181s] #Increased memory = 69.20 (MB)
[03/14 15:59:23    181s] #Total memory = 1072.88 (MB)
[03/14 15:59:23    181s] #Peak memory = 1087.27 (MB)
[03/14 15:59:23    181s] ### Time Record (Detail Routing) is installed.
[03/14 15:59:23    182s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 15:59:23    182s] #
[03/14 15:59:23    182s] #Start Detail Routing..
[03/14 15:59:23    182s] #start initial detail routing ...
[03/14 15:59:23    182s] ### Design has 33 dirty nets, 30502 dirty-areas)
[03/14 15:59:59    218s] # ECO: 22.6% of the total area was rechecked for DRC, and 45.3% required routing.
[03/14 15:59:59    218s] #   number of violations = 2
[03/14 15:59:59    218s] #
[03/14 15:59:59    218s] #    By Layer and Type :
[03/14 15:59:59    218s] #	         MetSpc   Totals
[03/14 15:59:59    218s] #	M1            2        2
[03/14 15:59:59    218s] #	Totals        2        2
[03/14 15:59:59    218s] #26097 out of 26161 instances (99.8%) need to be verified(marked ipoed), dirty area = 66.0%.
[03/14 16:00:06    225s] #   number of violations = 2
[03/14 16:00:06    225s] #
[03/14 16:00:06    225s] #    By Layer and Type :
[03/14 16:00:06    225s] #	         MetSpc   Totals
[03/14 16:00:06    225s] #	M1            2        2
[03/14 16:00:06    225s] #	Totals        2        2
[03/14 16:00:06    225s] #cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1105.99 (MB), peak = 1107.51 (MB)
[03/14 16:00:06    225s] #start 1st optimization iteration ...
[03/14 16:00:06    225s] #   number of violations = 0
[03/14 16:00:06    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.98 (MB), peak = 1110.00 (MB)
[03/14 16:00:06    225s] #Complete Detail Routing.
[03/14 16:00:06    225s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:00:06    225s] #Total wire length = 28507 um.
[03/14 16:00:06    225s] #Total half perimeter of net bounding box = 10116 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M1 = 118 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M2 = 3841 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M3 = 13372 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M4 = 10887 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M5 = 220 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M6 = 69 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M7 = 0 um.
[03/14 16:00:06    225s] #Total wire length on LAYER M8 = 0 um.
[03/14 16:00:06    225s] #Total number of vias = 17696
[03/14 16:00:06    225s] #Total number of multi-cut vias = 120 (  0.7%)
[03/14 16:00:06    225s] #Total number of single cut vias = 17576 ( 99.3%)
[03/14 16:00:06    225s] #Up-Via Summary (total 17696):
[03/14 16:00:06    225s] #                   single-cut          multi-cut      Total
[03/14 16:00:06    225s] #-----------------------------------------------------------
[03/14 16:00:06    225s] # M1              6671 ( 98.2%)       120 (  1.8%)       6791
[03/14 16:00:06    225s] # M2              5959 (100.0%)         0 (  0.0%)       5959
[03/14 16:00:06    225s] # M3              4888 (100.0%)         0 (  0.0%)       4888
[03/14 16:00:06    225s] # M4                43 (100.0%)         0 (  0.0%)         43
[03/14 16:00:06    225s] # M5                15 (100.0%)         0 (  0.0%)         15
[03/14 16:00:06    225s] #-----------------------------------------------------------
[03/14 16:00:06    225s] #                17576 ( 99.3%)       120 (  0.7%)      17696 
[03/14 16:00:06    225s] #
[03/14 16:00:06    225s] #Total number of DRC violations = 0
[03/14 16:00:06    225s] ### Time Record (Detail Routing) is uninstalled.
[03/14 16:00:06    225s] #Cpu time = 00:00:44
[03/14 16:00:06    225s] #Elapsed time = 00:00:44
[03/14 16:00:06    225s] #Increased memory = -8.05 (MB)
[03/14 16:00:06    225s] #Total memory = 1064.83 (MB)
[03/14 16:00:06    225s] #Peak memory = 1110.02 (MB)
[03/14 16:00:06    225s] ### Time Record (Antenna Fixing) is installed.
[03/14 16:00:06    225s] #
[03/14 16:00:06    225s] #start routing for process antenna violation fix ...
[03/14 16:00:07    225s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:00:07    226s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1066.38 (MB), peak = 1110.02 (MB)
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:00:07    226s] #Total wire length = 28507 um.
[03/14 16:00:07    226s] #Total half perimeter of net bounding box = 10116 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M1 = 118 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M2 = 3841 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M3 = 13372 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M4 = 10887 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M5 = 220 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M6 = 69 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M7 = 0 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M8 = 0 um.
[03/14 16:00:07    226s] #Total number of vias = 17696
[03/14 16:00:07    226s] #Total number of multi-cut vias = 120 (  0.7%)
[03/14 16:00:07    226s] #Total number of single cut vias = 17576 ( 99.3%)
[03/14 16:00:07    226s] #Up-Via Summary (total 17696):
[03/14 16:00:07    226s] #                   single-cut          multi-cut      Total
[03/14 16:00:07    226s] #-----------------------------------------------------------
[03/14 16:00:07    226s] # M1              6671 ( 98.2%)       120 (  1.8%)       6791
[03/14 16:00:07    226s] # M2              5959 (100.0%)         0 (  0.0%)       5959
[03/14 16:00:07    226s] # M3              4888 (100.0%)         0 (  0.0%)       4888
[03/14 16:00:07    226s] # M4                43 (100.0%)         0 (  0.0%)         43
[03/14 16:00:07    226s] # M5                15 (100.0%)         0 (  0.0%)         15
[03/14 16:00:07    226s] #-----------------------------------------------------------
[03/14 16:00:07    226s] #                17576 ( 99.3%)       120 (  0.7%)      17696 
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] #Total number of DRC violations = 0
[03/14 16:00:07    226s] #Total number of net violated process antenna rule = 0
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:00:07    226s] #Total wire length = 28507 um.
[03/14 16:00:07    226s] #Total half perimeter of net bounding box = 10116 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M1 = 118 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M2 = 3841 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M3 = 13372 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M4 = 10887 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M5 = 220 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M6 = 69 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M7 = 0 um.
[03/14 16:00:07    226s] #Total wire length on LAYER M8 = 0 um.
[03/14 16:00:07    226s] #Total number of vias = 17696
[03/14 16:00:07    226s] #Total number of multi-cut vias = 120 (  0.7%)
[03/14 16:00:07    226s] #Total number of single cut vias = 17576 ( 99.3%)
[03/14 16:00:07    226s] #Up-Via Summary (total 17696):
[03/14 16:00:07    226s] #                   single-cut          multi-cut      Total
[03/14 16:00:07    226s] #-----------------------------------------------------------
[03/14 16:00:07    226s] # M1              6671 ( 98.2%)       120 (  1.8%)       6791
[03/14 16:00:07    226s] # M2              5959 (100.0%)         0 (  0.0%)       5959
[03/14 16:00:07    226s] # M3              4888 (100.0%)         0 (  0.0%)       4888
[03/14 16:00:07    226s] # M4                43 (100.0%)         0 (  0.0%)         43
[03/14 16:00:07    226s] # M5                15 (100.0%)         0 (  0.0%)         15
[03/14 16:00:07    226s] #-----------------------------------------------------------
[03/14 16:00:07    226s] #                17576 ( 99.3%)       120 (  0.7%)      17696 
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] #Total number of DRC violations = 0
[03/14 16:00:07    226s] #Total number of net violated process antenna rule = 0
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] ### Time Record (Antenna Fixing) is uninstalled.
[03/14 16:00:07    226s] #detailRoute Statistics:
[03/14 16:00:07    226s] #Cpu time = 00:00:45
[03/14 16:00:07    226s] #Elapsed time = 00:00:45
[03/14 16:00:07    226s] #Increased memory = -6.04 (MB)
[03/14 16:00:07    226s] #Total memory = 1066.84 (MB)
[03/14 16:00:07    226s] #Peak memory = 1110.02 (MB)
[03/14 16:00:07    226s] #Skip updating routing design signature in db-snapshot flow
[03/14 16:00:07    226s] ### Time Record (DB Export) is installed.
[03/14 16:00:07    226s] ### Time Record (DB Export) is uninstalled.
[03/14 16:00:07    226s] ### Time Record (Post Callback) is installed.
[03/14 16:00:07    226s] ### Time Record (Post Callback) is uninstalled.
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] #globalDetailRoute statistics:
[03/14 16:00:07    226s] #Cpu time = 00:00:56
[03/14 16:00:07    226s] #Elapsed time = 00:00:56
[03/14 16:00:07    226s] #Increased memory = 96.69 (MB)
[03/14 16:00:07    226s] #Total memory = 1041.00 (MB)
[03/14 16:00:07    226s] #Peak memory = 1110.02 (MB)
[03/14 16:00:07    226s] #Number of warnings = 1
[03/14 16:00:07    226s] #Total number of warnings = 1
[03/14 16:00:07    226s] #Number of fails = 0
[03/14 16:00:07    226s] #Total number of fails = 0
[03/14 16:00:07    226s] #Complete globalDetailRoute on Tue Mar 14 16:00:07 2023
[03/14 16:00:07    226s] #
[03/14 16:00:07    226s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 16:00:08    226s] % End globalDetailRoute (date=03/14 16:00:07, total cpu=0:00:56.5, real=0:00:57.0, peak res=1110.0M, current mem=1040.6M)
[03/14 16:00:08    226s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/14 16:00:08    227s] % Begin globalDetailRoute (date=03/14 16:00:08, mem=1040.6M)
[03/14 16:00:08    227s] 
[03/14 16:00:08    227s] globalDetailRoute
[03/14 16:00:08    227s] 
[03/14 16:00:08    227s] #setNanoRouteMode -drouteAutoStop true
[03/14 16:00:08    227s] #setNanoRouteMode -drouteFixAntenna true
[03/14 16:00:08    227s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/14 16:00:08    227s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/14 16:00:08    227s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/14 16:00:08    227s] #setNanoRouteMode -routeSelectedNetOnly false
[03/14 16:00:08    227s] #setNanoRouteMode -routeWithSiDriven true
[03/14 16:00:08    227s] #setNanoRouteMode -routeWithTimingDriven true
[03/14 16:00:08    227s] ### Time Record (globalDetailRoute) is installed.
[03/14 16:00:08    227s] #Start globalDetailRoute on Tue Mar 14 16:00:08 2023
[03/14 16:00:08    227s] #
[03/14 16:00:08    227s] ### Time Record (Pre Callback) is installed.
[03/14 16:00:08    227s] Saved RC grid cleaned up.
[03/14 16:00:08    227s] ### Time Record (Pre Callback) is uninstalled.
[03/14 16:00:08    227s] ### Time Record (DB Import) is installed.
[03/14 16:00:08    227s] ### Time Record (Timing Data Generation) is installed.
[03/14 16:00:08    227s] #Generating timing data, please wait...
[03/14 16:00:08    227s] #27322 total nets, 172 already routed, 172 will ignore in trialRoute
[03/14 16:00:08    227s] ### run_trial_route starts on Tue Mar 14 16:00:08 2023 with memory = 1018.65 (MB), peak = 1110.02 (MB)
[03/14 16:00:09    228s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.0 GB, peak:1.1 GB
[03/14 16:00:09    228s] ### dump_timing_file starts on Tue Mar 14 16:00:09 2023 with memory = 1048.60 (MB), peak = 1110.02 (MB)
[03/14 16:00:09    228s] ### extractRC starts on Tue Mar 14 16:00:09 2023 with memory = 1048.61 (MB), peak = 1110.02 (MB)
[03/14 16:00:09    228s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:00:09    228s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[03/14 16:00:09    228s] #Dump tif for version 2.1
[03/14 16:00:10    229s] Start AAE Lib Loading. (MEM=1372.95)
[03/14 16:00:10    229s] End AAE Lib Loading. (MEM=1401.56 CPU=0:00:00.0 Real=0:00:00.0)
[03/14 16:00:10    229s] End AAE Lib Interpolated Model. (MEM=1401.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:00:10    229s] First Iteration Infinite Tw... 
[03/14 16:00:15    234s] Total number of fetched objects 27344
[03/14 16:00:15    234s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 16:00:15    234s] End delay calculation. (MEM=1492.33 CPU=0:00:03.5 REAL=0:00:04.0)
[03/14 16:00:18    237s] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1107.60 (MB), peak = 1118.31 (MB)
[03/14 16:00:18    237s] ### dump_timing_file cpu:00:00:09, real:00:00:09, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:18    237s] #Done generating timing data.
[03/14 16:00:18    237s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 16:00:18    237s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/14 16:00:18    237s] ### Net info: total nets: 27437
[03/14 16:00:18    237s] ### Net info: dirty nets: 0
[03/14 16:00:18    237s] ### Net info: marked as disconnected nets: 0
[03/14 16:00:18    237s] #num needed restored net=0
[03/14 16:00:18    237s] #need_extraction net=0 (total=27437)
[03/14 16:00:18    237s] ### Net info: fully routed nets: 172
[03/14 16:00:18    237s] ### Net info: trivial (< 2 pins) nets: 115
[03/14 16:00:18    237s] ### Net info: unrouted nets: 27150
[03/14 16:00:18    237s] ### Net info: re-extraction nets: 0
[03/14 16:00:18    237s] ### Net info: ignored nets: 0
[03/14 16:00:18    237s] ### Net info: skip routing nets: 0
[03/14 16:00:19    238s] #Start reading timing information from file .timing_file_9026.tif.gz ...
[03/14 16:00:19    238s] #Read in timing information for 195 ports, 26161 instances from timing file .timing_file_9026.tif.gz.
[03/14 16:00:19    238s] ### Time Record (DB Import) is uninstalled.
[03/14 16:00:19    238s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 16:00:19    238s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/14 16:00:19    238s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/14 16:00:19    238s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/14 16:00:19    238s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/14 16:00:19    238s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/14 16:00:19    238s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/14 16:00:19    238s] #       c5c51a
[03/14 16:00:19    238s] #
[03/14 16:00:19    238s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/14 16:00:19    238s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/14 16:00:19    238s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/14 16:00:19    238s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/14 16:00:19    238s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/14 16:00:19    238s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/14 16:00:19    238s] #       915acf88eebe00bc51d1cd
[03/14 16:00:19    238s] #
[03/14 16:00:19    238s] ### Time Record (Global Routing) is installed.
[03/14 16:00:19    238s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:00:19    238s] ### Time Record (Data Preparation) is installed.
[03/14 16:00:19    238s] #Start routing data preparation on Tue Mar 14 16:00:19 2023
[03/14 16:00:19    238s] #
[03/14 16:00:19    238s] #Minimum voltage of a net in the design = 0.000.
[03/14 16:00:19    238s] #Maximum voltage of a net in the design = 1.100.
[03/14 16:00:19    238s] #Voltage range [0.000 - 1.100] has 27435 nets.
[03/14 16:00:19    238s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 16:00:19    238s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 16:00:19    238s] ### Time Record (Cell Pin Access) is installed.
[03/14 16:00:19    238s] #Initial pin access analysis.
[03/14 16:00:19    238s] #Detail pin access analysis.
[03/14 16:00:19    238s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 16:00:20    239s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 16:00:20    239s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:00:20    239s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:00:20    239s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:00:20    239s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:00:20    239s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:00:20    239s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:00:20    239s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:00:20    239s] #Regenerating Ggrids automatically.
[03/14 16:00:20    239s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 16:00:20    239s] #Using automatically generated G-grids.
[03/14 16:00:20    239s] #Done routing data preparation.
[03/14 16:00:20    239s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1128.90 (MB), peak = 1129.09 (MB)
[03/14 16:00:20    239s] ### Time Record (Data Preparation) is uninstalled.
[03/14 16:00:20    239s] ### Time Record (Special Wire Merging) is installed.
[03/14 16:00:20    239s] #Merging special wires: starts on Tue Mar 14 16:00:20 2023 with memory = 1129.36 (MB), peak = 1129.36 (MB)
[03/14 16:00:20    239s] #
[03/14 16:00:20    239s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:20    239s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #Finished routing data preparation on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #Cpu time = 00:00:01
[03/14 16:00:21    239s] #Elapsed time = 00:00:01
[03/14 16:00:21    239s] #Increased memory = 11.68 (MB)
[03/14 16:00:21    239s] #Total memory = 1129.45 (MB)
[03/14 16:00:21    239s] #Peak memory = 1129.46 (MB)
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] ### Time Record (Global Routing) is installed.
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #Start global routing on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #Start global routing initialization on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #Number of eco nets is 0
[03/14 16:00:21    239s] #
[03/14 16:00:21    239s] #Start global routing data preparation on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    239s] #
[03/14 16:00:21    240s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 14 16:00:21 2023 with memory = 1129.55 (MB), peak = 1129.55 (MB)
[03/14 16:00:21    240s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] #Start routing resource analysis on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] ### init_is_bin_blocked starts on Tue Mar 14 16:00:21 2023 with memory = 1129.55 (MB), peak = 1129.55 (MB)
[03/14 16:00:21    240s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 14 16:00:21 2023 with memory = 1133.68 (MB), peak = 1133.68 (MB)
[03/14 16:00:21    240s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### adjust_flow_cap starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### adjust_partial_route_blockage starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### set_via_blocked starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### copy_flow starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] #Routing resource analysis is done on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] ### report_flow_cap starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] #  Resource Analysis:
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 16:00:21    240s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 16:00:21    240s] #  --------------------------------------------------------------
[03/14 16:00:21    240s] #  M1             H        2252          79       24335    66.83%
[03/14 16:00:21    240s] #  M2             V        2266          84       24335     0.65%
[03/14 16:00:21    240s] #  M3             H        2331           0       24335     0.01%
[03/14 16:00:21    240s] #  M4             V        2286          64       24335     0.00%
[03/14 16:00:21    240s] #  M5             H        2331           0       24335     0.00%
[03/14 16:00:21    240s] #  M6             V        2350           0       24335     0.00%
[03/14 16:00:21    240s] #  M7             H         583           0       24335     0.00%
[03/14 16:00:21    240s] #  M8             V         587           0       24335     0.00%
[03/14 16:00:21    240s] #  --------------------------------------------------------------
[03/14 16:00:21    240s] #  Total                  14986       1.21%      194680     8.44%
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #  172 nets (0.63%) with 1 preferred extra spacing.
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### analyze_m2_tracks starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### report_initial_resource starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### mark_pg_pins_accessibility starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### set_net_region starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #Global routing data preparation is done on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] ### prepare_level starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### init level 1 starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### Level 1 hgrid = 157 X 155
[03/14 16:00:21    240s] ### prepare_level_flow starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #Global routing initialization is done on Tue Mar 14 16:00:21 2023
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] #
[03/14 16:00:21    240s] #start global routing iteration 1...
[03/14 16:00:21    240s] ### init_flow_edge starts on Tue Mar 14 16:00:21 2023 with memory = 1133.83 (MB), peak = 1133.83 (MB)
[03/14 16:00:21    240s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[03/14 16:00:21    240s] ### routing at level 1 (topmost level) iter 0
[03/14 16:00:29    248s] ### measure_qor starts on Tue Mar 14 16:00:29 2023 with memory = 1212.47 (MB), peak = 1212.47 (MB)
[03/14 16:00:29    248s] ### measure_congestion starts on Tue Mar 14 16:00:29 2023 with memory = 1212.47 (MB), peak = 1212.47 (MB)
[03/14 16:00:29    248s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:29    248s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:29    248s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1212.47 (MB), peak = 1212.47 (MB)
[03/14 16:00:29    248s] #
[03/14 16:00:29    248s] #start global routing iteration 2...
[03/14 16:00:29    248s] ### routing at level 1 (topmost level) iter 1
[03/14 16:00:33    252s] ### measure_qor starts on Tue Mar 14 16:00:33 2023 with memory = 1222.12 (MB), peak = 1222.12 (MB)
[03/14 16:00:33    252s] ### measure_congestion starts on Tue Mar 14 16:00:33 2023 with memory = 1222.12 (MB), peak = 1222.12 (MB)
[03/14 16:00:33    252s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1222.12 (MB), peak = 1222.12 (MB)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] ### route_end starts on Tue Mar 14 16:00:33 2023 with memory = 1222.12 (MB), peak = 1222.12 (MB)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
[03/14 16:00:33    252s] #Total number of routable nets = 27322.
[03/14 16:00:33    252s] #Total number of nets in the design = 27437.
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #27150 routable nets have only global wires.
[03/14 16:00:33    252s] #172 routable nets have only detail routed wires.
[03/14 16:00:33    252s] #28 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 16:00:33    252s] #172 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #Routed nets constraints summary:
[03/14 16:00:33    252s] #------------------------------------------------------------
[03/14 16:00:33    252s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 16:00:33    252s] #------------------------------------------------------------
[03/14 16:00:33    252s] #      Default           28                25           27122  
[03/14 16:00:33    252s] #------------------------------------------------------------
[03/14 16:00:33    252s] #        Total           28                25           27122  
[03/14 16:00:33    252s] #------------------------------------------------------------
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #Routing constraints summary of the whole design:
[03/14 16:00:33    252s] #-------------------------------------------------------------------------------
[03/14 16:00:33    252s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 16:00:33    252s] #-------------------------------------------------------------------------------
[03/14 16:00:33    252s] #      Default                172           28                25           27122  
[03/14 16:00:33    252s] #-------------------------------------------------------------------------------
[03/14 16:00:33    252s] #        Total                172           28                25           27122  
[03/14 16:00:33    252s] #-------------------------------------------------------------------------------
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] ### cal_base_flow starts on Tue Mar 14 16:00:33 2023 with memory = 1222.12 (MB), peak = 1222.12 (MB)
[03/14 16:00:33    252s] ### init_flow_edge starts on Tue Mar 14 16:00:33 2023 with memory = 1222.12 (MB), peak = 1222.12 (MB)
[03/14 16:00:33    252s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### cal_flow starts on Tue Mar 14 16:00:33 2023 with memory = 1224.70 (MB), peak = 1224.70 (MB)
[03/14 16:00:33    252s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### report_overcon starts on Tue Mar 14 16:00:33 2023 with memory = 1224.70 (MB), peak = 1224.70 (MB)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #                 OverCon       OverCon       OverCon       OverCon          
[03/14 16:00:33    252s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/14 16:00:33    252s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[03/14 16:00:33    252s] #  ----------------------------------------------------------------------------------------
[03/14 16:00:33    252s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.52  
[03/14 16:00:33    252s] #  M2           35(0.14%)     11(0.05%)      6(0.02%)      1(0.00%)   (0.22%)     0.32  
[03/14 16:00:33    252s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.28  
[03/14 16:00:33    252s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[03/14 16:00:33    252s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/14 16:00:33    252s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/14 16:00:33    252s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/14 16:00:33    252s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/14 16:00:33    252s] #  ----------------------------------------------------------------------------------------
[03/14 16:00:33    252s] #     Total     35(0.02%)     11(0.01%)      6(0.00%)      1(0.00%)   (0.03%)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[03/14 16:00:33    252s] #  Overflow after GR: 0.00% H + 0.03% V
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### cal_base_flow starts on Tue Mar 14 16:00:33 2023 with memory = 1224.70 (MB), peak = 1224.70 (MB)
[03/14 16:00:33    252s] ### init_flow_edge starts on Tue Mar 14 16:00:33 2023 with memory = 1224.70 (MB), peak = 1224.70 (MB)
[03/14 16:00:33    252s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### cal_flow starts on Tue Mar 14 16:00:33 2023 with memory = 1224.71 (MB), peak = 1224.71 (MB)
[03/14 16:00:33    252s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### export_cong_map starts on Tue Mar 14 16:00:33 2023 with memory = 1224.71 (MB), peak = 1224.71 (MB)
[03/14 16:00:33    252s] ### PDZT_Export::export_cong_map starts on Tue Mar 14 16:00:33 2023 with memory = 1224.71 (MB), peak = 1224.71 (MB)
[03/14 16:00:33    252s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### import_cong_map starts on Tue Mar 14 16:00:33 2023 with memory = 1224.71 (MB), peak = 1224.71 (MB)
[03/14 16:00:33    252s] #Hotspot report including placement blocked areas
[03/14 16:00:33    252s] OPERPROF: Starting HotSpotCal at level 1, MEM:1534.2M
[03/14 16:00:33    252s] [hotspot] +------------+---------------+---------------+
[03/14 16:00:33    252s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/14 16:00:33    252s] [hotspot] +------------+---------------+---------------+
[03/14 16:00:33    252s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] |    M2(V)   |          0.44 |          0.89 |
[03/14 16:00:33    252s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] +------------+---------------+---------------+
[03/14 16:00:33    252s] [hotspot] |   worst    | (M2)     0.44 | (M2)     0.89 |
[03/14 16:00:33    252s] [hotspot] +------------+---------------+---------------+
[03/14 16:00:33    252s] [hotspot] | all layers |          0.00 |          0.00 |
[03/14 16:00:33    252s] [hotspot] +------------+---------------+---------------+
[03/14 16:00:33    252s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 16:00:33    252s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/14 16:00:33    252s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 16:00:33    252s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.038, MEM:1534.2M
[03/14 16:00:33    252s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### update starts on Tue Mar 14 16:00:33 2023 with memory = 1224.91 (MB), peak = 1224.91 (MB)
[03/14 16:00:33    252s] #Complete Global Routing.
[03/14 16:00:33    252s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:00:33    252s] #Total wire length = 423602 um.
[03/14 16:00:33    252s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M1 = 550 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M2 = 147127 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M3 = 186109 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M4 = 69432 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M5 = 13930 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M6 = 219 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M7 = 1995 um.
[03/14 16:00:33    252s] #Total wire length on LAYER M8 = 4239 um.
[03/14 16:00:33    252s] #Total number of vias = 154039
[03/14 16:00:33    252s] #Total number of multi-cut vias = 120 (  0.1%)
[03/14 16:00:33    252s] #Total number of single cut vias = 153919 ( 99.9%)
[03/14 16:00:33    252s] #Up-Via Summary (total 154039):
[03/14 16:00:33    252s] #                   single-cut          multi-cut      Total
[03/14 16:00:33    252s] #-----------------------------------------------------------
[03/14 16:00:33    252s] # M1             88734 ( 99.9%)       120 (  0.1%)      88854
[03/14 16:00:33    252s] # M2             53839 (100.0%)         0 (  0.0%)      53839
[03/14 16:00:33    252s] # M3              9106 (100.0%)         0 (  0.0%)       9106
[03/14 16:00:33    252s] # M4               959 (100.0%)         0 (  0.0%)        959
[03/14 16:00:33    252s] # M5               464 (100.0%)         0 (  0.0%)        464
[03/14 16:00:33    252s] # M6               443 (100.0%)         0 (  0.0%)        443
[03/14 16:00:33    252s] # M7               374 (100.0%)         0 (  0.0%)        374
[03/14 16:00:33    252s] #-----------------------------------------------------------
[03/14 16:00:33    252s] #               153919 ( 99.9%)       120 (  0.1%)     154039 
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### report_overcon starts on Tue Mar 14 16:00:33 2023 with memory = 1224.91 (MB), peak = 1224.91 (MB)
[03/14 16:00:33    252s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### report_overcon starts on Tue Mar 14 16:00:33 2023 with memory = 1224.91 (MB), peak = 1224.91 (MB)
[03/14 16:00:33    252s] #Max overcon = 4 tracks.
[03/14 16:00:33    252s] #Total overcon = 0.03%.
[03/14 16:00:33    252s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 16:00:33    252s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.2 GB
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #Global routing statistics:
[03/14 16:00:33    252s] #Cpu time = 00:00:13
[03/14 16:00:33    252s] #Elapsed time = 00:00:13
[03/14 16:00:33    252s] #Increased memory = 95.44 (MB)
[03/14 16:00:33    252s] #Total memory = 1224.91 (MB)
[03/14 16:00:33    252s] #Peak memory = 1224.91 (MB)
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #Finished global routing on Tue Mar 14 16:00:33 2023
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] #
[03/14 16:00:33    252s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:00:33    252s] ### Time Record (Track Assignment) is installed.
[03/14 16:00:33    252s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:00:33    252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.55 (MB), peak = 1224.91 (MB)
[03/14 16:00:33    252s] ### Time Record (Track Assignment) is installed.
[03/14 16:00:33    252s] #Start Track Assignment.
[03/14 16:00:36    255s] #Done with 32963 horizontal wires in 2 hboxes and 35320 vertical wires in 2 hboxes.
[03/14 16:00:40    259s] #Done with 7125 horizontal wires in 2 hboxes and 6948 vertical wires in 2 hboxes.
[03/14 16:00:40    259s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/14 16:00:40    259s] #
[03/14 16:00:40    259s] #Track assignment summary:
[03/14 16:00:40    259s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/14 16:00:40    259s] #------------------------------------------------------------------------
[03/14 16:00:40    259s] # M1           435.48 	  0.00%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] # M2        143485.34 	  0.03%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] # M3        171130.57 	  0.04%  	  0.00% 	  0.01%
[03/14 16:00:40    259s] # M4         58607.40 	  0.01%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] # M5         13707.10 	  0.00%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] # M6           150.30 	  0.00%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] # M7          2075.60 	  0.00%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] # M8          4316.00 	  0.00%  	  0.00% 	  0.00%
[03/14 16:00:40    259s] #------------------------------------------------------------------------
[03/14 16:00:40    259s] # All      393907.79  	  0.03% 	  0.00% 	  0.00%
[03/14 16:00:40    259s] #Complete Track Assignment.
[03/14 16:00:40    259s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:00:40    259s] #Total wire length = 444981 um.
[03/14 16:00:40    259s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M1 = 15699 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M2 = 146725 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M3 = 192220 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M4 = 69770 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M5 = 14060 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M6 = 221 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M7 = 2019 um.
[03/14 16:00:40    259s] #Total wire length on LAYER M8 = 4267 um.
[03/14 16:00:40    259s] #Total number of vias = 154039
[03/14 16:00:40    259s] #Total number of multi-cut vias = 120 (  0.1%)
[03/14 16:00:40    259s] #Total number of single cut vias = 153919 ( 99.9%)
[03/14 16:00:40    259s] #Up-Via Summary (total 154039):
[03/14 16:00:40    259s] #                   single-cut          multi-cut      Total
[03/14 16:00:40    259s] #-----------------------------------------------------------
[03/14 16:00:40    259s] # M1             88734 ( 99.9%)       120 (  0.1%)      88854
[03/14 16:00:40    259s] # M2             53839 (100.0%)         0 (  0.0%)      53839
[03/14 16:00:40    259s] # M3              9106 (100.0%)         0 (  0.0%)       9106
[03/14 16:00:40    259s] # M4               959 (100.0%)         0 (  0.0%)        959
[03/14 16:00:40    259s] # M5               464 (100.0%)         0 (  0.0%)        464
[03/14 16:00:40    259s] # M6               443 (100.0%)         0 (  0.0%)        443
[03/14 16:00:40    259s] # M7               374 (100.0%)         0 (  0.0%)        374
[03/14 16:00:40    259s] #-----------------------------------------------------------
[03/14 16:00:40    259s] #               153919 ( 99.9%)       120 (  0.1%)     154039 
[03/14 16:00:40    259s] #
[03/14 16:00:40    259s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:00:41    259s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1190.88 (MB), peak = 1224.91 (MB)
[03/14 16:00:41    259s] #
[03/14 16:00:41    259s] #number of short segments in preferred routing layers
[03/14 16:00:41    259s] #	M7        M8        Total 
[03/14 16:00:41    259s] #	216       186       402       
[03/14 16:00:41    259s] #
[03/14 16:00:41    260s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 16:00:41    260s] #Cpu time = 00:00:22
[03/14 16:00:41    260s] #Elapsed time = 00:00:22
[03/14 16:00:41    260s] #Increased memory = 73.81 (MB)
[03/14 16:00:41    260s] #Total memory = 1191.57 (MB)
[03/14 16:00:41    260s] #Peak memory = 1224.91 (MB)
[03/14 16:00:41    260s] ### Time Record (Detail Routing) is installed.
[03/14 16:00:41    260s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:00:42    261s] #
[03/14 16:00:42    261s] #Start Detail Routing..
[03/14 16:00:42    261s] #start initial detail routing ...
[03/14 16:00:42    261s] ### Design has 0 dirty nets, 18281 dirty-areas), has valid drcs
[03/14 16:03:26    425s] #   number of violations = 169
[03/14 16:03:26    425s] #
[03/14 16:03:26    425s] #    By Layer and Type :
[03/14 16:03:26    425s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/14 16:03:26    425s] #	M1            0        0        0       13        0       13
[03/14 16:03:26    425s] #	M2           14       10      127        0        5      156
[03/14 16:03:26    425s] #	Totals       14       10      127       13        5      169
[03/14 16:03:26    425s] #cpu time = 00:02:44, elapsed time = 00:02:44, memory = 1237.30 (MB), peak = 1240.99 (MB)
[03/14 16:03:26    425s] #start 1st optimization iteration ...
[03/14 16:03:31    430s] #   number of violations = 161
[03/14 16:03:31    430s] #
[03/14 16:03:31    430s] #    By Layer and Type :
[03/14 16:03:31    430s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/14 16:03:31    430s] #	M1            0        0        0        0        0        0
[03/14 16:03:31    430s] #	M2           31        6       96       14       14      161
[03/14 16:03:31    430s] #	Totals       31        6       96       14       14      161
[03/14 16:03:31    430s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1248.16 (MB), peak = 1249.05 (MB)
[03/14 16:03:31    430s] #start 2nd optimization iteration ...
[03/14 16:03:36    436s] #   number of violations = 173
[03/14 16:03:36    436s] #
[03/14 16:03:36    436s] #    By Layer and Type :
[03/14 16:03:36    436s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/14 16:03:36    436s] #	M1            0        0        0        0        0        0
[03/14 16:03:36    436s] #	M2           41        2       92       25       13      173
[03/14 16:03:36    436s] #	Totals       41        2       92       25       13      173
[03/14 16:03:36    436s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1247.55 (MB), peak = 1249.24 (MB)
[03/14 16:03:36    436s] #start 3rd optimization iteration ...
[03/14 16:03:44    443s] #   number of violations = 0
[03/14 16:03:44    443s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1246.36 (MB), peak = 1249.24 (MB)
[03/14 16:03:44    443s] #Complete Detail Routing.
[03/14 16:03:44    443s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:03:44    443s] #Total wire length = 457600 um.
[03/14 16:03:44    443s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M1 = 6039 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M2 = 151296 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M3 = 184188 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M4 = 95162 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M5 = 15470 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M6 = 407 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M7 = 1309 um.
[03/14 16:03:44    443s] #Total wire length on LAYER M8 = 3729 um.
[03/14 16:03:44    443s] #Total number of vias = 174030
[03/14 16:03:44    443s] #Total number of multi-cut vias = 876 (  0.5%)
[03/14 16:03:44    443s] #Total number of single cut vias = 173154 ( 99.5%)
[03/14 16:03:44    443s] #Up-Via Summary (total 174030):
[03/14 16:03:44    443s] #                   single-cut          multi-cut      Total
[03/14 16:03:44    443s] #-----------------------------------------------------------
[03/14 16:03:44    443s] # M1             91423 ( 99.2%)       751 (  0.8%)      92174
[03/14 16:03:44    443s] # M2             65477 (100.0%)         0 (  0.0%)      65477
[03/14 16:03:44    443s] # M3             15108 (100.0%)         0 (  0.0%)      15108
[03/14 16:03:44    443s] # M4               850 (100.0%)         0 (  0.0%)        850
[03/14 16:03:44    443s] # M5                43 ( 25.6%)       125 ( 74.4%)        168
[03/14 16:03:44    443s] # M6               132 (100.0%)         0 (  0.0%)        132
[03/14 16:03:44    443s] # M7               121 (100.0%)         0 (  0.0%)        121
[03/14 16:03:44    443s] #-----------------------------------------------------------
[03/14 16:03:44    443s] #               173154 ( 99.5%)       876 (  0.5%)     174030 
[03/14 16:03:44    443s] #
[03/14 16:03:44    443s] #Total number of DRC violations = 0
[03/14 16:03:44    443s] ### Time Record (Detail Routing) is uninstalled.
[03/14 16:03:44    443s] #Cpu time = 00:03:04
[03/14 16:03:44    443s] #Elapsed time = 00:03:03
[03/14 16:03:44    443s] #Increased memory = -32.57 (MB)
[03/14 16:03:44    443s] #Total memory = 1159.12 (MB)
[03/14 16:03:44    443s] #Peak memory = 1249.24 (MB)
[03/14 16:03:44    443s] ### Time Record (Antenna Fixing) is installed.
[03/14 16:03:44    443s] #
[03/14 16:03:44    443s] #start routing for process antenna violation fix ...
[03/14 16:03:44    444s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:03:45    444s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1160.93 (MB), peak = 1249.24 (MB)
[03/14 16:03:45    444s] #
[03/14 16:03:45    445s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:03:45    445s] #Total wire length = 457600 um.
[03/14 16:03:45    445s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M1 = 6039 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M2 = 151296 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M3 = 184188 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M4 = 95162 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M5 = 15470 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M6 = 407 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M7 = 1309 um.
[03/14 16:03:45    445s] #Total wire length on LAYER M8 = 3729 um.
[03/14 16:03:45    445s] #Total number of vias = 174030
[03/14 16:03:45    445s] #Total number of multi-cut vias = 876 (  0.5%)
[03/14 16:03:45    445s] #Total number of single cut vias = 173154 ( 99.5%)
[03/14 16:03:45    445s] #Up-Via Summary (total 174030):
[03/14 16:03:45    445s] #                   single-cut          multi-cut      Total
[03/14 16:03:45    445s] #-----------------------------------------------------------
[03/14 16:03:45    445s] # M1             91423 ( 99.2%)       751 (  0.8%)      92174
[03/14 16:03:45    445s] # M2             65477 (100.0%)         0 (  0.0%)      65477
[03/14 16:03:45    445s] # M3             15108 (100.0%)         0 (  0.0%)      15108
[03/14 16:03:45    445s] # M4               850 (100.0%)         0 (  0.0%)        850
[03/14 16:03:45    445s] # M5                43 ( 25.6%)       125 ( 74.4%)        168
[03/14 16:03:45    445s] # M6               132 (100.0%)         0 (  0.0%)        132
[03/14 16:03:45    445s] # M7               121 (100.0%)         0 (  0.0%)        121
[03/14 16:03:45    445s] #-----------------------------------------------------------
[03/14 16:03:45    445s] #               173154 ( 99.5%)       876 (  0.5%)     174030 
[03/14 16:03:45    445s] #
[03/14 16:03:45    445s] #Total number of DRC violations = 0
[03/14 16:03:45    445s] #Total number of net violated process antenna rule = 0
[03/14 16:03:45    445s] #
[03/14 16:03:46    445s] #
[03/14 16:03:46    445s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:03:46    445s] #Total wire length = 457600 um.
[03/14 16:03:46    445s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M1 = 6039 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M2 = 151296 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M3 = 184188 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M4 = 95162 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M5 = 15470 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M6 = 407 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M7 = 1309 um.
[03/14 16:03:46    445s] #Total wire length on LAYER M8 = 3729 um.
[03/14 16:03:46    445s] #Total number of vias = 174030
[03/14 16:03:46    445s] #Total number of multi-cut vias = 876 (  0.5%)
[03/14 16:03:46    445s] #Total number of single cut vias = 173154 ( 99.5%)
[03/14 16:03:46    445s] #Up-Via Summary (total 174030):
[03/14 16:03:46    445s] #                   single-cut          multi-cut      Total
[03/14 16:03:46    445s] #-----------------------------------------------------------
[03/14 16:03:46    445s] # M1             91423 ( 99.2%)       751 (  0.8%)      92174
[03/14 16:03:46    445s] # M2             65477 (100.0%)         0 (  0.0%)      65477
[03/14 16:03:46    445s] # M3             15108 (100.0%)         0 (  0.0%)      15108
[03/14 16:03:46    445s] # M4               850 (100.0%)         0 (  0.0%)        850
[03/14 16:03:46    445s] # M5                43 ( 25.6%)       125 ( 74.4%)        168
[03/14 16:03:46    445s] # M6               132 (100.0%)         0 (  0.0%)        132
[03/14 16:03:46    445s] # M7               121 (100.0%)         0 (  0.0%)        121
[03/14 16:03:46    445s] #-----------------------------------------------------------
[03/14 16:03:46    445s] #               173154 ( 99.5%)       876 (  0.5%)     174030 
[03/14 16:03:46    445s] #
[03/14 16:03:46    445s] #Total number of DRC violations = 0
[03/14 16:03:46    445s] #Total number of net violated process antenna rule = 0
[03/14 16:03:46    445s] #
[03/14 16:03:46    445s] ### Time Record (Antenna Fixing) is uninstalled.
[03/14 16:03:47    446s] ### Time Record (Post Route Via Swapping) is installed.
[03/14 16:03:47    446s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:03:47    446s] #
[03/14 16:03:47    446s] #Start Post Route via swapping...
[03/14 16:03:47    446s] #86.10% of area are rerouted by ECO routing.
[03/14 16:04:10    469s] #   number of violations = 0
[03/14 16:04:10    469s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1175.42 (MB), peak = 1249.24 (MB)
[03/14 16:04:10    469s] #CELL_VIEW fullchip,init has no DRC violation.
[03/14 16:04:10    469s] #Total number of DRC violations = 0
[03/14 16:04:10    469s] #Total number of net violated process antenna rule = 0
[03/14 16:04:10    469s] #Post Route via swapping is done.
[03/14 16:04:10    469s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/14 16:04:10    469s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:04:10    469s] #Total wire length = 457600 um.
[03/14 16:04:10    469s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M1 = 6039 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M2 = 151296 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M3 = 184188 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M4 = 95162 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M5 = 15470 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M6 = 407 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M7 = 1309 um.
[03/14 16:04:10    469s] #Total wire length on LAYER M8 = 3729 um.
[03/14 16:04:10    469s] #Total number of vias = 174030
[03/14 16:04:10    469s] #Total number of multi-cut vias = 113896 ( 65.4%)
[03/14 16:04:10    469s] #Total number of single cut vias = 60134 ( 34.6%)
[03/14 16:04:10    469s] #Up-Via Summary (total 174030):
[03/14 16:04:10    469s] #                   single-cut          multi-cut      Total
[03/14 16:04:10    469s] #-----------------------------------------------------------
[03/14 16:04:10    469s] # M1             59917 ( 65.0%)     32257 ( 35.0%)      92174
[03/14 16:04:10    469s] # M2               210 (  0.3%)     65267 ( 99.7%)      65477
[03/14 16:04:10    469s] # M3                 4 (  0.0%)     15104 (100.0%)      15108
[03/14 16:04:10    469s] # M4                 1 (  0.1%)       849 ( 99.9%)        850
[03/14 16:04:10    469s] # M5                 1 (  0.6%)       167 ( 99.4%)        168
[03/14 16:04:10    469s] # M6                 0 (  0.0%)       132 (100.0%)        132
[03/14 16:04:10    469s] # M7                 1 (  0.8%)       120 ( 99.2%)        121
[03/14 16:04:10    469s] #-----------------------------------------------------------
[03/14 16:04:10    469s] #                60134 ( 34.6%)    113896 ( 65.4%)     174030 
[03/14 16:04:10    469s] #
[03/14 16:04:11    470s] ### Time Record (Post Route Wire Spreading) is installed.
[03/14 16:04:11    470s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:04:11    471s] #
[03/14 16:04:11    471s] #Start Post Route wire spreading..
[03/14 16:04:12    471s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:04:12    471s] #
[03/14 16:04:12    471s] #Start DRC checking..
[03/14 16:04:27    486s] #   number of violations = 0
[03/14 16:04:27    486s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1219.87 (MB), peak = 1249.24 (MB)
[03/14 16:04:27    486s] #CELL_VIEW fullchip,init has no DRC violation.
[03/14 16:04:27    486s] #Total number of DRC violations = 0
[03/14 16:04:27    486s] #Total number of net violated process antenna rule = 0
[03/14 16:04:27    486s] #
[03/14 16:04:27    486s] #Start data preparation for wire spreading...
[03/14 16:04:27    486s] #
[03/14 16:04:27    486s] #Data preparation is done on Tue Mar 14 16:04:27 2023
[03/14 16:04:27    486s] #
[03/14 16:04:28    487s] #
[03/14 16:04:28    487s] #Start Post Route Wire Spread.
[03/14 16:04:31    490s] #Done with 5319 horizontal wires in 3 hboxes and 4455 vertical wires in 3 hboxes.
[03/14 16:04:31    490s] #Complete Post Route Wire Spread.
[03/14 16:04:31    490s] #
[03/14 16:04:31    490s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:04:31    490s] #Total wire length = 461510 um.
[03/14 16:04:31    490s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M1 = 6043 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M2 = 152182 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M3 = 186347 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M4 = 95995 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M5 = 15494 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M6 = 408 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M7 = 1311 um.
[03/14 16:04:31    490s] #Total wire length on LAYER M8 = 3730 um.
[03/14 16:04:31    490s] #Total number of vias = 174030
[03/14 16:04:31    490s] #Total number of multi-cut vias = 113896 ( 65.4%)
[03/14 16:04:31    490s] #Total number of single cut vias = 60134 ( 34.6%)
[03/14 16:04:31    490s] #Up-Via Summary (total 174030):
[03/14 16:04:31    490s] #                   single-cut          multi-cut      Total
[03/14 16:04:31    490s] #-----------------------------------------------------------
[03/14 16:04:31    490s] # M1             59917 ( 65.0%)     32257 ( 35.0%)      92174
[03/14 16:04:31    490s] # M2               210 (  0.3%)     65267 ( 99.7%)      65477
[03/14 16:04:31    490s] # M3                 4 (  0.0%)     15104 (100.0%)      15108
[03/14 16:04:31    490s] # M4                 1 (  0.1%)       849 ( 99.9%)        850
[03/14 16:04:31    490s] # M5                 1 (  0.6%)       167 ( 99.4%)        168
[03/14 16:04:31    490s] # M6                 0 (  0.0%)       132 (100.0%)        132
[03/14 16:04:31    490s] # M7                 1 (  0.8%)       120 ( 99.2%)        121
[03/14 16:04:31    490s] #-----------------------------------------------------------
[03/14 16:04:31    490s] #                60134 ( 34.6%)    113896 ( 65.4%)     174030 
[03/14 16:04:31    490s] #
[03/14 16:04:31    491s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:04:31    491s] #
[03/14 16:04:31    491s] #Start DRC checking..
[03/14 16:04:47    506s] #   number of violations = 0
[03/14 16:04:47    506s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1250.32 (MB), peak = 1255.75 (MB)
[03/14 16:04:47    506s] #CELL_VIEW fullchip,init has no DRC violation.
[03/14 16:04:47    506s] #Total number of DRC violations = 0
[03/14 16:04:47    506s] #Total number of net violated process antenna rule = 0
[03/14 16:04:48    507s] #   number of violations = 0
[03/14 16:04:48    507s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1174.52 (MB), peak = 1255.75 (MB)
[03/14 16:04:48    507s] #CELL_VIEW fullchip,init has no DRC violation.
[03/14 16:04:48    507s] #Total number of DRC violations = 0
[03/14 16:04:48    507s] #Total number of net violated process antenna rule = 0
[03/14 16:04:48    507s] #Post Route wire spread is done.
[03/14 16:04:48    507s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/14 16:04:48    507s] #Total number of nets with non-default rule or having extra spacing = 172
[03/14 16:04:48    507s] #Total wire length = 461510 um.
[03/14 16:04:48    507s] #Total half perimeter of net bounding box = 400668 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M1 = 6043 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M2 = 152182 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M3 = 186347 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M4 = 95995 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M5 = 15494 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M6 = 408 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M7 = 1311 um.
[03/14 16:04:48    507s] #Total wire length on LAYER M8 = 3730 um.
[03/14 16:04:48    507s] #Total number of vias = 174030
[03/14 16:04:48    507s] #Total number of multi-cut vias = 113896 ( 65.4%)
[03/14 16:04:48    507s] #Total number of single cut vias = 60134 ( 34.6%)
[03/14 16:04:48    507s] #Up-Via Summary (total 174030):
[03/14 16:04:48    507s] #                   single-cut          multi-cut      Total
[03/14 16:04:48    507s] #-----------------------------------------------------------
[03/14 16:04:48    507s] # M1             59917 ( 65.0%)     32257 ( 35.0%)      92174
[03/14 16:04:48    507s] # M2               210 (  0.3%)     65267 ( 99.7%)      65477
[03/14 16:04:48    507s] # M3                 4 (  0.0%)     15104 (100.0%)      15108
[03/14 16:04:48    507s] # M4                 1 (  0.1%)       849 ( 99.9%)        850
[03/14 16:04:48    507s] # M5                 1 (  0.6%)       167 ( 99.4%)        168
[03/14 16:04:48    507s] # M6                 0 (  0.0%)       132 (100.0%)        132
[03/14 16:04:48    507s] # M7                 1 (  0.8%)       120 ( 99.2%)        121
[03/14 16:04:48    507s] #-----------------------------------------------------------
[03/14 16:04:48    507s] #                60134 ( 34.6%)    113896 ( 65.4%)     174030 
[03/14 16:04:48    507s] #
[03/14 16:04:48    507s] #detailRoute Statistics:
[03/14 16:04:48    507s] #Cpu time = 00:04:07
[03/14 16:04:48    507s] #Elapsed time = 00:04:07
[03/14 16:04:48    507s] #Increased memory = -18.91 (MB)
[03/14 16:04:48    507s] #Total memory = 1172.79 (MB)
[03/14 16:04:48    507s] #Peak memory = 1255.75 (MB)
[03/14 16:04:48    507s] ### Time Record (DB Export) is installed.
[03/14 16:04:49    508s] ### Time Record (DB Export) is uninstalled.
[03/14 16:04:49    508s] ### Time Record (Post Callback) is installed.
[03/14 16:04:49    508s] ### Time Record (Post Callback) is uninstalled.
[03/14 16:04:49    508s] #
[03/14 16:04:49    508s] #globalDetailRoute statistics:
[03/14 16:04:49    508s] #Cpu time = 00:04:41
[03/14 16:04:49    508s] #Elapsed time = 00:04:41
[03/14 16:04:49    508s] #Increased memory = 71.97 (MB)
[03/14 16:04:49    508s] #Total memory = 1112.59 (MB)
[03/14 16:04:49    508s] #Peak memory = 1255.75 (MB)
[03/14 16:04:49    508s] #Number of warnings = 1
[03/14 16:04:49    508s] #Total number of warnings = 3
[03/14 16:04:49    508s] #Number of fails = 0
[03/14 16:04:49    508s] #Total number of fails = 0
[03/14 16:04:49    508s] #Complete globalDetailRoute on Tue Mar 14 16:04:49 2023
[03/14 16:04:49    508s] #
[03/14 16:04:49    508s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 16:04:49    508s] % End globalDetailRoute (date=03/14 16:04:49, total cpu=0:04:41, real=0:04:41, peak res=1255.8M, current mem=1111.0M)
[03/14 16:04:49    508s] #Default setup view is reset to WC_VIEW.
[03/14 16:04:49    508s] #Default setup view is reset to WC_VIEW.
[03/14 16:04:49    508s] #routeDesign: cpu time = 00:05:38, elapsed time = 00:05:38, memory = 1102.30 (MB), peak = 1255.75 (MB)
[03/14 16:04:49    508s] 
[03/14 16:04:49    508s] *** Summary of all messages that are not suppressed in this session:
[03/14 16:04:49    508s] Severity  ID               Count  Summary                                  
[03/14 16:04:49    508s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/14 16:04:49    508s] *** Message Summary: 1 warning(s), 0 error(s)
[03/14 16:04:49    508s] 
[03/14 16:04:49    508s] ### Time Record (routeDesign) is uninstalled.
[03/14 16:04:49    508s] ### 
[03/14 16:04:49    508s] ###   Scalability Statistics
[03/14 16:04:49    508s] ### 
[03/14 16:04:49    508s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:04:49    508s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/14 16:04:49    508s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:04:49    508s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 16:04:49    508s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 16:04:49    508s] ###   Timing Data Generation        |        00:00:11|        00:00:11|             1.0|
[03/14 16:04:49    508s] ###   DB Import                     |        00:00:03|        00:00:03|             1.0|
[03/14 16:04:49    508s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:04:49    508s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[03/14 16:04:49    508s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 16:04:49    508s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/14 16:04:49    508s] ###   Global Routing                |        00:00:14|        00:00:14|             1.0|
[03/14 16:04:49    508s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[03/14 16:04:49    508s] ###   Detail Routing                |        00:03:47|        00:03:47|             1.0|
[03/14 16:04:49    508s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[03/14 16:04:49    508s] ###   Post Route Via Swapping       |        00:00:23|        00:00:23|             1.0|
[03/14 16:04:49    508s] ###   Post Route Wire Spreading     |        00:00:37|        00:00:37|             1.0|
[03/14 16:04:49    508s] ###   Entire Command                |        00:05:38|        00:05:38|             1.0|
[03/14 16:04:49    508s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:04:49    508s] ### 
[03/14 16:04:49    508s] #% End routeDesign (date=03/14 16:04:49, total cpu=0:05:38, real=0:05:38, peak res=1255.8M, current mem=1102.3M)
[03/14 16:04:49    508s] <CMD> setExtractRCMode -engine postRoute
[03/14 16:04:49    508s] <CMD> extractRC
[03/14 16:04:49    508s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:04:49    508s] Extraction called for design 'fullchip' of instances=26161 and nets=27437 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:04:49    508s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:04:49    508s] RC Extraction called in multi-corner(2) mode.
[03/14 16:04:49    508s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:04:49    508s] Process corner(s) are loaded.
[03/14 16:04:49    508s]  Corner: Cmax
[03/14 16:04:49    508s]  Corner: Cmin
[03/14 16:04:49    508s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d  -extended
[03/14 16:04:49    508s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:04:49    508s]       RC Corner Indexes            0       1   
[03/14 16:04:49    508s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:04:49    508s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:04:49    508s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:04:49    508s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:04:49    508s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:04:49    508s] Shrink Factor                : 1.00000
[03/14 16:04:49    509s] LayerId::1 widthSet size::4
[03/14 16:04:49    509s] LayerId::2 widthSet size::4
[03/14 16:04:49    509s] LayerId::3 widthSet size::4
[03/14 16:04:49    509s] LayerId::4 widthSet size::4
[03/14 16:04:49    509s] LayerId::5 widthSet size::4
[03/14 16:04:49    509s] LayerId::6 widthSet size::4
[03/14 16:04:49    509s] LayerId::7 widthSet size::4
[03/14 16:04:49    509s] LayerId::8 widthSet size::4
[03/14 16:04:49    509s] Initializing multi-corner capacitance tables ... 
[03/14 16:04:50    509s] Initializing multi-corner resistance tables ...
[03/14 16:04:50    509s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274022 ; uaWl: 0.983646 ; uaWlH: 0.226829 ; aWlH: 0.012577 ; Pmax: 0.827600 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:04:50    509s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1500.2M)
[03/14 16:04:50    509s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:04:50    509s] Extracted 10.0008% (CPU Time= 0:00:00.7  MEM= 1573.8M)
[03/14 16:04:50    510s] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1573.8M)
[03/14 16:04:50    510s] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1573.8M)
[03/14 16:04:51    510s] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1573.8M)
[03/14 16:04:51    510s] Extracted 50.0008% (CPU Time= 0:00:01.5  MEM= 1573.8M)
[03/14 16:04:51    510s] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1573.8M)
[03/14 16:04:51    510s] Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1573.8M)
[03/14 16:04:52    511s] Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 1577.8M)
[03/14 16:04:52    511s] Extracted 90.0008% (CPU Time= 0:00:02.8  MEM= 1577.8M)
[03/14 16:04:53    512s] Extracted 100% (CPU Time= 0:00:03.9  MEM= 1577.8M)
[03/14 16:04:53    512s] Number of Extracted Resistors     : 444869
[03/14 16:04:53    512s] Number of Extracted Ground Cap.   : 442998
[03/14 16:04:53    512s] Number of Extracted Coupling Cap. : 698824
[03/14 16:04:53    512s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1533.797M)
[03/14 16:04:53    512s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:04:53    512s]  Corner: Cmax
[03/14 16:04:53    512s]  Corner: Cmin
[03/14 16:04:53    513s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1533.8M)
[03/14 16:04:53    513s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:04:54    513s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27322 access done (mem: 1533.797M)
[03/14 16:04:54    513s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1533.797M)
[03/14 16:04:54    513s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1533.797M)
[03/14 16:04:54    513s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:04:54    514s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1533.797M)
[03/14 16:04:54    514s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1533.797M)
[03/14 16:04:54    514s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:05.0  MEM: 1533.797M)
[03/14 16:04:54    514s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/14 16:04:54    514s] <CMD> optDesign -postRoute -setup -hold
[03/14 16:04:54    514s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1087.5M, totSessionCpu=0:08:35 **
[03/14 16:04:54    514s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 16:04:54    514s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/14 16:04:55    515s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:04:55    515s] Summary for sequential cells identification: 
[03/14 16:04:55    515s]   Identified SBFF number: 199
[03/14 16:04:55    515s]   Identified MBFF number: 0
[03/14 16:04:55    515s]   Identified SB Latch number: 0
[03/14 16:04:55    515s]   Identified MB Latch number: 0
[03/14 16:04:55    515s]   Not identified SBFF number: 0
[03/14 16:04:55    515s]   Not identified MBFF number: 0
[03/14 16:04:55    515s]   Not identified SB Latch number: 0
[03/14 16:04:55    515s]   Not identified MB Latch number: 0
[03/14 16:04:55    515s]   Number of sequential cells which are not FFs: 104
[03/14 16:04:55    515s]  Visiting view : WC_VIEW
[03/14 16:04:55    515s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 16:04:55    515s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:04:55    515s]  Visiting view : BC_VIEW
[03/14 16:04:55    515s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 16:04:55    515s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:04:55    515s]  Setting StdDelay to 14.50
[03/14 16:04:55    515s] Creating Cell Server, finished. 
[03/14 16:04:55    515s] 
[03/14 16:04:55    515s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 16:04:55    515s] Switching SI Aware to true by default in postroute mode   
[03/14 16:04:55    515s] GigaOpt running with 1 threads.
[03/14 16:04:55    515s] Info: 1 threads available for lower-level modules during optimization.
[03/14 16:04:55    515s] OPERPROF: Starting DPlace-Init at level 1, MEM:1511.3M
[03/14 16:04:55    515s] z: 2, totalTracks: 1
[03/14 16:04:55    515s] z: 4, totalTracks: 1
[03/14 16:04:55    515s] z: 6, totalTracks: 1
[03/14 16:04:55    515s] z: 8, totalTracks: 1
[03/14 16:04:55    515s] #spOpts: N=65 
[03/14 16:04:55    515s] All LLGs are deleted
[03/14 16:04:55    515s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1511.3M
[03/14 16:04:55    515s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1511.3M
[03/14 16:04:55    515s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1511.3M
[03/14 16:04:55    515s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1511.3M
[03/14 16:04:55    515s] Core basic site is core
[03/14 16:04:55    515s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 16:04:55    515s] SiteArray: use 2,285,568 bytes
[03/14 16:04:55    515s] SiteArray: current memory after site array memory allocation 1513.5M
[03/14 16:04:55    515s] SiteArray: FP blocked sites are writable
[03/14 16:04:55    515s] Estimated cell power/ground rail width = 0.365 um
[03/14 16:04:55    515s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 16:04:55    515s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1513.5M
[03/14 16:04:55    515s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 16:04:55    515s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1513.5M
[03/14 16:04:55    515s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.087, MEM:1513.5M
[03/14 16:04:55    515s] OPERPROF:     Starting CMU at level 3, MEM:1513.5M
[03/14 16:04:55    515s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1513.5M
[03/14 16:04:55    515s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:1513.5M
[03/14 16:04:55    515s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1513.5MB).
[03/14 16:04:55    515s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.146, MEM:1513.5M
[03/14 16:04:55    515s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:04:55    515s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 16:04:55    515s] 	Cell FILL1_LL, site bcore.
[03/14 16:04:55    515s] 	Cell FILL_NW_HH, site bcore.
[03/14 16:04:55    515s] 	Cell FILL_NW_LL, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHCD1, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHCD2, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHCD4, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHCD8, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHD1, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHD2, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHD4, site bcore.
[03/14 16:04:55    515s] 	Cell LVLLHD8, site bcore.
[03/14 16:04:55    515s] .
[03/14 16:04:55    515s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1513.5M
[03/14 16:04:55    515s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.093, MEM:1513.5M
[03/14 16:04:56    515s] LayerId::1 widthSet size::4
[03/14 16:04:56    515s] LayerId::2 widthSet size::4
[03/14 16:04:56    515s] LayerId::3 widthSet size::4
[03/14 16:04:56    515s] LayerId::4 widthSet size::4
[03/14 16:04:56    515s] LayerId::5 widthSet size::4
[03/14 16:04:56    515s] LayerId::6 widthSet size::4
[03/14 16:04:56    515s] LayerId::7 widthSet size::4
[03/14 16:04:56    515s] LayerId::8 widthSet size::4
[03/14 16:04:56    515s] Initializing multi-corner capacitance tables ... 
[03/14 16:04:56    515s] Initializing multi-corner resistance tables ...
[03/14 16:04:56    516s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274022 ; uaWl: 0.983646 ; uaWlH: 0.226829 ; aWlH: 0.012577 ; Pmax: 0.827600 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:04:56    516s] 
[03/14 16:04:56    516s] Creating Lib Analyzer ...
[03/14 16:04:56    516s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/14 16:04:56    516s] Type 'man IMPOPT-7077' for more detail.
[03/14 16:04:56    516s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:04:56    516s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:04:56    516s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:04:56    516s] 
[03/14 16:04:57    517s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:37 mem=1519.5M
[03/14 16:04:57    517s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:37 mem=1519.5M
[03/14 16:04:57    517s] Creating Lib Analyzer, finished. 
[03/14 16:04:57    517s] Effort level <high> specified for reg2reg path_group
[03/14 16:04:58    517s] 
[03/14 16:04:58    517s] Power Net Detected:
[03/14 16:04:58    517s]         Voltage	    Name
[03/14 16:04:58    517s]              0V	    VSS
[03/14 16:04:58    517s]            0.9V	    VDD
[03/14 16:04:58    518s] AAE DB initialization (MEM=1536.61 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/14 16:04:58    518s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:04:58    518s] #################################################################################
[03/14 16:04:58    518s] # Design Stage: PostRoute
[03/14 16:04:58    518s] # Design Name: fullchip
[03/14 16:04:58    518s] # Design Mode: 65nm
[03/14 16:04:58    518s] # Analysis Mode: MMMC OCV 
[03/14 16:04:58    518s] # Parasitics Mode: SPEF/RCDB
[03/14 16:04:58    518s] # Signoff Settings: SI On 
[03/14 16:04:58    518s] #################################################################################
[03/14 16:04:59    519s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:04:59    519s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1536.6M) ***
[03/14 16:05:00    520s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1536.6M)
[03/14 16:05:00    520s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:05:00    520s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1536.6M)
[03/14 16:05:00    520s] Starting SI iteration 2
[03/14 16:05:00    520s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1532.6M) ***
[03/14 16:05:01    521s]              0V	    VSS
[03/14 16:05:01    521s]            0.9V	    VDD
[03/14 16:05:01    521s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/14 16:05:03    523s] Processing average sequential pin duty cycle 
[03/14 16:05:03    523s] Initializing cpe interface
[03/14 16:05:04    524s] Processing average sequential pin duty cycle 
[03/14 16:05:07    527s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1190.5M, totSessionCpu=0:08:48 **
[03/14 16:05:07    527s] Existing Dirty Nets : 0
[03/14 16:05:07    527s] New Signature Flow (optDesignCheckOptions) ....
[03/14 16:05:07    527s] #Taking db snapshot
[03/14 16:05:08    527s] #Taking db snapshot ... done
[03/14 16:05:08    527s] OPERPROF: Starting checkPlace at level 1, MEM:1560.1M
[03/14 16:05:08    527s] z: 2, totalTracks: 1
[03/14 16:05:08    527s] z: 4, totalTracks: 1
[03/14 16:05:08    527s] z: 6, totalTracks: 1
[03/14 16:05:08    527s] z: 8, totalTracks: 1
[03/14 16:05:08    527s] #spOpts: N=65 
[03/14 16:05:08    527s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.074, MEM:1560.1M
[03/14 16:05:08    527s] Begin checking placement ... (start mem=1560.1M, init mem=1560.1M)
[03/14 16:05:08    527s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.070, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:1560.1M
[03/14 16:05:08    527s] *info: Placed = 26161          (Fixed = 64)
[03/14 16:05:08    527s] *info: Unplaced = 0           
[03/14 16:05:08    527s] Placement Density:61.19%(122910/200880)
[03/14 16:05:08    527s] Placement Density (including fixed std cells):61.19%(122910/200880)
[03/14 16:05:08    527s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1560.1M
[03/14 16:05:08    527s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.009, MEM:1557.9M
[03/14 16:05:08    527s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1557.9M)
[03/14 16:05:08    527s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.231, MEM:1557.9M
[03/14 16:05:08    527s]  Initial DC engine is -> aae
[03/14 16:05:08    527s]  
[03/14 16:05:08    527s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/14 16:05:08    527s]  
[03/14 16:05:08    527s]  
[03/14 16:05:08    527s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/14 16:05:08    527s]  
[03/14 16:05:08    527s] Reset EOS DB
[03/14 16:05:08    527s] Ignoring AAE DB Resetting ...
[03/14 16:05:08    527s]  Set Options for AAE Based Opt flow 
[03/14 16:05:08    527s] *** optDesign -postRoute ***
[03/14 16:05:08    527s] DRC Margin: user margin 0.0; extra margin 0
[03/14 16:05:08    527s] Setup Target Slack: user slack 0
[03/14 16:05:08    527s] Hold Target Slack: user slack 0
[03/14 16:05:08    527s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 16:05:08    527s] All LLGs are deleted
[03/14 16:05:08    527s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1557.9M
[03/14 16:05:08    527s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1557.9M
[03/14 16:05:08    527s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1557.9M
[03/14 16:05:08    527s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1557.9M
[03/14 16:05:08    528s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1560.1M
[03/14 16:05:08    528s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1560.1M
[03/14 16:05:08    528s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:1560.1M
[03/14 16:05:08    528s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:1560.1M
[03/14 16:05:08    528s] Include MVT Delays for Hold Opt
[03/14 16:05:08    528s] Deleting Cell Server ...
[03/14 16:05:08    528s] Deleting Lib Analyzer.
[03/14 16:05:08    528s] ** INFO : this run is activating 'postRoute' automaton
[03/14 16:05:08    528s] 
[03/14 16:05:08    528s] Power view               = WC_VIEW
[03/14 16:05:08    528s] Number of VT partitions  = 2
[03/14 16:05:08    528s] Standard cells in design = 811
[03/14 16:05:08    528s] Instances in design      = 26161
[03/14 16:05:08    528s] 
[03/14 16:05:08    528s] Instance distribution across the VT partitions:
[03/14 16:05:08    528s] 
[03/14 16:05:08    528s]  LVT : inst = 10197 (39.0%), cells = 335 (41.31%)
[03/14 16:05:08    528s]    Lib tcbn65gpluswc        : inst = 10197 (39.0%)
[03/14 16:05:08    528s] 
[03/14 16:05:08    528s]  HVT : inst = 15964 (61.0%), cells = 461 (56.84%)
[03/14 16:05:08    528s]    Lib tcbn65gpluswc        : inst = 15964 (61.0%)
[03/14 16:05:08    528s] 
[03/14 16:05:08    528s] Reporting took 0 sec
[03/14 16:05:08    528s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:05:08    528s] Extraction called for design 'fullchip' of instances=26161 and nets=27437 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:05:08    528s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:05:08    528s] RC Extraction called in multi-corner(2) mode.
[03/14 16:05:08    528s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:05:08    528s] Process corner(s) are loaded.
[03/14 16:05:08    528s]  Corner: Cmax
[03/14 16:05:08    528s]  Corner: Cmin
[03/14 16:05:08    528s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:05:08    528s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:05:08    528s]       RC Corner Indexes            0       1   
[03/14 16:05:08    528s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:05:08    528s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:05:08    528s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:05:08    528s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:05:08    528s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:05:08    528s] Shrink Factor                : 1.00000
[03/14 16:05:09    528s] LayerId::1 widthSet size::4
[03/14 16:05:09    528s] LayerId::2 widthSet size::4
[03/14 16:05:09    528s] LayerId::3 widthSet size::4
[03/14 16:05:09    528s] LayerId::4 widthSet size::4
[03/14 16:05:09    528s] LayerId::5 widthSet size::4
[03/14 16:05:09    528s] LayerId::6 widthSet size::4
[03/14 16:05:09    528s] LayerId::7 widthSet size::4
[03/14 16:05:09    528s] LayerId::8 widthSet size::4
[03/14 16:05:09    528s] Initializing multi-corner capacitance tables ... 
[03/14 16:05:09    528s] Initializing multi-corner resistance tables ...
[03/14 16:05:09    528s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274022 ; uaWl: 0.983646 ; uaWlH: 0.226829 ; aWlH: 0.012577 ; Pmax: 0.827600 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:05:09    529s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1552.1M)
[03/14 16:05:09    529s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:05:09    529s] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1625.7M)
[03/14 16:05:09    529s] Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 1625.7M)
[03/14 16:05:10    529s] Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 1625.7M)
[03/14 16:05:10    530s] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1625.7M)
[03/14 16:05:10    530s] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1625.7M)
[03/14 16:05:10    530s] Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 1625.7M)
[03/14 16:05:10    530s] Extracted 70.0008% (CPU Time= 0:00:02.0  MEM= 1625.7M)
[03/14 16:05:11    531s] Extracted 80.0008% (CPU Time= 0:00:02.4  MEM= 1629.7M)
[03/14 16:05:11    531s] Extracted 90.0008% (CPU Time= 0:00:02.9  MEM= 1629.7M)
[03/14 16:05:12    532s] Extracted 100% (CPU Time= 0:00:04.0  MEM= 1629.7M)
[03/14 16:05:12    532s] Number of Extracted Resistors     : 444869
[03/14 16:05:12    532s] Number of Extracted Ground Cap.   : 442998
[03/14 16:05:12    532s] Number of Extracted Coupling Cap. : 698824
[03/14 16:05:12    532s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1589.680M)
[03/14 16:05:12    532s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:05:12    532s]  Corner: Cmax
[03/14 16:05:12    532s]  Corner: Cmin
[03/14 16:05:13    532s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1589.7M)
[03/14 16:05:13    532s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:05:13    533s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27322 access done (mem: 1589.680M)
[03/14 16:05:13    533s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1589.680M)
[03/14 16:05:13    533s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1589.680M)
[03/14 16:05:13    533s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:05:14    534s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1589.680M)
[03/14 16:05:14    534s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=1589.680M)
[03/14 16:05:14    534s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1589.680M)
[03/14 16:05:14    534s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1589.680M)
[03/14 16:05:14    534s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1589.7M)
[03/14 16:05:14    534s] LayerId::1 widthSet size::4
[03/14 16:05:14    534s] LayerId::2 widthSet size::4
[03/14 16:05:14    534s] LayerId::3 widthSet size::4
[03/14 16:05:14    534s] LayerId::4 widthSet size::4
[03/14 16:05:14    534s] LayerId::5 widthSet size::4
[03/14 16:05:14    534s] LayerId::6 widthSet size::4
[03/14 16:05:14    534s] LayerId::7 widthSet size::4
[03/14 16:05:14    534s] LayerId::8 widthSet size::4
[03/14 16:05:14    534s] Initializing multi-corner capacitance tables ... 
[03/14 16:05:14    534s] Initializing multi-corner resistance tables ...
[03/14 16:05:14    534s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274022 ; uaWl: 0.983646 ; uaWlH: 0.226829 ; aWlH: 0.012577 ; Pmax: 0.827600 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:05:14    534s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1589.7M)
[03/14 16:05:14    534s] Start AAE Lib Loading. (MEM=1589.68)
[03/14 16:05:14    534s] End AAE Lib Loading. (MEM=1608.76 CPU=0:00:00.0 Real=0:00:00.0)
[03/14 16:05:14    534s] End AAE Lib Interpolated Model. (MEM=1608.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:14    534s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 16:05:14    534s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 16:05:14    534s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[03/14 16:05:14    534s] Starting delay calculation for Hold views
[03/14 16:05:14    534s] #################################################################################
[03/14 16:05:14    534s] # Design Stage: PostRoute
[03/14 16:05:14    534s] # Design Name: fullchip
[03/14 16:05:14    534s] # Design Mode: 65nm
[03/14 16:05:14    534s] # Analysis Mode: MMMC OCV 
[03/14 16:05:14    534s] # Parasitics Mode: SPEF/RCDB
[03/14 16:05:14    534s] # Signoff Settings: SI Off 
[03/14 16:05:14    534s] #################################################################################
[03/14 16:05:14    534s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:05:14    534s] Calculate late delays in OCV mode...
[03/14 16:05:14    534s] Calculate early delays in OCV mode...
[03/14 16:05:14    534s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.8M, InitMEM = 0.8M)
[03/14 16:05:14    534s] Start delay calculation (fullDC) (1 T). (MEM=0.757812)
[03/14 16:05:14    534s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 16:05:14    534s] End AAE Lib Interpolated Model. (MEM=20.4844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:14    534s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:05:14    534s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27344. 
[03/14 16:05:14    534s] Total number of fetched objects 27344
[03/14 16:05:14    534s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/14 16:05:14    534s] End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
[03/14 16:05:14    534s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
[03/14 16:05:14    534s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 0.0M) ***
[03/14 16:05:14    534s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:00:07.6 mem=0.0M)
[03/14 16:05:14    534s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:00:07.6 mem=0.0M ***
[03/14 16:05:14    534s] *** QThread HoldInit [finish] : cpu/real = 0:00:08.4/0:00:08.3 (1.0), mem = 0.0M
[03/14 16:05:14    534s] 
[03/14 16:05:14    534s] =============================================================================================
[03/14 16:05:14    534s]  Step TAT Report for QThreadWorker #1
[03/14 16:05:14    534s] =============================================================================================
[03/14 16:05:14    534s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:05:14    534s] ---------------------------------------------------------------------------------------------
[03/14 16:05:14    534s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:14    534s] [ TimingUpdate           ]      1   0:00:01.1  (  12.9 % )     0:00:06.2 /  0:00:06.2    1.0
[03/14 16:05:14    534s] [ FullDelayCalc          ]      1   0:00:05.1  (  61.3 % )     0:00:05.1 /  0:00:05.2    1.0
[03/14 16:05:14    534s] [ SlackTraversorInit     ]      1   0:00:00.6  (   7.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 16:05:14    534s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:14    534s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:14    534s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:14    534s] [ MISC                   ]          0:00:01.6  (  18.7 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 16:05:14    534s] ---------------------------------------------------------------------------------------------
[03/14 16:05:14    534s]  QThreadWorker #1 TOTAL             0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.4    1.0
[03/14 16:05:14    534s] ---------------------------------------------------------------------------------------------
[03/14 16:05:14    534s] 
[03/14 16:05:23    542s]  
_______________________________________________________________________
[03/14 16:05:24    544s] Starting delay calculation for Setup views
[03/14 16:05:24    544s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:05:24    544s] #################################################################################
[03/14 16:05:24    544s] # Design Stage: PostRoute
[03/14 16:05:24    544s] # Design Name: fullchip
[03/14 16:05:24    544s] # Design Mode: 65nm
[03/14 16:05:24    544s] # Analysis Mode: MMMC OCV 
[03/14 16:05:24    544s] # Parasitics Mode: SPEF/RCDB
[03/14 16:05:24    544s] # Signoff Settings: SI On 
[03/14 16:05:24    544s] #################################################################################
[03/14 16:05:24    544s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:05:24    544s] Setting infinite Tws ...
[03/14 16:05:24    544s] First Iteration Infinite Tw... 
[03/14 16:05:24    544s] Calculate early delays in OCV mode...
[03/14 16:05:24    544s] Calculate late delays in OCV mode...
[03/14 16:05:24    544s] Topological Sorting (REAL = 0:00:00.0, MEM = 1608.8M, InitMEM = 1608.8M)
[03/14 16:05:24    544s] Start delay calculation (fullDC) (1 T). (MEM=1608.76)
[03/14 16:05:25    545s] End AAE Lib Interpolated Model. (MEM=1620.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:32    552s] Total number of fetched objects 27344
[03/14 16:05:32    552s] AAE_INFO-618: Total number of nets in the design is 27437,  99.6 percent of the nets selected for SI analysis
[03/14 16:05:32    552s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:05:32    552s] End delay calculation. (MEM=1666.51 CPU=0:00:06.5 REAL=0:00:07.0)
[03/14 16:05:32    552s] End delay calculation (fullDC). (MEM=1639.43 CPU=0:00:07.4 REAL=0:00:08.0)
[03/14 16:05:32    552s] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1639.4M) ***
[03/14 16:05:33    553s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.4M)
[03/14 16:05:33    553s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:05:33    553s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1639.4M)
[03/14 16:05:33    553s] 
[03/14 16:05:33    553s] Executing IPO callback for view pruning ..
[03/14 16:05:33    553s] Starting SI iteration 2
[03/14 16:05:34    554s] Calculate early delays in OCV mode...
[03/14 16:05:34    554s] Calculate late delays in OCV mode...
[03/14 16:05:34    554s] Start delay calculation (fullDC) (1 T). (MEM=1590.55)
[03/14 16:05:34    554s] End AAE Lib Interpolated Model. (MEM=1590.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:36    556s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:05:36    556s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27344. 
[03/14 16:05:36    556s] Total number of fetched objects 27344
[03/14 16:05:36    556s] AAE_INFO-618: Total number of nets in the design is 27437,  10.4 percent of the nets selected for SI analysis
[03/14 16:05:36    556s] End delay calculation. (MEM=1596.7 CPU=0:00:01.8 REAL=0:00:02.0)
[03/14 16:05:36    556s] End delay calculation (fullDC). (MEM=1596.7 CPU=0:00:01.9 REAL=0:00:02.0)
[03/14 16:05:36    556s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1596.7M) ***
[03/14 16:05:37    557s] *** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:09:18 mem=1596.7M)
[03/14 16:05:37    557s] End AAE Lib Interpolated Model. (MEM=1596.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:37    557s] ** Profile ** Start :  cpu=0:00:00.0, mem=1596.7M
[03/14 16:05:37    557s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1596.7M
[03/14 16:05:37    557s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.084, MEM:1596.7M
[03/14 16:05:37    557s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1596.7M
[03/14 16:05:38    558s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1596.7M
[03/14 16:05:38    558s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1612.0M
[03/14 16:05:38    558s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.171  | -0.316  |
|           TNS (ns):| -59.994 | -48.662 | -11.332 |
|    Violating Paths:|   852   |   756   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      1 (29)      |   -0.002   |      1 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.186%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1301.6M, totSessionCpu=0:09:19 **
[03/14 16:05:38    558s] Setting latch borrow mode to budget during optimization.
[03/14 16:05:40    560s] Info: Done creating the CCOpt slew target map.
[03/14 16:05:40    560s] Glitch fixing enabled
[03/14 16:05:40    560s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:05:40    560s] optDesignOneStep: Power Flow
[03/14 16:05:40    560s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:05:40    560s] Running CCOpt-PRO on entire clock network
[03/14 16:05:40    560s] Net route status summary:
[03/14 16:05:40    560s]   Clock:       172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:05:40    560s]   Non-clock: 27265 (unrouted=115, trialRouted=0, noStatus=0, routed=27150, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:05:40    560s] Clock tree cells fixed by user: 0 out of 171 (0%)
[03/14 16:05:40    560s] PRO...
[03/14 16:05:40    560s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/14 16:05:40    560s] Initializing clock structures...
[03/14 16:05:40    560s]   Creating own balancer
[03/14 16:05:40    560s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/14 16:05:40    560s]   Removing CTS place status from clock tree and sinks.
[03/14 16:05:40    560s]   Removed CTS place status from 64 clock cells (out of 173 ) and 0 clock sinks (out of 0 ).
[03/14 16:05:40    560s]   Initializing legalizer
[03/14 16:05:40    560s]   Using cell based legalization.
[03/14 16:05:40    560s] OPERPROF: Starting DPlace-Init at level 1, MEM:1585.5M
[03/14 16:05:40    560s] z: 2, totalTracks: 1
[03/14 16:05:40    560s] z: 4, totalTracks: 1
[03/14 16:05:40    560s] z: 6, totalTracks: 1
[03/14 16:05:40    560s] z: 8, totalTracks: 1
[03/14 16:05:40    560s] #spOpts: N=65 mergeVia=F 
[03/14 16:05:40    561s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1589.5M
[03/14 16:05:41    561s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:1589.5M
[03/14 16:05:41    561s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1589.5MB).
[03/14 16:05:41    561s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1589.5M
[03/14 16:05:41    561s] (I)       Load db... (mem=1589.5M)
[03/14 16:05:41    561s] (I)       Read data from FE... (mem=1589.5M)
[03/14 16:05:41    561s] (I)       Read nodes and places... (mem=1589.5M)
[03/14 16:05:41    561s] (I)       Number of ignored instance 0
[03/14 16:05:41    561s] (I)       Number of inbound cells 0
[03/14 16:05:41    561s] (I)       numMoveCells=26161, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/14 16:05:41    561s] (I)       cell height: 3600, count: 26161
[03/14 16:05:41    561s] (I)       Done Read nodes and places (cpu=0.040s, mem=1597.9M)
[03/14 16:05:41    561s] (I)       Read rows... (mem=1597.9M)
[03/14 16:05:41    561s] (I)       Done Read rows (cpu=0.000s, mem=1597.9M)
[03/14 16:05:41    561s] (I)       Done Read data from FE (cpu=0.040s, mem=1597.9M)
[03/14 16:05:41    561s] (I)       Done Load db (cpu=0.040s, mem=1597.9M)
[03/14 16:05:41    561s] (I)       Constructing placeable region... (mem=1597.9M)
[03/14 16:05:41    561s] (I)       Constructing bin map
[03/14 16:05:41    561s] (I)       Initialize bin information with width=36000 height=36000
[03/14 16:05:41    561s] (I)       Done constructing bin map
[03/14 16:05:41    561s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 16:05:41    561s] (I)       Compute region effective width... (mem=1597.9M)
[03/14 16:05:41    561s] (I)       Done Compute region effective width (cpu=0.000s, mem=1597.9M)
[03/14 16:05:41    561s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1597.9M)
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]   Reconstructing clock tree datastructures...
[03/14 16:05:41    561s]     Validating CTS configuration...
[03/14 16:05:41    561s]     Checking module port directions...
[03/14 16:05:41    561s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 16:05:41    561s]     Non-default CCOpt properties:
[03/14 16:05:41    561s]     adjacent_rows_legal: true (default: false)
[03/14 16:05:41    561s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/14 16:05:41    561s]     cell_density is set for at least one key
[03/14 16:05:41    561s]     cell_halo_rows: 0 (default: 1)
[03/14 16:05:41    561s]     cell_halo_sites: 0 (default: 4)
[03/14 16:05:41    561s]     clock_nets_detailed_routed: 1 (default: false)
[03/14 16:05:41    561s]     cloning_copy_activity: 1 (default: false)
[03/14 16:05:41    561s]     force_design_routing_status: 1 (default: auto)
[03/14 16:05:41    561s]     primary_delay_corner: WC (default: )
[03/14 16:05:41    561s]     route_type is set for at least one key
[03/14 16:05:41    561s]     target_insertion_delay is set for at least one key
[03/14 16:05:41    561s]     target_skew is set for at least one key
[03/14 16:05:41    561s]     target_skew_wire is set for at least one key
[03/14 16:05:41    561s]     update_io_latency: 0 (default: true)
[03/14 16:05:41    561s]     Route type trimming info:
[03/14 16:05:41    561s]       No route type modifications were made.
[03/14 16:05:41    561s] (I)       Initializing Steiner engine. 
[03/14 16:05:41    561s] End AAE Lib Interpolated Model. (MEM=1624.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:41    561s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/14 16:05:41    561s]     Original list had 9 cells:
[03/14 16:05:41    561s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:05:41    561s]     Library trimming was not able to trim any cells:
[03/14 16:05:41    561s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:05:41    561s]     Accumulated time to calculate placeable region: 0
[03/14 16:05:41    561s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/14 16:05:41    561s]     Original list had 8 cells:
[03/14 16:05:41    561s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:05:41    561s]     Library trimming was not able to trim any cells:
[03/14 16:05:41    561s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:05:41    561s]     Accumulated time to calculate placeable region: 0
[03/14 16:05:42    562s]     Clock tree balancer configuration for clock_tree clk:
[03/14 16:05:42    562s]     Non-default CCOpt properties:
[03/14 16:05:42    562s]       cell_density: 1 (default: 0.75)
[03/14 16:05:42    562s]       route_type (leaf): default_route_type_leaf (default: default)
[03/14 16:05:42    562s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 16:05:42    562s]       route_type (top): default_route_type_nonleaf (default: default)
[03/14 16:05:42    562s]     For power domain auto-default:
[03/14 16:05:42    562s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:05:42    562s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:05:42    562s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 16:05:42    562s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
[03/14 16:05:42    562s]     Top Routing info:
[03/14 16:05:42    562s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:05:42    562s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/14 16:05:42    562s]     Trunk Routing info:
[03/14 16:05:42    562s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:05:42    562s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 16:05:42    562s]     Leaf Routing info:
[03/14 16:05:42    562s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:05:42    562s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 16:05:42    562s]     For timing_corner WC:setup, late and power domain auto-default:
[03/14 16:05:42    562s]       Slew time target (leaf):    0.105ns
[03/14 16:05:42    562s]       Slew time target (trunk):   0.105ns
[03/14 16:05:42    562s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/14 16:05:42    562s]       Buffer unit delay: 0.057ns
[03/14 16:05:42    562s]       Buffer max distance: 562.449um
[03/14 16:05:42    562s]     Fastest wire driving cells and distances:
[03/14 16:05:42    562s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 16:05:42    562s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/14 16:05:42    562s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     Logic Sizing Table:
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     ----------------------------------------------------------
[03/14 16:05:42    562s]     Cell    Instance count    Source    Eligible library cells
[03/14 16:05:42    562s]     ----------------------------------------------------------
[03/14 16:05:42    562s]       (empty table)
[03/14 16:05:42    562s]     ----------------------------------------------------------
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     Clock tree balancer configuration for skew_group clk/CON:
[03/14 16:05:42    562s]       Sources:                     pin clk
[03/14 16:05:42    562s]       Total number of sinks:       6512
[03/14 16:05:42    562s]       Delay constrained sinks:     6512
[03/14 16:05:42    562s]       Non-leaf sinks:              0
[03/14 16:05:42    562s]       Ignore pins:                 0
[03/14 16:05:42    562s]      Timing corner WC:setup.late:
[03/14 16:05:42    562s]       Skew target:                 0.057ns
[03/14 16:05:42    562s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:05:42    562s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:05:42    562s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:05:42    562s]     Primary reporting skew groups are:
[03/14 16:05:42    562s]     skew_group clk/CON with 6512 clock sinks
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     Via Selection for Estimated Routes (rule default):
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     --------------------------------------------------------------
[03/14 16:05:42    562s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/14 16:05:42    562s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/14 16:05:42    562s]     --------------------------------------------------------------
[03/14 16:05:42    562s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/14 16:05:42    562s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/14 16:05:42    562s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/14 16:05:42    562s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/14 16:05:42    562s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/14 16:05:42    562s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/14 16:05:42    562s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/14 16:05:42    562s]     --------------------------------------------------------------
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     No ideal or dont_touch nets found in the clock tree
[03/14 16:05:42    562s]     No dont_touch hnets found in the clock tree
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     Filtering reasons for cell type: buffer
[03/14 16:05:42    562s]     =======================================
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:05:42    562s]     Clock trees    Power domain    Reason                         Library cells
[03/14 16:05:42    562s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:05:42    562s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/14 16:05:42    562s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     Filtering reasons for cell type: inverter
[03/14 16:05:42    562s]     =========================================
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:05:42    562s]     Clock trees    Power domain    Reason                         Library cells
[03/14 16:05:42    562s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:05:42    562s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/14 16:05:42    562s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     
[03/14 16:05:42    562s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/14 16:05:42    562s]     CCOpt configuration status: all checks passed.
[03/14 16:05:42    562s]   Reconstructing clock tree datastructures done.
[03/14 16:05:42    562s] Initializing clock structures done.
[03/14 16:05:42    562s] PRO...
[03/14 16:05:42    562s]   PRO active optimizations:
[03/14 16:05:42    562s]    - DRV fixing with cell sizing
[03/14 16:05:42    562s]   
[03/14 16:05:42    562s]   Detected clock skew data from CTS
[03/14 16:05:42    562s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 16:05:42    562s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:05:42    562s]   Clock DAG stats PRO initial state:
[03/14 16:05:42    562s]     cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
[03/14 16:05:42    562s]     cell areas       : b=1224.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1224.360um^2
[03/14 16:05:42    562s]     cell capacitance : b=0.680pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.680pF
[03/14 16:05:42    562s]     sink capacitance : count=6512, total=6.051pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:05:42    562s]     wire capacitance : top=0.000pF, trunk=0.480pF, leaf=3.888pF, total=4.369pF
[03/14 16:05:42    562s]     wire lengths     : top=0.000um, trunk=3708.250um, leaf=24832.750um, total=28541.000um
[03/14 16:05:42    562s]     hp wire lengths  : top=0.000um, trunk=2684.000um, leaf=6730.400um, total=9414.400um
[03/14 16:05:42    562s]   Clock DAG net violations PRO initial state: none
[03/14 16:05:42    562s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/14 16:05:42    562s]     Trunk : target=0.105ns count=81 avg=0.034ns sd=0.022ns min=0.015ns max=0.087ns {66 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:05:42    562s]     Leaf  : target=0.105ns count=91 avg=0.073ns sd=0.029ns min=0.018ns max=0.104ns {22 <= 0.063ns, 4 <= 0.084ns, 61 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
[03/14 16:05:42    562s]   Clock DAG library cell distribution PRO initial state {count}:
[03/14 16:05:42    562s]      Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 5 BUFFD2: 1 CKBD2: 8 BUFFD1: 10 CKBD1: 20 CKBD0: 7 
[03/14 16:05:42    562s]   Primary reporting skew groups PRO initial state:
[03/14 16:05:42    562s]     skew_group default.clk/CON: unconstrained
[03/14 16:05:42    562s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:05:42    562s]         max path sink: core_instance/psum_mem_instance/memory7_reg_69_/CP
[03/14 16:05:42    562s]   Skew group summary PRO initial state:
[03/14 16:05:42    562s]     skew_group clk/CON: insertion delay [min=0.370, max=1.050, avg=0.691, sd=0.177], skew [0.680 vs 0.057*], 29.6% {0.663, 0.720} (wid=0.039 ws=0.024) (gid=1.012 gs=0.665)
[03/14 16:05:42    562s]   Recomputing CTS skew targets...
[03/14 16:05:42    562s]   Resolving skew group constraints...
[03/14 16:05:43    563s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/14 16:05:43    563s]   Resolving skew group constraints done.
[03/14 16:05:43    563s]   Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 16:05:43    563s]   Fixing DRVs...
[03/14 16:05:43    563s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 16:05:43    563s]   CCOpt-PRO: considered: 172, tested: 172, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   PRO Statistics: Fix DRVs (cell sizing):
[03/14 16:05:43    563s]   =======================================
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Cell changes by Net Type:
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   -------------------------------------------------------------------------------------------------
[03/14 16:05:43    563s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 16:05:43    563s]   -------------------------------------------------------------------------------------------------
[03/14 16:05:43    563s]   top                0            0           0            0                    0                0
[03/14 16:05:43    563s]   trunk              0            0           0            0                    0                0
[03/14 16:05:43    563s]   leaf               0            0           0            0                    0                0
[03/14 16:05:43    563s]   -------------------------------------------------------------------------------------------------
[03/14 16:05:43    563s]   Total              0            0           0            0                    0                0
[03/14 16:05:43    563s]   -------------------------------------------------------------------------------------------------
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 16:05:43    563s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Clock DAG stats PRO after DRV fixing:
[03/14 16:05:43    563s]     cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
[03/14 16:05:43    563s]     cell areas       : b=1224.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1224.360um^2
[03/14 16:05:43    563s]     cell capacitance : b=0.680pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.680pF
[03/14 16:05:43    563s]     sink capacitance : count=6512, total=6.051pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:05:43    563s]     wire capacitance : top=0.000pF, trunk=0.480pF, leaf=3.888pF, total=4.369pF
[03/14 16:05:43    563s]     wire lengths     : top=0.000um, trunk=3708.250um, leaf=24832.750um, total=28541.000um
[03/14 16:05:43    563s]     hp wire lengths  : top=0.000um, trunk=2684.000um, leaf=6730.400um, total=9414.400um
[03/14 16:05:43    563s]   Clock DAG net violations PRO after DRV fixing: none
[03/14 16:05:43    563s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/14 16:05:43    563s]     Trunk : target=0.105ns count=81 avg=0.034ns sd=0.022ns min=0.015ns max=0.087ns {66 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:05:43    563s]     Leaf  : target=0.105ns count=91 avg=0.073ns sd=0.029ns min=0.018ns max=0.104ns {22 <= 0.063ns, 4 <= 0.084ns, 61 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
[03/14 16:05:43    563s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/14 16:05:43    563s]      Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 5 BUFFD2: 1 CKBD2: 8 BUFFD1: 10 CKBD1: 20 CKBD0: 7 
[03/14 16:05:43    563s]   Primary reporting skew groups PRO after DRV fixing:
[03/14 16:05:43    563s]     skew_group default.clk/CON: unconstrained
[03/14 16:05:43    563s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:05:43    563s]         max path sink: core_instance/psum_mem_instance/memory7_reg_69_/CP
[03/14 16:05:43    563s]   Skew group summary PRO after DRV fixing:
[03/14 16:05:43    563s]     skew_group clk/CON: insertion delay [min=0.370, max=1.050, avg=0.691, sd=0.177], skew [0.680 vs 0.057*], 29.6% {0.663, 0.720} (wid=0.039 ws=0.024) (gid=1.012 gs=0.665)
[03/14 16:05:43    563s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Slew Diagnostics: After DRV fixing
[03/14 16:05:43    563s]   ==================================
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Global Causes:
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   -------------------------------------
[03/14 16:05:43    563s]   Cause
[03/14 16:05:43    563s]   -------------------------------------
[03/14 16:05:43    563s]   DRV fixing with buffering is disabled
[03/14 16:05:43    563s]   -------------------------------------
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Top 5 overslews:
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   ---------------------------------
[03/14 16:05:43    563s]   Overslew    Causes    Driving Pin
[03/14 16:05:43    563s]   ---------------------------------
[03/14 16:05:43    563s]     (empty table)
[03/14 16:05:43    563s]   ---------------------------------
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   -------------------
[03/14 16:05:43    563s]   Cause    Occurences
[03/14 16:05:43    563s]   -------------------
[03/14 16:05:43    563s]     (empty table)
[03/14 16:05:43    563s]   -------------------
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   -------------------
[03/14 16:05:43    563s]   Cause    Occurences
[03/14 16:05:43    563s]   -------------------
[03/14 16:05:43    563s]     (empty table)
[03/14 16:05:43    563s]   -------------------
[03/14 16:05:43    563s]   
[03/14 16:05:43    563s]   Reconnecting optimized routes...
[03/14 16:05:43    563s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 16:05:43    563s]   Set dirty flag on 0 insts, 0 nets
[03/14 16:05:43    563s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 16:05:43    563s] End AAE Lib Interpolated Model. (MEM=1667.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:43    563s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:05:43    563s]   Clock DAG stats PRO final:
[03/14 16:05:43    563s]     cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
[03/14 16:05:43    563s]     cell areas       : b=1224.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1224.360um^2
[03/14 16:05:43    563s]     cell capacitance : b=0.680pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.680pF
[03/14 16:05:43    563s]     sink capacitance : count=6512, total=6.051pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:05:43    563s]     wire capacitance : top=0.000pF, trunk=0.480pF, leaf=3.888pF, total=4.369pF
[03/14 16:05:43    563s]     wire lengths     : top=0.000um, trunk=3708.250um, leaf=24832.750um, total=28541.000um
[03/14 16:05:43    563s]     hp wire lengths  : top=0.000um, trunk=2684.000um, leaf=6730.400um, total=9414.400um
[03/14 16:05:43    563s]   Clock DAG net violations PRO final: none
[03/14 16:05:43    563s]   Clock DAG primary half-corner transition distribution PRO final:
[03/14 16:05:43    563s]     Trunk : target=0.105ns count=81 avg=0.034ns sd=0.022ns min=0.015ns max=0.087ns {66 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:05:43    563s]     Leaf  : target=0.105ns count=91 avg=0.073ns sd=0.029ns min=0.018ns max=0.104ns {22 <= 0.063ns, 4 <= 0.084ns, 61 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
[03/14 16:05:43    563s]   Clock DAG library cell distribution PRO final {count}:
[03/14 16:05:43    563s]      Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 5 BUFFD2: 1 CKBD2: 8 BUFFD1: 10 CKBD1: 20 CKBD0: 7 
[03/14 16:05:43    563s]   Primary reporting skew groups PRO final:
[03/14 16:05:43    563s]     skew_group default.clk/CON: unconstrained
[03/14 16:05:43    564s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:05:43    564s]         max path sink: core_instance/psum_mem_instance/memory7_reg_69_/CP
[03/14 16:05:44    564s]   Skew group summary PRO final:
[03/14 16:05:44    564s]     skew_group clk/CON: insertion delay [min=0.370, max=1.050, avg=0.691, sd=0.177], skew [0.680 vs 0.057*], 29.6% {0.663, 0.720} (wid=0.039 ws=0.024) (gid=1.012 gs=0.665)
[03/14 16:05:44    564s] PRO done.
[03/14 16:05:44    564s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/14 16:05:44    564s] numClockCells = 173, numClockCellsFixed = 0, numClockCellsRestored = 64, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/14 16:05:44    564s] Net route status summary:
[03/14 16:05:44    564s]   Clock:       172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:05:44    564s]   Non-clock: 27265 (unrouted=115, trialRouted=0, noStatus=0, routed=27150, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:05:44    564s] Updating delays...
[03/14 16:05:44    564s] Updating delays done.
[03/14 16:05:44    564s] PRO done. (took cpu=0:00:03.7 real=0:00:03.7)
[03/14 16:05:44    564s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1707.4M
[03/14 16:05:44    564s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.094, MEM:1707.4M
[03/14 16:05:45    565s] skipped the cell partition in DRV
[03/14 16:05:45    565s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 16:05:45    565s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/14 16:05:45    565s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:05:45    565s] optDesignOneStep: Power Flow
[03/14 16:05:45    565s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:05:45    565s] **INFO: Start fixing DRV (Mem = 1617.41M) ...
[03/14 16:05:45    565s] Begin: GigaOpt DRV Optimization
[03/14 16:05:45    565s] Glitch fixing enabled
[03/14 16:05:45    565s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/14 16:05:45    565s] Info: 172 clock nets excluded from IPO operation.
[03/14 16:05:45    565s] End AAE Lib Interpolated Model. (MEM=1617.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:45    565s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:25.5/0:20:21.4 (0.5), mem = 1617.4M
[03/14 16:05:45    565s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.1
[03/14 16:05:45    565s] (I,S,L,T): WC_VIEW: 78.4295, 22.7648, 1.04418, 102.238
[03/14 16:05:45    565s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:05:45    565s] ### Creating PhyDesignMc. totSessionCpu=0:09:26 mem=1617.4M
[03/14 16:05:45    565s] OPERPROF: Starting DPlace-Init at level 1, MEM:1617.4M
[03/14 16:05:45    565s] z: 2, totalTracks: 1
[03/14 16:05:45    565s] z: 4, totalTracks: 1
[03/14 16:05:45    565s] z: 6, totalTracks: 1
[03/14 16:05:45    565s] z: 8, totalTracks: 1
[03/14 16:05:45    565s] #spOpts: N=65 mergeVia=F 
[03/14 16:05:45    565s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1617.4M
[03/14 16:05:45    565s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1617.4M
[03/14 16:05:45    565s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1617.4MB).
[03/14 16:05:45    565s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:1617.4M
[03/14 16:05:45    565s] TotalInstCnt at PhyDesignMc Initialization: 26,161
[03/14 16:05:45    565s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:26 mem=1617.4M
[03/14 16:05:45    565s] ### Creating TopoMgr, started
[03/14 16:05:45    565s] ### Creating TopoMgr, finished
[03/14 16:05:46    566s] ### Creating RouteCongInterface, started
[03/14 16:05:46    566s] ### Creating LA Mngr. totSessionCpu=0:09:26 mem=1748.7M
[03/14 16:05:47    567s] ### Creating LA Mngr, finished. totSessionCpu=0:09:27 mem=1764.7M
[03/14 16:05:47    567s] ### Creating RouteCongInterface, finished
[03/14 16:05:47    567s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:05:47    567s] 
[03/14 16:05:47    567s] Creating Lib Analyzer ...
[03/14 16:05:47    567s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:05:47    567s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:05:47    567s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:05:47    567s] 
[03/14 16:05:48    568s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:29 mem=1764.7M
[03/14 16:05:48    568s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:29 mem=1764.7M
[03/14 16:05:48    568s] Creating Lib Analyzer, finished. 
[03/14 16:05:51    571s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/14 16:05:51    571s] **INFO: Disabling fanout fix in postRoute stage.
[03/14 16:05:51    571s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1783.7M
[03/14 16:05:51    571s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1783.7M
[03/14 16:05:51    571s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:05:51    571s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/14 16:05:51    571s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:05:51    571s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 16:05:51    571s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:05:51    571s] Info: violation cost 2.185633 (cap = 0.095926, tran = 2.089707, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:05:51    571s] |     2|    57|    -0.04|     2|     2|    -0.00|     0|     0|     0|     0|     0|     0|    -0.32|   -60.00|       0|       0|       0|  61.19|          |         |
[03/14 16:05:52    572s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:05:52    572s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.32|   -60.00|       0|       0|       2|  61.19| 0:00:01.0|  1802.8M|
[03/14 16:05:52    572s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:05:52    572s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.32|   -60.00|       0|       0|       0|  61.19| 0:00:00.0|  1802.8M|
[03/14 16:05:52    572s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:05:52    572s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:05:52    572s] Layer 3 has 172 constrained nets 
[03/14 16:05:52    572s] Layer 7 has 28 constrained nets 
[03/14 16:05:52    572s] **** End NDR-Layer Usage Statistics ****
[03/14 16:05:52    572s] 
[03/14 16:05:52    572s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1802.8M) ***
[03/14 16:05:52    572s] 
[03/14 16:05:52    572s] Begin: glitch net info
[03/14 16:05:52    572s] glitch slack range: number of glitch nets
[03/14 16:05:52    572s] glitch slack < -0.32 : 0
[03/14 16:05:52    572s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:05:52    572s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:05:52    572s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:05:52    572s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:05:52    572s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:05:52    572s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:05:52    572s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:05:52    572s] -0.04 < glitch slack : 0
[03/14 16:05:52    572s] End: glitch net info
[03/14 16:05:52    572s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1783.7M
[03/14 16:05:52    572s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.091, MEM:1783.7M
[03/14 16:05:52    572s] TotalInstCnt at PhyDesignMc Destruction: 26,161
[03/14 16:05:52    572s] (I,S,L,T): WC_VIEW: 78.4264, 22.7648, 1.04419, 102.235
[03/14 16:05:52    572s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.1
[03/14 16:05:52    572s] *** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:09:32.8/0:20:28.7 (0.5), mem = 1783.7M
[03/14 16:05:52    572s] 
[03/14 16:05:52    572s] =============================================================================================
[03/14 16:05:52    572s]  Step TAT Report for DrvOpt #1
[03/14 16:05:52    572s] =============================================================================================
[03/14 16:05:52    572s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:05:52    572s] ---------------------------------------------------------------------------------------------
[03/14 16:05:52    572s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:05:52    572s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/14 16:05:52    572s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  31.0 % )     0:00:02.3 /  0:00:02.3    1.0
[03/14 16:05:52    572s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.9
[03/14 16:05:52    572s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:05:52    572s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:05:52    572s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:05:52    572s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:05:52    572s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:52    572s] [ OptEval                ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:05:52    572s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:52    572s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/14 16:05:52    572s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:52    572s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:05:52    572s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:05:52    572s] [ DrvFindVioNets         ]      3   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:05:52    572s] [ DrvComputeSummary      ]      3   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:05:52    572s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:05:52    572s] [ MISC                   ]          0:00:03.2  (  43.0 % )     0:00:03.2 /  0:00:03.2    1.0
[03/14 16:05:52    572s] ---------------------------------------------------------------------------------------------
[03/14 16:05:52    572s]  DrvOpt #1 TOTAL                    0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[03/14 16:05:52    572s] ---------------------------------------------------------------------------------------------
[03/14 16:05:52    572s] 
[03/14 16:05:52    572s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:05:52    572s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1783.7M
[03/14 16:05:52    572s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1783.7M
[03/14 16:05:52    572s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1783.7M
[03/14 16:05:52    572s] z: 2, totalTracks: 1
[03/14 16:05:52    572s] z: 4, totalTracks: 1
[03/14 16:05:52    572s] z: 6, totalTracks: 1
[03/14 16:05:52    572s] z: 8, totalTracks: 1
[03/14 16:05:52    572s] #spOpts: N=65 
[03/14 16:05:52    572s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1783.7M
[03/14 16:05:52    572s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.087, MEM:1783.7M
[03/14 16:05:52    572s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1783.7MB).
[03/14 16:05:52    572s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.118, MEM:1783.7M
[03/14 16:05:52    572s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.119, MEM:1783.7M
[03/14 16:05:52    572s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.1
[03/14 16:05:52    572s] OPERPROF:   Starting RefinePlace at level 2, MEM:1783.7M
[03/14 16:05:52    572s] *** Starting refinePlace (0:09:33 mem=1783.7M) ***
[03/14 16:05:52    572s] Total net bbox length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 6.193e+03)
[03/14 16:05:52    572s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1783.7M
[03/14 16:05:52    572s] Starting refinePlace ...
[03/14 16:05:53    573s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:05:53    573s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1783.7MB) @(0:09:33 - 0:09:33).
[03/14 16:05:53    573s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:05:53    573s] wireLenOptFixPriorityInst 6524 inst fixed
[03/14 16:05:53    573s] 
[03/14 16:05:53    573s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:05:53    573s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:05:53    573s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1783.7MB) @(0:09:33 - 0:09:33).
[03/14 16:05:53    573s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:05:53    573s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1783.7MB
[03/14 16:05:53    573s] Statistics of distance of Instance movement in refine placement:
[03/14 16:05:53    573s]   maximum (X+Y) =         0.00 um
[03/14 16:05:53    573s]   mean    (X+Y) =         0.00 um
[03/14 16:05:53    573s] Summary Report:
[03/14 16:05:53    573s] Instances move: 0 (out of 26097 movable)
[03/14 16:05:53    573s] Instances flipped: 0
[03/14 16:05:53    573s] Mean displacement: 0.00 um
[03/14 16:05:53    573s] Max displacement: 0.00 um 
[03/14 16:05:53    573s] Total instances moved : 0
[03/14 16:05:53    573s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.510, REAL:0.474, MEM:1783.7M
[03/14 16:05:53    573s] Total net bbox length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 6.193e+03)
[03/14 16:05:53    573s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1783.7MB
[03/14 16:05:53    573s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1783.7MB) @(0:09:33 - 0:09:33).
[03/14 16:05:53    573s] *** Finished refinePlace (0:09:34 mem=1783.7M) ***
[03/14 16:05:53    573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.1
[03/14 16:05:53    573s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.560, REAL:0.530, MEM:1783.7M
[03/14 16:05:53    573s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1783.7M
[03/14 16:05:53    573s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.103, MEM:1783.7M
[03/14 16:05:53    573s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.780, REAL:0.752, MEM:1783.7M
[03/14 16:05:53    573s] End: GigaOpt DRV Optimization
[03/14 16:05:53    573s] **optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1452.0M, totSessionCpu=0:09:34 **
[03/14 16:05:53    573s] *info:
[03/14 16:05:53    573s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1733.74M).
[03/14 16:05:53    573s] Leakage Power Opt: resetting the buf/inv selection
[03/14 16:05:53    573s] ** Profile ** Start :  cpu=0:00:00.0, mem=1733.7M
[03/14 16:05:53    573s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1733.7M
[03/14 16:05:53    573s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.087, MEM:1733.7M
[03/14 16:05:53    573s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1733.7M
[03/14 16:05:54    574s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1743.8M
[03/14 16:05:54    574s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1743.8M
[03/14 16:05:54    574s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.13min mem=1733.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.317  | -0.172  | -0.317  |
|           TNS (ns):| -60.003 | -48.674 | -11.328 |
|    Violating Paths:|   855   |   759   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.186%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1743.8M
[03/14 16:05:54    574s] **optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1447.0M, totSessionCpu=0:09:35 **
[03/14 16:05:55    575s]   DRV Snapshot: (REF)
[03/14 16:05:55    575s]          Tran DRV: 0
[03/14 16:05:55    575s]           Cap DRV: 0
[03/14 16:05:55    575s]        Fanout DRV: 0
[03/14 16:05:55    575s]            Glitch: 0
[03/14 16:05:55    575s] *** Timing NOT met, worst failing slack is -0.317
[03/14 16:05:55    575s] *** Check timing (0:00:00.0)
[03/14 16:05:55    575s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:05:55    575s] optDesignOneStep: Power Flow
[03/14 16:05:55    575s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:05:55    575s] Deleting Lib Analyzer.
[03/14 16:05:55    575s] Begin: GigaOpt Optimization in WNS mode
[03/14 16:05:55    575s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/14 16:05:55    575s] Info: 172 clock nets excluded from IPO operation.
[03/14 16:05:55    575s] End AAE Lib Interpolated Model. (MEM=1724.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:05:55    575s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:35.3/0:20:31.2 (0.5), mem = 1724.2M
[03/14 16:05:55    575s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.2
[03/14 16:05:55    575s] (I,S,L,T): WC_VIEW: 78.4264, 22.7648, 1.04419, 102.235
[03/14 16:05:55    575s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:05:55    575s] ### Creating PhyDesignMc. totSessionCpu=0:09:35 mem=1724.2M
[03/14 16:05:55    575s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:05:55    575s] OPERPROF: Starting DPlace-Init at level 1, MEM:1724.2M
[03/14 16:05:55    575s] z: 2, totalTracks: 1
[03/14 16:05:55    575s] z: 4, totalTracks: 1
[03/14 16:05:55    575s] z: 6, totalTracks: 1
[03/14 16:05:55    575s] z: 8, totalTracks: 1
[03/14 16:05:55    575s] #spOpts: N=65 mergeVia=F 
[03/14 16:05:55    575s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1724.2M
[03/14 16:05:55    575s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1724.2M
[03/14 16:05:55    575s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1724.2MB).
[03/14 16:05:55    575s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:1724.2M
[03/14 16:05:55    575s] TotalInstCnt at PhyDesignMc Initialization: 26,161
[03/14 16:05:55    575s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:36 mem=1724.2M
[03/14 16:05:55    575s] ### Creating RouteCongInterface, started
[03/14 16:05:55    575s] ### Creating RouteCongInterface, finished
[03/14 16:05:55    575s] 
[03/14 16:05:55    575s] Creating Lib Analyzer ...
[03/14 16:05:55    575s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:05:55    575s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:05:55    575s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:05:55    575s] 
[03/14 16:05:56    576s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:37 mem=1724.2M
[03/14 16:05:56    576s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:37 mem=1724.2M
[03/14 16:05:56    576s] Creating Lib Analyzer, finished. 
[03/14 16:06:02    582s] *info: 172 clock nets excluded
[03/14 16:06:02    582s] *info: 2 special nets excluded.
[03/14 16:06:02    582s] *info: 115 no-driver nets excluded.
[03/14 16:06:05    585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9026.1
[03/14 16:06:05    585s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 16:06:05    585s] ** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -60.002 Density 61.19
[03/14 16:06:05    585s] Optimizer WNS Pass 0
[03/14 16:06:05    585s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.317|-11.328|
|reg2reg   |-0.172|-48.674|
|HEPG      |-0.172|-48.674|
|All Paths |-0.317|-60.002|
+----------+------+-------+

[03/14 16:06:05    585s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1766.3M
[03/14 16:06:05    585s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1766.3M
[03/14 16:06:05    585s] Active Path Group: reg2reg  
[03/14 16:06:05    585s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:05    585s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:06:05    585s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:05    585s] |  -0.172|   -0.317| -48.674|  -60.002|    61.19%|   0:00:00.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:05    585s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 16:06:07    587s] |  -0.166|   -0.317| -47.992|  -59.320|    61.18%|   0:00:02.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:07    587s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 16:06:07    587s] |  -0.164|   -0.317| -47.916|  -59.244|    61.19%|   0:00:00.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:07    587s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 16:06:08    588s] |  -0.160|   -0.317| -47.859|  -59.187|    61.19%|   0:00:01.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:08    588s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 16:06:08    588s] |  -0.160|   -0.317| -47.831|  -59.159|    61.19%|   0:00:00.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:08    588s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 16:06:09    589s] |  -0.160|   -0.317| -47.962|  -59.291|    61.20%|   0:00:01.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:09    589s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:09    589s] |  -0.158|   -0.317| -47.826|  -59.154|    61.21%|   0:00:00.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:09    589s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:10    590s] |  -0.158|   -0.317| -47.726|  -59.054|    61.22%|   0:00:01.0| 1839.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:10    590s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:10    590s] |  -0.158|   -0.317| -47.676|  -59.004|    61.22%|   0:00:00.0| 1839.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:10    590s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:14    594s] |  -0.158|   -0.317| -47.644|  -58.972|    61.25%|   0:00:04.0| 1842.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:14    594s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:14    594s] Starting generalSmallTnsOpt
[03/14 16:06:14    594s] Ending generalSmallTnsOpt End
[03/14 16:06:14    594s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:19    599s] skewClock has sized core_instance/CTS_ccl_a_buf_00239 (BUFFD1)
[03/14 16:06:19    599s] skewClock has inserted core_instance/FE_USKC31_CTS_25 (CKBD3)
[03/14 16:06:19    599s] skewClock has inserted core_instance/FE_USKC32_CTS_42 (BUFFD2)
[03/14 16:06:19    599s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC33_CTS_37 (CKBD2)
[03/14 16:06:19    599s] skewClock has inserted core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_USKC34_CTS_12 (CKBD1)
[03/14 16:06:19    599s] skewClock has inserted core_instance/FE_USKC35_CTS_39 (INVD4)
[03/14 16:06:19    599s] skewClock has inserted core_instance/FE_USKC36_CTS_39 (INVD4)
[03/14 16:06:19    599s] skewClock sized 1 and inserted 6 insts
[03/14 16:06:20    600s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:20    600s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:06:20    600s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:20    600s] |  -0.097|   -0.330| -50.370|  -65.089|    61.26%|   0:00:06.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:06:20    600s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 16:06:21    601s] |  -0.095|   -0.330| -50.309|  -65.028|    61.26%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:06:21    601s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 16:06:22    602s] |  -0.095|   -0.330| -49.902|  -64.621|    61.25%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:06:22    602s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 16:06:22    602s] |  -0.093|   -0.330| -49.646|  -64.365|    61.26%|   0:00:00.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:06:22    602s] |        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
[03/14 16:06:23    603s] |  -0.093|   -0.330| -49.621|  -64.339|    61.26%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:23    603s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:23    603s] |  -0.093|   -0.330| -49.578|  -64.297|    61.26%|   0:00:00.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:23    603s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:24    604s] |  -0.093|   -0.330| -49.444|  -64.163|    61.27%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 16:06:24    604s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 16:06:28    608s] Starting generalSmallTnsOpt
[03/14 16:06:28    608s] Ending generalSmallTnsOpt End
[03/14 16:06:28    608s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:32    612s] skewClock has sized core_instance/CTS_ccl_a_buf_00077 (CKBD2)
[03/14 16:06:32    612s] skewClock has sized core_instance/FE_USKC3127_CTS_39 (CKBD3)
[03/14 16:06:32    612s] skewClock has sized core_instance/FE_USKC35_CTS_39 (CKND2)
[03/14 16:06:32    612s] skewClock has inserted core_instance/FE_USKC44_CTS_21 (CKBD16)
[03/14 16:06:32    612s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC45_CTS_40 (CKBD2)
[03/14 16:06:32    612s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC46_CTS_37 (CKBD2)
[03/14 16:06:32    612s] skewClock has inserted core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_USKC47_CTS_1 (CKBD1)
[03/14 16:06:32    612s] skewClock has inserted core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_USKC48_CTS_3 (CKBD1)
[03/14 16:06:32    612s] skewClock has inserted core_instance/FE_USKC49_CTS_40 (CKBD2)
[03/14 16:06:32    612s] skewClock has inserted core_instance/FE_USKC50_CTS_22 (CKBD3)
[03/14 16:06:32    612s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC51_CTS_22 (BUFFD2)
[03/14 16:06:32    612s] skewClock has inserted core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_USKC52_CTS_1 (CKBD1)
[03/14 16:06:32    612s] skewClock has inserted core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_USKC53_CTS_1 (CKBD1)
[03/14 16:06:32    612s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC54_CTS_21 (CKBD2)
[03/14 16:06:32    612s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC55_CTS_22 (BUFFD2)
[03/14 16:06:32    612s] skewClock sized 3 and inserted 12 insts
[03/14 16:06:33    613s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:33    613s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:06:33    613s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:36    616s] |  -0.082|   -0.330| -53.551|  -69.099|    61.29%|   0:00:12.0| 1933.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:06:36    616s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
[03/14 16:06:38    618s] |  -0.079|   -0.330| -53.213|  -68.761|    61.29%|   0:00:02.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:06:38    618s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
[03/14 16:06:39    619s] |  -0.079|   -0.330| -52.427|  -67.975|    61.27%|   0:00:01.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:06:39    619s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
[03/14 16:06:40    620s] |  -0.075|   -0.330| -52.262|  -67.809|    61.27%|   0:00:01.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:40    620s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:43    624s] |  -0.075|   -0.330| -51.486|  -67.034|    61.25%|   0:00:03.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:43    624s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:44    624s] |  -0.073|   -0.330| -51.484|  -67.031|    61.27%|   0:00:01.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:44    624s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:47    627s] |  -0.073|   -0.330| -51.304|  -66.852|    61.27%|   0:00:03.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:47    627s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:47    627s] |  -0.073|   -0.330| -51.271|  -66.818|    61.27%|   0:00:00.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:47    627s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:47    627s] |  -0.072|   -0.330| -51.149|  -66.697|    61.27%|   0:00:00.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:06:47    627s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
[03/14 16:06:51    631s] |  -0.072|   -0.330| -50.814|  -66.362|    61.26%|   0:00:04.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:06:51    631s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
[03/14 16:06:52    632s] |  -0.072|   -0.330| -50.344|  -65.891|    61.29%|   0:00:01.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:52    632s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:52    633s] |  -0.072|   -0.330| -50.229|  -65.776|    61.29%|   0:00:00.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:52    633s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:57    637s] Starting generalSmallTnsOpt
[03/14 16:06:57    637s] Ending generalSmallTnsOpt End
[03/14 16:06:58    638s] |  -0.074|   -0.330| -50.464|  -66.011|    61.40%|   0:00:06.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:58    638s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:58    638s] |  -0.074|   -0.330| -50.464|  -66.011|    61.40%|   0:00:00.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:06:58    638s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:06:58    638s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:58    638s] 
[03/14 16:06:58    638s] *** Finish Core Optimize Step (cpu=0:00:53.2 real=0:00:53.0 mem=1982.4M) ***
[03/14 16:06:58    638s] Active Path Group: default 
[03/14 16:06:58    638s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:58    638s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:06:58    638s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:58    638s] |  -0.330|   -0.330| -15.548|  -66.011|    61.40%|   0:00:00.0| 1982.4M|   WC_VIEW|  default| out[94]                                            |
[03/14 16:06:58    638s] Starting generalSmallTnsOpt
[03/14 16:06:58    638s] Ending generalSmallTnsOpt End
[03/14 16:06:58    638s] |  -0.330|   -0.330| -15.548|  -66.011|    61.40%|   0:00:00.0| 1982.4M|   WC_VIEW|  default| out[94]                                            |
[03/14 16:06:58    638s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:06:58    638s] 
[03/14 16:06:58    638s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1982.4M) ***
[03/14 16:06:58    638s] 
[03/14 16:06:58    638s] *** Finished Optimize Step Cumulative (cpu=0:00:53.4 real=0:00:53.0 mem=1982.4M) ***
[03/14 16:06:58    638s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.330|-15.548|
|reg2reg   |-0.074|-50.464|
|HEPG      |-0.074|-50.464|
|All Paths |-0.330|-66.011|
+----------+------+-------+

[03/14 16:06:58    638s] ** GigaOpt Optimizer WNS Slack -0.330 TNS Slack -66.011 Density 61.40
[03/14 16:06:58    638s] Update Timing Windows (Threshold 0.015) ...
[03/14 16:06:58    638s] Re Calculate Delays on 89 Nets
[03/14 16:06:58    638s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.330|-15.548|
|reg2reg   |-0.074|-50.490|
|HEPG      |-0.074|-50.490|
|All Paths |-0.330|-66.037|
+----------+------+-------+

[03/14 16:06:58    638s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:06:58    638s] Layer 3 has 190 constrained nets 
[03/14 16:06:58    638s] Layer 7 has 30 constrained nets 
[03/14 16:06:58    638s] **** End NDR-Layer Usage Statistics ****
[03/14 16:06:58    638s] 
[03/14 16:06:58    638s] *** Finish Post Route Setup Fixing (cpu=0:00:53.9 real=0:00:53.0 mem=1982.4M) ***
[03/14 16:06:58    638s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9026.1
[03/14 16:06:58    639s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1963.3M
[03/14 16:06:58    639s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:1963.3M
[03/14 16:06:58    639s] TotalInstCnt at PhyDesignMc Destruction: 26,202
[03/14 16:06:59    639s] (I,S,L,T): WC_VIEW: 78.4817, 22.9742, 1.04479, 102.501
[03/14 16:06:59    639s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.2
[03/14 16:06:59    639s] *** SetupOpt [finish] : cpu/real = 0:01:04.0/0:01:03.9 (1.0), totSession cpu/real = 0:10:39.2/0:21:35.1 (0.5), mem = 1963.3M
[03/14 16:06:59    639s] 
[03/14 16:06:59    639s] =============================================================================================
[03/14 16:06:59    639s]  Step TAT Report for WnsOpt #1
[03/14 16:06:59    639s] =============================================================================================
[03/14 16:06:59    639s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:06:59    639s] ---------------------------------------------------------------------------------------------
[03/14 16:06:59    639s] [ SkewClock              ]      2   0:00:08.3  (  12.9 % )     0:00:10.3 /  0:00:10.3    1.0
[03/14 16:06:59    639s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:06:59    639s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.8 % )     0:00:01.2 /  0:00:01.1    1.0
[03/14 16:06:59    639s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:06:59    639s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:06:59    639s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:06:59    639s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:06:59    639s] [ TransformInit          ]      1   0:00:07.2  (  11.3 % )     0:00:08.4 /  0:00:08.4    1.0
[03/14 16:06:59    639s] [ SpefRCNetCheck         ]      1   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:06:59    639s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 16:06:59    639s] [ OptSingleIteration     ]     73   0:00:00.2  (   0.3 % )     0:00:42.7 /  0:00:42.8    1.0
[03/14 16:06:59    639s] [ OptGetWeight           ]     73   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.5    1.1
[03/14 16:06:59    639s] [ OptEval                ]     73   0:00:36.1  (  56.6 % )     0:00:36.1 /  0:00:36.1    1.0
[03/14 16:06:59    639s] [ OptCommit              ]     73   0:00:01.8  (   2.8 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 16:06:59    639s] [ IncrTimingUpdate       ]     63   0:00:03.1  (   4.9 % )     0:00:03.1 /  0:00:03.1    1.0
[03/14 16:06:59    639s] [ PostCommitDelayUpdate  ]     76   0:00:00.4  (   0.5 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 16:06:59    639s] [ IncrDelayCalc          ]    275   0:00:01.7  (   2.6 % )     0:00:01.7 /  0:00:01.6    1.0
[03/14 16:06:59    639s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:06:59    639s] [ SetupOptGetWorkingSet  ]    164   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:06:59    639s] [ SetupOptGetActiveNode  ]    164   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 16:06:59    639s] [ SetupOptSlackGraph     ]     73   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 16:06:59    639s] [ MISC                   ]          0:00:00.9  (   1.5 % )     0:00:00.9 /  0:00:01.0    1.0
[03/14 16:06:59    639s] ---------------------------------------------------------------------------------------------
[03/14 16:06:59    639s]  WnsOpt #1 TOTAL                    0:01:03.9  ( 100.0 % )     0:01:03.9 /  0:01:04.0    1.0
[03/14 16:06:59    639s] ---------------------------------------------------------------------------------------------
[03/14 16:06:59    639s] 
[03/14 16:06:59    639s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:06:59    639s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1963.3M
[03/14 16:06:59    639s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1963.3M
[03/14 16:06:59    639s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1963.3M
[03/14 16:06:59    639s] z: 2, totalTracks: 1
[03/14 16:06:59    639s] z: 4, totalTracks: 1
[03/14 16:06:59    639s] z: 6, totalTracks: 1
[03/14 16:06:59    639s] z: 8, totalTracks: 1
[03/14 16:06:59    639s] #spOpts: N=65 
[03/14 16:06:59    639s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1963.3M
[03/14 16:06:59    639s] Info: 21 insts are soft-fixed.
[03/14 16:06:59    639s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.090, MEM:1963.3M
[03/14 16:06:59    639s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1963.3MB).
[03/14 16:06:59    639s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.131, MEM:1963.3M
[03/14 16:06:59    639s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.131, MEM:1963.3M
[03/14 16:06:59    639s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.2
[03/14 16:06:59    639s] OPERPROF:   Starting RefinePlace at level 2, MEM:1963.3M
[03/14 16:06:59    639s] *** Starting refinePlace (0:10:39 mem=1963.3M) ***
[03/14 16:06:59    639s] Total net bbox length = 3.675e+05 (1.726e+05 1.949e+05) (ext = 6.193e+03)
[03/14 16:06:59    639s] Info: 21 insts are soft-fixed.
[03/14 16:06:59    639s] 
[03/14 16:06:59    639s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:06:59    639s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:06:59    639s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1963.3M
[03/14 16:06:59    639s] Starting refinePlace ...
[03/14 16:06:59    639s] ** Cut row section cpu time 0:00:00.0.
[03/14 16:06:59    639s]    Spread Effort: high, post-route mode, useDDP on.
[03/14 16:06:59    639s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1963.3MB) @(0:10:39 - 0:10:40).
[03/14 16:06:59    639s] Move report: preRPlace moves 1660 insts, mean move: 0.55 um, max move: 3.80 um
[03/14 16:06:59    639s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2804_0): (301.60, 445.60) --> (303.60, 443.80)
[03/14 16:06:59    639s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 16:06:59    639s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:06:59    640s] 
[03/14 16:06:59    640s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:07:00    640s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:00    640s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1963.3MB) @(0:10:40 - 0:10:40).
[03/14 16:07:00    640s] Move report: Detail placement moves 1660 insts, mean move: 0.55 um, max move: 3.80 um
[03/14 16:07:00    640s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2804_0): (301.60, 445.60) --> (303.60, 443.80)
[03/14 16:07:00    640s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1963.3MB
[03/14 16:07:00    640s] Statistics of distance of Instance movement in refine placement:
[03/14 16:07:00    640s]   maximum (X+Y) =         3.80 um
[03/14 16:07:00    640s]   inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2804_0) with max move: (301.6, 445.6) -> (303.6, 443.8)
[03/14 16:07:00    640s]   mean    (X+Y) =         0.55 um
[03/14 16:07:00    640s] Summary Report:
[03/14 16:07:00    640s] Instances move: 1660 (out of 26156 movable)
[03/14 16:07:00    640s] Instances flipped: 0
[03/14 16:07:00    640s] Mean displacement: 0.55 um
[03/14 16:07:00    640s] Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2804_0) (301.6, 445.6) -> (303.6, 443.8)
[03/14 16:07:00    640s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 16:07:00    640s] Total instances moved : 1660
[03/14 16:07:00    640s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.910, REAL:0.914, MEM:1963.3M
[03/14 16:07:00    640s] Total net bbox length = 3.678e+05 (1.729e+05 1.950e+05) (ext = 6.193e+03)
[03/14 16:07:00    640s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1963.3MB
[03/14 16:07:00    640s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1963.3MB) @(0:10:39 - 0:10:40).
[03/14 16:07:00    640s] *** Finished refinePlace (0:10:40 mem=1963.3M) ***
[03/14 16:07:00    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.2
[03/14 16:07:00    640s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.990, REAL:0.982, MEM:1963.3M
[03/14 16:07:00    640s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1963.3M
[03/14 16:07:00    640s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.097, MEM:1963.3M
[03/14 16:07:00    640s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.210, REAL:1.210, MEM:1963.3M
[03/14 16:07:00    640s] End: GigaOpt Optimization in WNS mode
[03/14 16:07:00    640s] Skipping post route harden opt
[03/14 16:07:00    640s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:07:00    640s] optDesignOneStep: Power Flow
[03/14 16:07:00    640s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:07:00    640s] Deleting Lib Analyzer.
[03/14 16:07:00    640s] Begin: GigaOpt Optimization in TNS mode
[03/14 16:07:00    640s] Info: 190 clock nets excluded from IPO operation.
[03/14 16:07:00    640s] End AAE Lib Interpolated Model. (MEM=1868.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:07:00    640s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:40.7/0:21:36.5 (0.5), mem = 1868.3M
[03/14 16:07:00    640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.3
[03/14 16:07:00    640s] (I,S,L,T): WC_VIEW: 78.4817, 22.9742, 1.04479, 102.501
[03/14 16:07:00    640s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:07:00    640s] ### Creating PhyDesignMc. totSessionCpu=0:10:41 mem=1868.3M
[03/14 16:07:00    640s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:07:00    640s] OPERPROF: Starting DPlace-Init at level 1, MEM:1868.3M
[03/14 16:07:00    640s] z: 2, totalTracks: 1
[03/14 16:07:00    640s] z: 4, totalTracks: 1
[03/14 16:07:00    640s] z: 6, totalTracks: 1
[03/14 16:07:00    640s] z: 8, totalTracks: 1
[03/14 16:07:00    640s] #spOpts: N=65 
[03/14 16:07:00    640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1868.3M
[03/14 16:07:00    640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.090, MEM:1868.3M
[03/14 16:07:00    640s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1868.3MB).
[03/14 16:07:00    640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1868.3M
[03/14 16:07:00    641s] TotalInstCnt at PhyDesignMc Initialization: 26,220
[03/14 16:07:00    641s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:41 mem=1868.3M
[03/14 16:07:00    641s] ### Creating RouteCongInterface, started
[03/14 16:07:01    641s] ### Creating RouteCongInterface, finished
[03/14 16:07:01    641s] 
[03/14 16:07:01    641s] Creating Lib Analyzer ...
[03/14 16:07:01    641s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:07:01    641s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:07:01    641s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:07:01    641s] 
[03/14 16:07:02    642s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:42 mem=1870.3M
[03/14 16:07:02    642s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:42 mem=1870.3M
[03/14 16:07:02    642s] Creating Lib Analyzer, finished. 
[03/14 16:07:07    647s] *info: 190 clock nets excluded
[03/14 16:07:07    647s] *info: 2 special nets excluded.
[03/14 16:07:07    647s] *info: 115 no-driver nets excluded.
[03/14 16:07:10    650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9026.2
[03/14 16:07:10    650s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 16:07:10    650s] ** GigaOpt Optimizer WNS Slack -0.330 TNS Slack -66.037 Density 61.41
[03/14 16:07:10    650s] Optimizer TNS Opt
[03/14 16:07:10    650s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.330|-15.548|
|reg2reg   |-0.074|-50.490|
|HEPG      |-0.074|-50.490|
|All Paths |-0.330|-66.037|
+----------+------+-------+

[03/14 16:07:10    650s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1889.4M
[03/14 16:07:10    650s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1889.4M
[03/14 16:07:10    650s] Active Path Group: reg2reg  
[03/14 16:07:10    650s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:10    650s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:07:10    650s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:10    650s] |  -0.074|   -0.330| -50.490|  -66.037|    61.41%|   0:00:00.0| 1889.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:07:10    650s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:07:15    655s] |  -0.074|   -0.330| -47.903|  -63.450|    61.38%|   0:00:05.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:07:15    655s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:07:17    657s] |  -0.074|   -0.330| -45.979|  -61.527|    61.37%|   0:00:02.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 16:07:17    657s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/14 16:07:18    658s] |  -0.074|   -0.330| -45.804|  -61.351|    61.37%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 16:07:18    658s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/14 16:07:18    658s] |  -0.074|   -0.330| -45.771|  -61.319|    61.37%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 16:07:18    658s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/14 16:07:18    658s] |  -0.074|   -0.330| -45.738|  -61.286|    61.37%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 16:07:18    658s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/14 16:07:20    660s] |  -0.074|   -0.330| -43.159|  -58.706|    61.38%|   0:00:02.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:07:20    660s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 16:07:20    660s] |  -0.074|   -0.330| -43.116|  -58.664|    61.38%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:07:20    660s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 16:07:20    660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:23    663s] skewClock has inserted core_instance/mac_array_instance/FE_USKC62_CTS_5 (CKBD16)
[03/14 16:07:23    663s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC63_CTS_6 (CKBD3)
[03/14 16:07:23    663s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC64_CTS_8 (BUFFD2)
[03/14 16:07:23    663s] skewClock sized 0 and inserted 3 insts
[03/14 16:07:24    664s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:24    664s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:07:24    664s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:24    664s] |  -0.074|   -0.330| -41.112|  -56.999|    61.38%|   0:00:04.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:07:24    664s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 16:07:25    665s] |  -0.074|   -0.330| -39.444|  -55.332|    61.38%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 16:07:25    665s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
[03/14 16:07:25    665s] |  -0.074|   -0.330| -39.289|  -55.177|    61.38%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 16:07:25    665s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
[03/14 16:07:26    666s] |  -0.074|   -0.330| -38.682|  -54.570|    61.38%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:07:26    666s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
[03/14 16:07:27    667s] |  -0.074|   -0.330| -38.608|  -54.496|    61.38%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:07:27    667s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
[03/14 16:07:27    667s] |  -0.074|   -0.330| -38.497|  -54.385|    61.39%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:07:27    667s] |        |         |        |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/14 16:07:27    667s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:31    671s] skewClock has sized core_instance/FE_USKC3177_CTS_33 (BUFFD2)
[03/14 16:07:31    671s] skewClock has inserted core_instance/ofifo_inst/FE_USKC65_CTS_1 (INVD16)
[03/14 16:07:31    671s] skewClock has inserted core_instance/ofifo_inst/FE_USKC66_CTS_1 (INVD16)
[03/14 16:07:31    671s] skewClock sized 1 and inserted 2 insts
[03/14 16:07:32    672s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:32    672s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:07:32    672s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:32    672s] |  -0.074|   -0.298| -38.332|  -52.948|    61.39%|   0:00:05.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 16:07:32    672s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 16:07:32    672s] |  -0.074|   -0.298| -38.313|  -52.929|    61.39%|   0:00:00.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 16:07:32    672s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 16:07:33    673s] |  -0.074|   -0.298| -37.830|  -52.446|    61.40%|   0:00:01.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 16:07:33    673s] |        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
[03/14 16:07:33    673s] |  -0.074|   -0.298| -37.627|  -52.243|    61.40%|   0:00:00.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 16:07:33    673s] |        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/14 16:07:33    673s] |  -0.074|   -0.298| -37.627|  -52.243|    61.40%|   0:00:00.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:07:33    673s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:07:33    673s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:33    673s] 
[03/14 16:07:33    673s] *** Finish Core Optimize Step (cpu=0:00:23.3 real=0:00:23.0 mem=1971.8M) ***
[03/14 16:07:33    673s] Active Path Group: default 
[03/14 16:07:33    673s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:33    673s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:07:33    673s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:33    673s] |  -0.298|   -0.298| -14.616|  -52.243|    61.40%|   0:00:00.0| 1971.8M|   WC_VIEW|  default| out[94]                                            |
[03/14 16:07:34    674s] |  -0.298|   -0.298| -14.480|  -52.108|    61.40%|   0:00:01.0| 1971.8M|   WC_VIEW|  default| out[51]                                            |
[03/14 16:07:34    674s] |  -0.298|   -0.298| -14.304|  -51.931|    61.41%|   0:00:00.0| 1971.8M|   WC_VIEW|  default| out[56]                                            |
[03/14 16:07:35    675s] |  -0.298|   -0.298| -13.430|  -51.057|    61.43%|   0:00:01.0| 1971.8M|   WC_VIEW|  default| out[54]                                            |
[03/14 16:07:35    675s] |  -0.298|   -0.298| -13.430|  -51.057|    61.43%|   0:00:00.0| 1971.8M|   WC_VIEW|  default| out[94]                                            |
[03/14 16:07:35    675s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:07:35    675s] 
[03/14 16:07:35    675s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1971.8M) ***
[03/14 16:07:35    675s] 
[03/14 16:07:35    675s] *** Finished Optimize Step Cumulative (cpu=0:00:24.8 real=0:00:25.0 mem=1971.8M) ***
[03/14 16:07:35    675s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-13.430|
|reg2reg   |-0.074|-37.627|
|HEPG      |-0.074|-37.627|
|All Paths |-0.298|-51.057|
+----------+------+-------+

[03/14 16:07:35    675s] ** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -51.057 Density 61.43
[03/14 16:07:35    675s] Update Timing Windows (Threshold 0.015) ...
[03/14 16:07:35    675s] Re Calculate Delays on 19 Nets
[03/14 16:07:35    675s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-13.430|
|reg2reg   |-0.074|-37.695|
|HEPG      |-0.074|-37.695|
|All Paths |-0.298|-51.125|
+----------+------+-------+

[03/14 16:07:35    675s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:07:35    675s] Layer 3 has 195 constrained nets 
[03/14 16:07:35    675s] Layer 7 has 30 constrained nets 
[03/14 16:07:35    675s] **** End NDR-Layer Usage Statistics ****
[03/14 16:07:35    675s] 
[03/14 16:07:35    675s] *** Finish Post Route Setup Fixing (cpu=0:00:25.3 real=0:00:25.0 mem=1971.8M) ***
[03/14 16:07:35    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9026.2
[03/14 16:07:35    675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1952.7M
[03/14 16:07:35    675s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.094, MEM:1952.7M
[03/14 16:07:35    675s] TotalInstCnt at PhyDesignMc Destruction: 26,219
[03/14 16:07:35    675s] (I,S,L,T): WC_VIEW: 78.5037, 23.0053, 1.0483, 102.557
[03/14 16:07:35    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.3
[03/14 16:07:35    675s] *** SetupOpt [finish] : cpu/real = 0:00:35.0/0:00:35.0 (1.0), totSession cpu/real = 0:11:15.6/0:22:11.4 (0.5), mem = 1952.7M
[03/14 16:07:35    675s] 
[03/14 16:07:35    675s] =============================================================================================
[03/14 16:07:35    675s]  Step TAT Report for TnsOpt #1
[03/14 16:07:35    675s] =============================================================================================
[03/14 16:07:35    675s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:07:35    675s] ---------------------------------------------------------------------------------------------
[03/14 16:07:35    675s] [ SkewClock              ]      2   0:00:06.7  (  19.3 % )     0:00:07.6 /  0:00:07.6    1.0
[03/14 16:07:35    675s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:07:35    675s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   3.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 16:07:35    675s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.9
[03/14 16:07:35    675s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:07:35    675s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:07:35    675s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:07:35    675s] [ TransformInit          ]      1   0:00:07.3  (  20.9 % )     0:00:08.5 /  0:00:08.5    1.0
[03/14 16:07:35    675s] [ SpefRCNetCheck         ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:07:35    675s] [ OptSingleIteration     ]     73   0:00:00.1  (   0.4 % )     0:00:16.3 /  0:00:16.3    1.0
[03/14 16:07:35    675s] [ OptGetWeight           ]     73   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:07:35    675s] [ OptEval                ]     73   0:00:12.1  (  34.6 % )     0:00:12.1 /  0:00:12.1    1.0
[03/14 16:07:35    675s] [ OptCommit              ]     73   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 16:07:35    675s] [ IncrTimingUpdate       ]     79   0:00:01.2  (   3.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 16:07:35    675s] [ PostCommitDelayUpdate  ]     76   0:00:00.2  (   0.4 % )     0:00:00.8 /  0:00:00.9    1.0
[03/14 16:07:35    675s] [ IncrDelayCalc          ]     91   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 16:07:35    675s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:07:35    675s] [ SetupOptGetWorkingSet  ]    106   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:07:35    675s] [ SetupOptGetActiveNode  ]    106   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:07:35    675s] [ SetupOptSlackGraph     ]     73   0:00:00.9  (   2.7 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 16:07:35    675s] [ MISC                   ]          0:00:01.5  (   4.4 % )     0:00:01.5 /  0:00:01.6    1.0
[03/14 16:07:35    675s] ---------------------------------------------------------------------------------------------
[03/14 16:07:35    675s]  TnsOpt #1 TOTAL                    0:00:35.0  ( 100.0 % )     0:00:35.0 /  0:00:35.0    1.0
[03/14 16:07:35    675s] ---------------------------------------------------------------------------------------------
[03/14 16:07:35    675s] 
[03/14 16:07:35    675s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:07:35    675s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1952.7M
[03/14 16:07:35    675s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1952.7M
[03/14 16:07:35    675s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1952.7M
[03/14 16:07:35    675s] z: 2, totalTracks: 1
[03/14 16:07:35    675s] z: 4, totalTracks: 1
[03/14 16:07:35    675s] z: 6, totalTracks: 1
[03/14 16:07:35    675s] z: 8, totalTracks: 1
[03/14 16:07:35    675s] #spOpts: N=65 
[03/14 16:07:35    675s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1952.7M
[03/14 16:07:35    675s] Info: 27 insts are soft-fixed.
[03/14 16:07:35    675s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.092, MEM:1952.7M
[03/14 16:07:35    675s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1952.7MB).
[03/14 16:07:35    675s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.127, MEM:1952.7M
[03/14 16:07:35    675s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.127, MEM:1952.7M
[03/14 16:07:35    675s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.3
[03/14 16:07:35    675s] OPERPROF:   Starting RefinePlace at level 2, MEM:1952.7M
[03/14 16:07:35    675s] *** Starting refinePlace (0:11:16 mem=1952.7M) ***
[03/14 16:07:35    675s] Total net bbox length = 3.680e+05 (1.730e+05 1.950e+05) (ext = 6.194e+03)
[03/14 16:07:35    675s] Info: 27 insts are soft-fixed.
[03/14 16:07:35    675s] 
[03/14 16:07:35    675s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:07:35    675s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:35    675s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1952.7M
[03/14 16:07:35    675s] Starting refinePlace ...
[03/14 16:07:35    675s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:07:35    675s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1952.7MB) @(0:11:16 - 0:11:16).
[03/14 16:07:35    675s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:35    675s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:07:35    676s] 
[03/14 16:07:35    676s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:07:36    676s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:36    676s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1952.7MB) @(0:11:16 - 0:11:16).
[03/14 16:07:36    676s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:36    676s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1952.7MB
[03/14 16:07:36    676s] Statistics of distance of Instance movement in refine placement:
[03/14 16:07:36    676s]   maximum (X+Y) =         0.00 um
[03/14 16:07:36    676s]   mean    (X+Y) =         0.00 um
[03/14 16:07:36    676s] Summary Report:
[03/14 16:07:36    676s] Instances move: 0 (out of 26160 movable)
[03/14 16:07:36    676s] Instances flipped: 0
[03/14 16:07:36    676s] Mean displacement: 0.00 um
[03/14 16:07:36    676s] Max displacement: 0.00 um 
[03/14 16:07:36    676s] Total instances moved : 0
[03/14 16:07:36    676s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.510, REAL:0.509, MEM:1952.7M
[03/14 16:07:36    676s] Total net bbox length = 3.680e+05 (1.730e+05 1.950e+05) (ext = 6.194e+03)
[03/14 16:07:36    676s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1952.7MB
[03/14 16:07:36    676s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1952.7MB) @(0:11:16 - 0:11:16).
[03/14 16:07:36    676s] *** Finished refinePlace (0:11:16 mem=1952.7M) ***
[03/14 16:07:36    676s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.3
[03/14 16:07:36    676s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.580, REAL:0.576, MEM:1952.7M
[03/14 16:07:36    676s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1952.7M
[03/14 16:07:36    676s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.097, MEM:1952.7M
[03/14 16:07:36    676s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.800, REAL:0.800, MEM:1952.7M
[03/14 16:07:36    676s] End: GigaOpt Optimization in TNS mode
[03/14 16:07:36    676s]   Timing Snapshot: (REF)
[03/14 16:07:36    676s]      Weighted WNS: -0.096
[03/14 16:07:36    676s]       All  PG WNS: -0.298
[03/14 16:07:36    676s]       High PG WNS: -0.074
[03/14 16:07:36    676s]       All  PG TNS: -51.125
[03/14 16:07:36    676s]       High PG TNS: -37.695
[03/14 16:07:36    676s]    Category Slack: { [L, -0.298] [H, -0.074] }
[03/14 16:07:36    676s] 
[03/14 16:07:36    676s] **optDesign ... cpu = 0:02:42, real = 0:02:42, mem = 1534.6M, totSessionCpu=0:11:17 **
[03/14 16:07:36    676s] ** Profile ** Start :  cpu=0:00:00.0, mem=1866.7M
[03/14 16:07:36    676s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1866.7M
[03/14 16:07:36    676s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.094, MEM:1866.7M
[03/14 16:07:36    676s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1866.7M
[03/14 16:07:37    677s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1876.8M
[03/14 16:07:37    677s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1876.8M
[03/14 16:07:37    677s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.074  | -0.298  |
|           TNS (ns):| -51.124 | -37.694 | -13.430 |
|    Violating Paths:|  1235   |  1139   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.447%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1876.8M
[03/14 16:07:37    677s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/14 16:07:37    677s] Info: 195 clock nets excluded from IPO operation.
[03/14 16:07:37    677s] ### Creating LA Mngr. totSessionCpu=0:11:18 mem=1876.8M
[03/14 16:07:37    677s] ### Creating LA Mngr, finished. totSessionCpu=0:11:18 mem=1876.8M
[03/14 16:07:37    677s] End AAE Lib Interpolated Model. (MEM=1876.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:07:37    677s] 
[03/14 16:07:37    677s] Begin: Power Optimization
[03/14 16:07:37    677s] 
[03/14 16:07:37    677s] Begin Power Analysis
[03/14 16:07:37    677s] 
[03/14 16:07:37    678s]              0V	    VSS
[03/14 16:07:37    678s]            0.9V	    VDD
[03/14 16:07:37    678s] Begin Processing Timing Library for Power Calculation
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] Begin Processing Timing Library for Power Calculation
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] Begin Processing Power Net/Grid for Power Calculation
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.77MB/3044.09MB/1632.36MB)
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] Begin Processing Timing Window Data for Power Calculation
[03/14 16:07:37    678s] 
[03/14 16:07:37    678s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.78MB/3044.09MB/1632.36MB)
[03/14 16:07:38    678s] 
[03/14 16:07:38    678s] Begin Processing User Attributes
[03/14 16:07:38    678s] 
[03/14 16:07:38    678s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.79MB/3044.09MB/1632.36MB)
[03/14 16:07:38    678s] 
[03/14 16:07:38    678s] Begin Processing Signal Activity
[03/14 16:07:38    678s] 
[03/14 16:07:39    679s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1536.12MB/3044.09MB/1632.36MB)
[03/14 16:07:39    679s] 
[03/14 16:07:39    679s] Begin Power Computation
[03/14 16:07:39    679s] 
[03/14 16:07:39    679s]       ----------------------------------------------------------
[03/14 16:07:39    679s]       # of cell(s) missing both power/leakage table: 0
[03/14 16:07:39    679s]       # of cell(s) missing power table: 1
[03/14 16:07:39    679s]       # of cell(s) missing leakage table: 0
[03/14 16:07:39    679s]       # of MSMV cell(s) missing power_level: 0
[03/14 16:07:39    679s]       ----------------------------------------------------------
[03/14 16:07:39    679s] CellName                                  Missing Table(s)
[03/14 16:07:39    679s] TIEL                                      internal power, 
[03/14 16:07:39    679s] 
[03/14 16:07:39    679s] 
[03/14 16:07:41    681s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1536.81MB/3044.09MB/1632.36MB)
[03/14 16:07:41    681s] 
[03/14 16:07:41    681s] Begin Processing User Attributes
[03/14 16:07:41    681s] 
[03/14 16:07:41    681s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1536.81MB/3044.09MB/1632.36MB)
[03/14 16:07:41    681s] 
[03/14 16:07:41    681s] Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1536.87MB/3044.09MB/1632.36MB)
[03/14 16:07:41    681s] 
[03/14 16:07:41    681s] *



[03/14 16:07:41    681s] Total Power
[03/14 16:07:41    681s] -----------------------------------------------------------------------------------------
[03/14 16:07:41    681s] Total Internal Power:       82.04790847 	   71.2716%
[03/14 16:07:41    681s] Total Switching Power:      31.96730179 	   27.7687%
[03/14 16:07:41    681s] Total Leakage Power:         1.10485675 	    0.9597%
[03/14 16:07:41    681s] Total Power:               115.12006701
[03/14 16:07:41    681s] -----------------------------------------------------------------------------------------
[03/14 16:07:41    681s] Processing average sequential pin duty cycle 
[03/14 16:07:41    681s]   Timing Snapshot: (REF)
[03/14 16:07:41    681s]      Weighted WNS: -0.096
[03/14 16:07:41    681s]       All  PG WNS: -0.298
[03/14 16:07:41    681s]       High PG WNS: -0.074
[03/14 16:07:41    681s]       All  PG TNS: -51.125
[03/14 16:07:41    681s]       High PG TNS: -37.695
[03/14 16:07:41    681s]    Category Slack: { [L, -0.298] [H, -0.074] }
[03/14 16:07:41    681s] 
[03/14 16:07:41    682s] Begin: Core Power Optimization
[03/14 16:07:41    682s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:22.0/0:22:17.9 (0.5), mem = 1895.8M
[03/14 16:07:41    682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.4
[03/14 16:07:42    682s] (I,S,L,T): WC_VIEW: 78.5049, 23.0069, 1.0483, 102.56
[03/14 16:07:42    682s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:07:42    682s] ### Creating PhyDesignMc. totSessionCpu=0:11:22 mem=1895.8M
[03/14 16:07:42    682s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.8M
[03/14 16:07:42    682s] z: 2, totalTracks: 1
[03/14 16:07:42    682s] z: 4, totalTracks: 1
[03/14 16:07:42    682s] z: 6, totalTracks: 1
[03/14 16:07:42    682s] z: 8, totalTracks: 1
[03/14 16:07:42    682s] #spOpts: N=65 mergeVia=F 
[03/14 16:07:42    682s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.8M
[03/14 16:07:42    682s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1895.8M
[03/14 16:07:42    682s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB).
[03/14 16:07:42    682s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.116, MEM:1895.8M
[03/14 16:07:42    682s] TotalInstCnt at PhyDesignMc Initialization: 26,224
[03/14 16:07:42    682s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:22 mem=1895.8M
[03/14 16:07:42    682s] ### Creating RouteCongInterface, started
[03/14 16:07:42    682s] ### Creating RouteCongInterface, finished
[03/14 16:07:42    682s] Usable buffer cells for single buffer setup transform:
[03/14 16:07:42    682s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/14 16:07:42    682s] Number of usable buffer cells above: 18
[03/14 16:07:43    683s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1895.8M
[03/14 16:07:43    683s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1895.8M
[03/14 16:07:43    684s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:07:43    684s] Begin: glitch net info
[03/14 16:07:43    684s] glitch slack range: number of glitch nets
[03/14 16:07:43    684s] glitch slack < -0.32 : 0
[03/14 16:07:43    684s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:07:43    684s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:07:43    684s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:07:43    684s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:07:43    684s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:07:43    684s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:07:43    684s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:07:43    684s] -0.04 < glitch slack : 0
[03/14 16:07:43    684s] End: glitch net info
[03/14 16:07:43    684s] Reclaim Optimization WNS Slack -0.298  TNS Slack -51.125 Density 61.45
[03/14 16:07:43    684s] +----------+---------+--------+--------+------------+--------+
[03/14 16:07:43    684s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 16:07:43    684s] +----------+---------+--------+--------+------------+--------+
[03/14 16:07:43    684s] |    61.45%|        -|  -0.298| -51.125|   0:00:00.0| 1895.8M|
[03/14 16:07:44    684s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 16:07:44    684s] Running power reclaim iteration with 3.92294 cutoff 
[03/14 16:07:54    694s] |    61.34%|      438|  -0.298| -51.039|   0:00:11.0| 1972.1M|
[03/14 16:07:54    694s]  *** Final WNS Slack -0.298  TNS Slack -51.084 
[03/14 16:07:54    694s] +----------+---------+--------+--------+------------+--------+
[03/14 16:07:54    694s] Reclaim Optimization End WNS Slack -0.298  TNS Slack -51.084 Density 61.34
[03/14 16:07:54    694s] 
[03/14 16:07:54    694s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 423 **
[03/14 16:07:54    694s] --------------------------------------------------------------
[03/14 16:07:54    694s] |                                   | Total     | Sequential |
[03/14 16:07:54    694s] --------------------------------------------------------------
[03/14 16:07:54    694s] | Num insts resized                 |     384  |      10    |
[03/14 16:07:54    694s] | Num insts undone                  |      14  |       0    |
[03/14 16:07:54    694s] | Num insts Downsized               |     161  |      10    |
[03/14 16:07:54    694s] | Num insts Samesized               |     223  |       0    |
[03/14 16:07:54    694s] | Num insts Upsized                 |       0  |       0    |
[03/14 16:07:54    694s] | Num multiple commits+uncommits    |      41  |       -    |
[03/14 16:07:54    694s] --------------------------------------------------------------
[03/14 16:07:54    694s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:07:54    694s] Layer 3 has 195 constrained nets 
[03/14 16:07:54    694s] Layer 7 has 30 constrained nets 
[03/14 16:07:54    694s] **** End NDR-Layer Usage Statistics ****
[03/14 16:07:54    694s] 
[03/14 16:07:54    694s] 
[03/14 16:07:54    694s] =======================================================================
[03/14 16:07:54    694s]                 Reasons for not reclaiming further
[03/14 16:07:54    694s] =======================================================================
[03/14 16:07:54    694s] *info: Total 16 instance(s) which couldn't be reclaimed.
[03/14 16:07:54    694s] 
[03/14 16:07:54    694s] Resizing failure reasons
[03/14 16:07:54    694s] ------------------------------------------------
[03/14 16:07:54    694s] *info:    16 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/14 16:07:54    694s] 
[03/14 16:07:54    694s] 
[03/14 16:07:54    694s] Number of insts committed for which the initial cell was dont use = 0
[03/14 16:07:54    694s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/14 16:07:54    694s] End: Core Power Optimization (cpu = 0:00:12.7) (real = 0:00:13.0) **
[03/14 16:07:54    694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1972.1M
[03/14 16:07:54    694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:1972.1M
[03/14 16:07:54    694s] TotalInstCnt at PhyDesignMc Destruction: 26,224
[03/14 16:07:54    695s] (I,S,L,T): WC_VIEW: 78.2481, 22.8761, 1.0427, 102.167
[03/14 16:07:54    695s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.4
[03/14 16:07:54    695s] *** PowerOpt [finish] : cpu/real = 0:00:13.0/0:00:12.9 (1.0), totSession cpu/real = 0:11:35.0/0:22:30.8 (0.5), mem = 1972.1M
[03/14 16:07:54    695s] 
[03/14 16:07:54    695s] =============================================================================================
[03/14 16:07:54    695s]  Step TAT Report for PowerOpt #1
[03/14 16:07:54    695s] =============================================================================================
[03/14 16:07:54    695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:07:54    695s] ---------------------------------------------------------------------------------------------
[03/14 16:07:54    695s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:07:54    695s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:07:54    695s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.3    1.0
[03/14 16:07:54    695s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:07:54    695s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:07:54    695s] [ BottleneckAnalyzerInit ]      1   0:00:01.6  (  12.1 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 16:07:54    695s] [ OptSingleIteration     ]     10   0:00:01.1  (   8.7 % )     0:00:08.7 /  0:00:08.7    1.0
[03/14 16:07:54    695s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:07:54    695s] [ OptEval                ]     13   0:00:05.9  (  45.7 % )     0:00:05.9 /  0:00:06.0    1.0
[03/14 16:07:54    695s] [ OptCommit              ]     13   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:07:54    695s] [ IncrTimingUpdate       ]     10   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 16:07:54    695s] [ PostCommitDelayUpdate  ]      9   0:00:00.2  (   1.5 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 16:07:54    695s] [ IncrDelayCalc          ]     66   0:00:00.7  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 16:07:54    695s] [ DrvFindVioNets         ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:07:54    695s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:07:54    695s] [ MISC                   ]          0:00:01.9  (  14.3 % )     0:00:01.9 /  0:00:01.9    1.0
[03/14 16:07:54    695s] ---------------------------------------------------------------------------------------------
[03/14 16:07:54    695s]  PowerOpt #1 TOTAL                  0:00:12.9  ( 100.0 % )     0:00:12.9 /  0:00:13.0    1.0
[03/14 16:07:54    695s] ---------------------------------------------------------------------------------------------
[03/14 16:07:54    695s] 
[03/14 16:07:54    695s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:07:54    695s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1972.1M
[03/14 16:07:54    695s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1972.1M
[03/14 16:07:54    695s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1972.1M
[03/14 16:07:54    695s] z: 2, totalTracks: 1
[03/14 16:07:54    695s] z: 4, totalTracks: 1
[03/14 16:07:54    695s] z: 6, totalTracks: 1
[03/14 16:07:54    695s] z: 8, totalTracks: 1
[03/14 16:07:54    695s] #spOpts: N=65 
[03/14 16:07:54    695s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1972.1M
[03/14 16:07:54    695s] Info: 27 insts are soft-fixed.
[03/14 16:07:55    695s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.089, MEM:1972.1M
[03/14 16:07:55    695s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1972.1MB).
[03/14 16:07:55    695s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.137, MEM:1972.1M
[03/14 16:07:55    695s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.137, MEM:1972.1M
[03/14 16:07:55    695s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.4
[03/14 16:07:55    695s] OPERPROF:   Starting RefinePlace at level 2, MEM:1972.1M
[03/14 16:07:55    695s] *** Starting refinePlace (0:11:35 mem=1972.1M) ***
[03/14 16:07:55    695s] Total net bbox length = 3.681e+05 (1.730e+05 1.950e+05) (ext = 6.194e+03)
[03/14 16:07:55    695s] Info: 27 insts are soft-fixed.
[03/14 16:07:55    695s] 
[03/14 16:07:55    695s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:07:55    695s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:55    695s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1972.1M
[03/14 16:07:55    695s] Starting refinePlace ...
[03/14 16:07:55    695s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:07:55    695s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1972.1MB) @(0:11:35 - 0:11:35).
[03/14 16:07:55    695s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:55    695s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:07:55    695s] 
[03/14 16:07:55    695s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:07:55    695s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:55    695s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1972.1MB) @(0:11:35 - 0:11:36).
[03/14 16:07:55    695s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:07:55    695s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1972.1MB
[03/14 16:07:55    695s] Statistics of distance of Instance movement in refine placement:
[03/14 16:07:55    695s]   maximum (X+Y) =         0.00 um
[03/14 16:07:55    695s]   mean    (X+Y) =         0.00 um
[03/14 16:07:55    695s] Summary Report:
[03/14 16:07:55    695s] Instances move: 0 (out of 26160 movable)
[03/14 16:07:55    695s] Instances flipped: 0
[03/14 16:07:55    695s] Mean displacement: 0.00 um
[03/14 16:07:55    695s] Max displacement: 0.00 um 
[03/14 16:07:55    695s] Total instances moved : 0
[03/14 16:07:55    695s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.460, REAL:0.463, MEM:1972.1M
[03/14 16:07:55    695s] Total net bbox length = 3.681e+05 (1.730e+05 1.950e+05) (ext = 6.194e+03)
[03/14 16:07:55    695s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1972.1MB
[03/14 16:07:55    695s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1972.1MB) @(0:11:35 - 0:11:36).
[03/14 16:07:55    695s] *** Finished refinePlace (0:11:36 mem=1972.1M) ***
[03/14 16:07:55    695s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.4
[03/14 16:07:55    695s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.530, REAL:0.527, MEM:1972.1M
[03/14 16:07:55    695s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1972.1M
[03/14 16:07:55    695s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.091, MEM:1972.1M
[03/14 16:07:55    695s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.750, REAL:0.756, MEM:1972.1M
[03/14 16:07:55    695s] Running postRoute recovery in powerReclaim mode
[03/14 16:07:55    695s] **optDesign ... cpu = 0:03:01, real = 0:03:01, mem = 1548.7M, totSessionCpu=0:11:36 **
[03/14 16:07:56    696s]   Timing/DRV Snapshot: (TGT)
[03/14 16:07:56    696s]      Weighted WNS: -0.095
[03/14 16:07:56    696s]       All  PG WNS: -0.298
[03/14 16:07:56    696s]       High PG WNS: -0.072
[03/14 16:07:56    696s]       All  PG TNS: -51.084
[03/14 16:07:56    696s]       High PG TNS: -37.655
[03/14 16:07:56    696s]          Tran DRV: 0
[03/14 16:07:56    696s]           Cap DRV: 0
[03/14 16:07:56    696s]        Fanout DRV: 0
[03/14 16:07:56    696s]            Glitch: 0
[03/14 16:07:56    696s]    Category Slack: { [L, -0.298] [H, -0.072] }
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Checking setup slack degradation ...
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Recovery Manager:
[03/14 16:07:56    696s]   Low  Effort WNS Jump: 0.000 (REF: -0.298, TGT: -0.298, Threshold: 0.010) - Skip
[03/14 16:07:56    696s]   High Effort WNS Jump: 0.000 (REF: -0.074, TGT: -0.072, Threshold: 0.000) - Skip
[03/14 16:07:56    696s]   Low  Effort TNS Jump: 0.000 (REF: -51.125, TGT: -51.084, Threshold: 10.225) - Skip
[03/14 16:07:56    696s]   High Effort TNS Jump: 0.000 (REF: -37.695, TGT: -37.655, Threshold: 5.000) - Skip
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Checking DRV degradation...
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Recovery Manager:
[03/14 16:07:56    696s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/14 16:07:56    696s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/14 16:07:56    696s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/14 16:07:56    696s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/14 16:07:56    696s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=1965.14M, totSessionCpu=0:11:37).
[03/14 16:07:56    696s] **optDesign ... cpu = 0:03:02, real = 0:03:02, mem = 1549.5M, totSessionCpu=0:11:37 **
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Begin Power Analysis
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s]              0V	    VSS
[03/14 16:07:56    696s]            0.9V	    VDD
[03/14 16:07:56    696s] Begin Processing Timing Library for Power Calculation
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Begin Processing Timing Library for Power Calculation
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Begin Processing Power Net/Grid for Power Calculation
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.48MB/3132.48MB/1632.36MB)
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Begin Processing Timing Window Data for Power Calculation
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.48MB/3132.48MB/1632.36MB)
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Begin Processing User Attributes
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.48MB/3132.48MB/1632.36MB)
[03/14 16:07:56    696s] 
[03/14 16:07:56    696s] Begin Processing Signal Activity
[03/14 16:07:56    696s] 
[03/14 16:07:57    698s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)
[03/14 16:07:57    698s] 
[03/14 16:07:57    698s] Begin Power Computation
[03/14 16:07:57    698s] 
[03/14 16:07:57    698s]       ----------------------------------------------------------
[03/14 16:07:57    698s]       # of cell(s) missing both power/leakage table: 0
[03/14 16:07:57    698s]       # of cell(s) missing power table: 1
[03/14 16:07:57    698s]       # of cell(s) missing leakage table: 0
[03/14 16:07:57    698s]       # of MSMV cell(s) missing power_level: 0
[03/14 16:07:57    698s]       ----------------------------------------------------------
[03/14 16:07:57    698s] CellName                                  Missing Table(s)
[03/14 16:07:57    698s] TIEL                                      internal power, 
[03/14 16:07:57    698s] 
[03/14 16:07:57    698s] 
[03/14 16:07:59    699s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)
[03/14 16:07:59    699s] 
[03/14 16:07:59    699s] Begin Processing User Attributes
[03/14 16:07:59    699s] 
[03/14 16:07:59    699s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)
[03/14 16:07:59    699s] 
[03/14 16:07:59    699s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)
[03/14 16:07:59    699s] 
[03/14 16:07:59    699s] *



[03/14 16:07:59    699s] Total Power
[03/14 16:07:59    699s] -----------------------------------------------------------------------------------------
[03/14 16:07:59    699s] Total Internal Power:       81.79425945 	   71.2946%
[03/14 16:07:59    699s] Total Switching Power:      31.83385206 	   27.7475%
[03/14 16:07:59    699s] Total Leakage Power:         1.09899398 	    0.9579%
[03/14 16:07:59    699s] Total Power:               114.72710546
[03/14 16:07:59    699s] -----------------------------------------------------------------------------------------
[03/14 16:08:00    700s] Processing average sequential pin duty cycle 
[03/14 16:08:00    700s] ** Power Reclaim End WNS Slack -0.298  TNS Slack -51.084 
[03/14 16:08:00    700s] End: Power Optimization (cpu=0:00:18, real=0:00:19, mem=1868.56M, totSessionCpu=0:11:40).
[03/14 16:08:00    700s] **optDesign ... cpu = 0:03:06, real = 0:03:06, mem = 1540.0M, totSessionCpu=0:11:40 **
[03/14 16:08:00    701s]   Timing/DRV Snapshot: (REF)
[03/14 16:08:00    701s]      Weighted WNS: -0.095
[03/14 16:08:00    701s]       All  PG WNS: -0.298
[03/14 16:08:00    701s]       High PG WNS: -0.072
[03/14 16:08:00    701s]       All  PG TNS: -51.084
[03/14 16:08:00    701s]       High PG TNS: -37.655
[03/14 16:08:00    701s]          Tran DRV: 0
[03/14 16:08:00    701s]           Cap DRV: 0
[03/14 16:08:00    701s]        Fanout DRV: 0
[03/14 16:08:00    701s]            Glitch: 0
[03/14 16:08:00    701s]    Category Slack: { [L, -0.298] [H, -0.072] }
[03/14 16:08:00    701s] 
[03/14 16:08:01    701s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1868.6M
[03/14 16:08:01    701s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:1868.6M
[03/14 16:08:01    701s] GigaOpt Hold Optimizer is used
[03/14 16:08:01    701s] Include MVT Delays for Hold Opt
[03/14 16:08:01    701s] Deleting Cell Server ...
[03/14 16:08:01    701s] Deleting Lib Analyzer.
[03/14 16:08:01    701s] <optDesign CMD> fixhold  no -lvt Cells
[03/14 16:08:01    701s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/14 16:08:01    701s] optDesignOneStep: Power Flow
[03/14 16:08:01    701s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/14 16:08:01    701s] End AAE Lib Interpolated Model. (MEM=1868.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:08:01    701s] 
[03/14 16:08:01    701s] Creating Lib Analyzer ...
[03/14 16:08:01    701s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 16:08:01    701s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:08:01    701s] Summary for sequential cells identification: 
[03/14 16:08:01    701s]   Identified SBFF number: 199
[03/14 16:08:01    701s]   Identified MBFF number: 0
[03/14 16:08:01    701s]   Identified SB Latch number: 0
[03/14 16:08:01    701s]   Identified MB Latch number: 0
[03/14 16:08:01    701s]   Not identified SBFF number: 0
[03/14 16:08:01    701s]   Not identified MBFF number: 0
[03/14 16:08:01    701s]   Not identified SB Latch number: 0
[03/14 16:08:01    701s]   Not identified MB Latch number: 0
[03/14 16:08:01    701s]   Number of sequential cells which are not FFs: 104
[03/14 16:08:01    701s]  Visiting view : WC_VIEW
[03/14 16:08:01    701s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/14 16:08:01    701s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:08:01    701s]  Visiting view : BC_VIEW
[03/14 16:08:01    701s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/14 16:08:01    701s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:08:01    701s]  Setting StdDelay to 25.80
[03/14 16:08:01    701s] Creating Cell Server, finished. 
[03/14 16:08:01    701s] 
[03/14 16:08:01    701s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/14 16:08:01    701s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/14 16:08:01    701s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:08:01    701s] 
[03/14 16:08:01    702s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:42 mem=1870.6M
[03/14 16:08:02    702s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:42 mem=1870.6M
[03/14 16:08:02    702s] Creating Lib Analyzer, finished. 
[03/14 16:08:02    702s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:42 mem=1870.6M ***
[03/14 16:08:02    702s] End AAE Lib Interpolated Model. (MEM=1870.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:08:02    702s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 16:08:02    702s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 16:08:02    702s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[03/14 16:08:02    702s] Latch borrow mode reset to max_borrow
[03/14 16:08:02    702s] Starting delay calculation for Hold views
[03/14 16:08:02    702s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:08:02    702s] #################################################################################
[03/14 16:08:02    702s] # Design Stage: PostRoute
[03/14 16:08:02    702s] # Design Name: fullchip
[03/14 16:08:02    702s] # Design Mode: 65nm
[03/14 16:08:02    702s] # Analysis Mode: MMMC OCV 
[03/14 16:08:02    702s] # Parasitics Mode: SPEF/RCDB
[03/14 16:08:02    702s] # Signoff Settings: SI On 
[03/14 16:08:02    702s] #################################################################################
[03/14 16:08:02    702s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:08:02    702s] Setting infinite Tws ...
[03/14 16:08:02    702s] First Iteration Infinite Tw... 
[03/14 16:08:02    702s] Calculate late delays in OCV mode...
[03/14 16:08:02    702s] Calculate early delays in OCV mode...
[03/14 16:08:02    702s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/14 16:08:02    702s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/14 16:08:02    702s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 16:08:02    702s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:08:02    702s] Total number of fetched objects 27407
[03/14 16:08:02    702s] AAE_INFO-618: Total number of nets in the design is 27500,  99.6 percent of the nets selected for SI analysis
[03/14 16:08:02    702s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/14 16:08:02    702s] End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:07.0)
[03/14 16:08:02    702s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
[03/14 16:08:02    702s] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 0.0M) ***
[03/14 16:08:02    702s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/14 16:08:02    702s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:08:02    702s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/14 16:08:02    702s] 
[03/14 16:08:02    702s] Executing IPO callback for view pruning ..
[03/14 16:08:02    702s] 
[03/14 16:08:02    702s] Active hold views:
[03/14 16:08:02    702s]  BC_VIEW
[03/14 16:08:02    702s]   Dominating endpoints: 0
[03/14 16:08:02    702s]   Dominating TNS: -0.000
[03/14 16:08:02    702s] 
[03/14 16:08:02    702s] Starting SI iteration 2
[03/14 16:08:02    702s] Calculate late delays in OCV mode...
[03/14 16:08:02    702s] Calculate early delays in OCV mode...
[03/14 16:08:02    702s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/14 16:08:02    702s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:08:02    702s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:08:02    702s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27407. 
[03/14 16:08:02    702s] Total number of fetched objects 27407
[03/14 16:08:02    702s] AAE_INFO-618: Total number of nets in the design is 27500,  4.2 percent of the nets selected for SI analysis
[03/14 16:08:02    702s] End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[03/14 16:08:02    702s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
[03/14 16:08:02    702s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 0.0M) ***
[03/14 16:08:02    702s] *** Done Building Timing Graph (cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:00:21.3 mem=0.0M)
[03/14 16:08:02    702s] Done building cte hold timing graph (fixHold) cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:00:21.3 mem=0.0M ***
[03/14 16:08:02    702s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/14 16:08:02    702s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
[03/14 16:08:02    702s] Timing Data dump into file /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/coe_eosdata_DsfV1y/BC_VIEW.twf, for view: BC_VIEW 
[03/14 16:08:02    702s] 	 Dumping view 1 BC_VIEW 
[03/14 16:08:02    702s] Done building hold timer [64260 node(s), 79450 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.0 real=0:00:15.0 totSessionCpu=0:00:24.0 mem=0.0M ***
[03/14 16:08:02    702s] *** QThread HoldInit [finish] : cpu/real = 0:00:16.1/0:00:16.0 (1.0), mem = 0.0M
[03/14 16:08:02    702s] 
[03/14 16:08:02    702s] =============================================================================================
[03/14 16:08:02    702s]  Step TAT Report for QThreadWorker #1
[03/14 16:08:02    702s] =============================================================================================
[03/14 16:08:02    702s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:08:02    702s] ---------------------------------------------------------------------------------------------
[03/14 16:08:02    702s] [ ViewPruning            ]      5   0:00:00.1  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:08:02    702s] [ TimingUpdate           ]      2   0:00:00.9  (   5.7 % )     0:00:12.0 /  0:00:12.1    1.0
[03/14 16:08:02    702s] [ FullDelayCalc          ]      1   0:00:10.7  (  67.1 % )     0:00:11.1 /  0:00:11.2    1.0
[03/14 16:08:02    702s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:08:02    702s] [ SlackTraversorInit     ]      2   0:00:00.8  (   5.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:08:02    702s] [ BuildHoldTimer         ]      1   0:00:00.2  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 16:08:02    702s] [ HoldTimerViewData      ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:08:02    702s] [ HoldTimerSlackGraph    ]      1   0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.6    1.0
[03/14 16:08:02    702s] [ HoldTimerNodeList      ]      1   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:08:02    702s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:08:02    702s] [ MISC                   ]          0:00:01.3  (   8.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:08:02    702s] ---------------------------------------------------------------------------------------------
[03/14 16:08:02    702s]  QThreadWorker #1 TOTAL             0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:16.1    1.0
[03/14 16:08:02    702s] ---------------------------------------------------------------------------------------------
[03/14 16:08:02    702s] 
[03/14 16:08:18    717s]  
_______________________________________________________________________
[03/14 16:08:18    717s] Done building cte setup timing graph (fixHold) cpu=0:00:15.1 real=0:00:16.0 totSessionCpu=0:11:57 mem=1870.6M ***
[03/14 16:08:18    717s] ** Profile ** Start :  cpu=0:00:00.0, mem=1870.6M
[03/14 16:08:18    717s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1880.6M
[03/14 16:08:18    717s] *info: category slack lower bound [L -298.3] default
[03/14 16:08:18    717s] *info: category slack lower bound [H -72.4] reg2reg 
[03/14 16:08:18    717s] --------------------------------------------------- 
[03/14 16:08:18    717s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/14 16:08:18    717s] --------------------------------------------------- 
[03/14 16:08:18    717s]          WNS    reg2regWNS
[03/14 16:08:18    717s]    -0.298 ns     -0.072 ns
[03/14 16:08:18    717s] --------------------------------------------------- 
[03/14 16:08:18    717s] Restoring Auto Hold Views:  BC_VIEW
[03/14 16:08:18    717s] Restoring Active Hold Views:  BC_VIEW 
[03/14 16:08:18    717s] Restoring Hold Target Slack: 0
[03/14 16:08:18    717s] Loading timing data from /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/coe_eosdata_DsfV1y/BC_VIEW.twf 
[03/14 16:08:18    717s] 	 Loading view 1 BC_VIEW 
[03/14 16:08:18    718s] 
[03/14 16:08:18    718s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/14 16:08:18    718s] *Info: worst delay setup view: WC_VIEW
[03/14 16:08:18    718s] Footprint list for hold buffering (delay unit: ps)
[03/14 16:08:18    718s] =================================================================
[03/14 16:08:18    718s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/14 16:08:18    718s] ------------------------------------------------------------------
[03/14 16:08:18    718s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/14 16:08:18    718s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/14 16:08:18    718s] =================================================================
[03/14 16:08:19    718s] Deleting Cell Server ...
[03/14 16:08:19    718s] Deleting Lib Analyzer.
[03/14 16:08:19    718s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 16:08:19    718s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:08:19    718s] Summary for sequential cells identification: 
[03/14 16:08:19    718s]   Identified SBFF number: 199
[03/14 16:08:19    718s]   Identified MBFF number: 0
[03/14 16:08:19    718s]   Identified SB Latch number: 0
[03/14 16:08:19    718s]   Identified MB Latch number: 0
[03/14 16:08:19    718s]   Not identified SBFF number: 0
[03/14 16:08:19    718s]   Not identified MBFF number: 0
[03/14 16:08:19    718s]   Not identified SB Latch number: 0
[03/14 16:08:19    718s]   Not identified MB Latch number: 0
[03/14 16:08:19    718s]   Number of sequential cells which are not FFs: 104
[03/14 16:08:19    718s]  Visiting view : WC_VIEW
[03/14 16:08:19    718s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/14 16:08:19    718s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:08:19    718s]  Visiting view : BC_VIEW
[03/14 16:08:19    718s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/14 16:08:19    718s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:08:19    718s]  Setting StdDelay to 25.80
[03/14 16:08:19    718s] Creating Cell Server, finished. 
[03/14 16:08:19    718s] 
[03/14 16:08:19    718s] Hold Timer stdDelay = 25.8ps
[03/14 16:08:19    718s]  Visiting view : BC_VIEW
[03/14 16:08:19    718s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/14 16:08:19    718s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:08:19    718s] ** Profile ** Start :  cpu=0:00:00.0, mem=1880.6M
[03/14 16:08:19    718s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.6M
[03/14 16:08:19    718s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:1880.6M
[03/14 16:08:19    718s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1880.6M
[03/14 16:08:19    718s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1880.6M
[03/14 16:08:19    718s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.072  | -0.298  |
|           TNS (ns):| -51.084 | -37.654 | -13.430 |
|    Violating Paths:|  1237   |  1141   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.050  | -0.032  | -0.050  |
|           TNS (ns):| -11.261 | -2.089  | -9.178  |
|    Violating Paths:|   916   |   149   |   770   |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.344%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:24, real = 0:03:25, mem = 1551.3M, totSessionCpu=0:11:59 **
[03/14 16:08:19    718s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:58.8/0:22:55.6 (0.5), mem = 1870.6M
[03/14 16:08:19    718s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.5
[03/14 16:08:19    718s] (I,S,L,T): WC_VIEW: 78.2481, 22.8761, 1.0427, 102.167
[03/14 16:08:19    718s] 
[03/14 16:08:19    718s] Creating Lib Analyzer ...
[03/14 16:08:19    719s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:08:19    719s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/14 16:08:19    719s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:08:19    719s] 
[03/14 16:08:20    720s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:00 mem=1878.6M
[03/14 16:08:20    720s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:00 mem=1878.6M
[03/14 16:08:20    720s] Creating Lib Analyzer, finished. 
[03/14 16:08:20    720s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/14 16:08:20    720s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/14 16:08:20    720s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/14 16:08:20    720s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/14 16:08:20    720s] *info: Run optDesign holdfix with 1 thread.
[03/14 16:08:21    720s] Info: 195 clock nets excluded from IPO operation.
[03/14 16:08:21    720s] --------------------------------------------------- 
[03/14 16:08:21    720s]    Hold Timing Summary  - Initial 
[03/14 16:08:21    720s] --------------------------------------------------- 
[03/14 16:08:21    720s]  Target slack:       0.0000 ns
[03/14 16:08:21    720s]  View: BC_VIEW 
[03/14 16:08:21    720s]    WNS:      -0.0503
[03/14 16:08:21    720s]    TNS:     -11.2657
[03/14 16:08:21    720s]    VP :          915
[03/14 16:08:21    720s]    Worst hold path end point: core_instance/qmem_instance/memory0_reg_25_/D 
[03/14 16:08:21    720s] --------------------------------------------------- 
[03/14 16:08:21    720s] Info: Do not create the CCOpt slew target map as it already exists.
[03/14 16:08:21    720s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:08:21    720s] ### Creating PhyDesignMc. totSessionCpu=0:12:00 mem=1897.7M
[03/14 16:08:21    720s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.7M
[03/14 16:08:21    720s] z: 2, totalTracks: 1
[03/14 16:08:21    720s] z: 4, totalTracks: 1
[03/14 16:08:21    720s] z: 6, totalTracks: 1
[03/14 16:08:21    720s] z: 8, totalTracks: 1
[03/14 16:08:21    720s] #spOpts: N=65 mergeVia=F 
[03/14 16:08:21    720s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.7M
[03/14 16:08:21    720s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1897.7M
[03/14 16:08:21    720s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1897.7MB).
[03/14 16:08:21    720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.118, MEM:1897.7M
[03/14 16:08:21    720s] TotalInstCnt at PhyDesignMc Initialization: 26,224
[03/14 16:08:21    720s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:01 mem=1897.7M
[03/14 16:08:21    720s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1897.7M
[03/14 16:08:21    720s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1897.7M
[03/14 16:08:21    720s] 
[03/14 16:08:21    720s] *** Starting Core Fixing (fixHold) cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=0:12:01 mem=1897.7M density=61.344% ***
[03/14 16:08:21    720s] Optimizer Target Slack 0.000 StdDelay is 0.026  
[03/14 16:08:22    721s] ### Creating RouteCongInterface, started
[03/14 16:08:22    721s] ### Creating RouteCongInterface, finished
[03/14 16:08:22    721s] ** Profile ** Start :  cpu=0:00:00.0, mem=1897.7M
[03/14 16:08:22    721s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1897.7M
[03/14 16:08:22    722s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1907.7M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.072  | -0.298  |
|           TNS (ns):| -51.084 | -37.654 | -13.430 |
|    Violating Paths:|  1237   |  1141   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

Density: 61.344%
------------------------------------------------------------
[03/14 16:08:22    722s] *info: Hold Batch Commit is enabled
[03/14 16:08:22    722s] *info: Levelized Batch Commit is enabled
[03/14 16:08:22    722s] 
[03/14 16:08:22    722s] Phase I ......
[03/14 16:08:22    722s] Executing transform: ECO Safe Resize
[03/14 16:08:22    722s] Worst hold path end point:
[03/14 16:08:22    722s]   core_instance/qmem_instance/memory0_reg_25_/D
[03/14 16:08:22    722s]     net: core_instance/FE_PHN3483_mem_in_25 (nrTerm=29)
[03/14 16:08:22    722s] ===========================================================================================
[03/14 16:08:22    722s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/14 16:08:22    722s] ------------------------------------------------------------------------------------------
[03/14 16:08:22    722s]  Hold WNS :      -0.0503
[03/14 16:08:22    722s]       TNS :     -11.2657
[03/14 16:08:22    722s]       #VP :          915
[03/14 16:08:22    722s]   Density :      61.344%
[03/14 16:08:22    722s] ------------------------------------------------------------------------------------------
[03/14 16:08:22    722s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/14 16:08:22    722s]  accumulated cpu=0:00:20.0 real=0:00:20.0 totSessionCpu=0:12:02 mem=1905.7M
[03/14 16:08:22    722s] ===========================================================================================
[03/14 16:08:22    722s] 
[03/14 16:08:22    722s] Starting Phase 1 Step 1 Iter 1 ...
[03/14 16:08:23    722s] Worst hold path end point:
[03/14 16:08:23    722s]   core_instance/qmem_instance/memory0_reg_25_/D
[03/14 16:08:23    722s]     net: core_instance/FE_PHN3483_mem_in_25 (nrTerm=29)
[03/14 16:08:23    722s] ===========================================================================================
[03/14 16:08:23    722s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/14 16:08:23    722s] ------------------------------------------------------------------------------------------
[03/14 16:08:23    722s]  Hold WNS :      -0.0503
[03/14 16:08:23    722s]       TNS :     -11.2657
[03/14 16:08:23    722s]       #VP :          915
[03/14 16:08:23    722s]   Density :      61.344%
[03/14 16:08:23    722s] ------------------------------------------------------------------------------------------
[03/14 16:08:23    722s]  iteration   cpu=0:00:00.2 real=0:00:01.0
[03/14 16:08:23    722s]  accumulated cpu=0:00:20.1 real=0:00:21.0 totSessionCpu=0:12:02 mem=1924.8M
[03/14 16:08:23    722s] ===========================================================================================
[03/14 16:08:23    722s] 
[03/14 16:08:23    722s] 
[03/14 16:08:23    722s] Capturing REF for hold ...
[03/14 16:08:23    722s]    Hold Timing Snapshot: (REF)
[03/14 16:08:23    722s]              All PG WNS: -0.050
[03/14 16:08:23    722s]              All PG TNS: -11.266
[03/14 16:08:23    722s] Executing transform: AddBuffer + LegalResize
[03/14 16:08:23    722s] Worst hold path end point:
[03/14 16:08:23    722s]   core_instance/qmem_instance/memory0_reg_25_/D
[03/14 16:08:23    722s]     net: core_instance/FE_PHN3483_mem_in_25 (nrTerm=29)
[03/14 16:08:23    722s] ===========================================================================================
[03/14 16:08:23    722s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/14 16:08:23    722s] ------------------------------------------------------------------------------------------
[03/14 16:08:23    722s]  Hold WNS :      -0.0503
[03/14 16:08:23    722s]       TNS :     -11.2657
[03/14 16:08:23    722s]       #VP :          915
[03/14 16:08:23    722s]   Density :      61.344%
[03/14 16:08:23    722s] ------------------------------------------------------------------------------------------
[03/14 16:08:23    722s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/14 16:08:23    722s]  accumulated cpu=0:00:20.2 real=0:00:21.0 totSessionCpu=0:12:02 mem=1924.8M
[03/14 16:08:23    722s] ===========================================================================================
[03/14 16:08:23    722s] 
[03/14 16:08:23    722s] Starting Phase 1 Step 2 Iter 1 ...
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3769_mem_in_4 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3463_mem_in_4/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3770_mem_in_3 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3587_mem_in_3/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3771_mem_in_5 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3594_mem_in_5/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3772_mem_in_8 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3460_mem_in_8/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3773_mem_in_0 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3456_mem_in_0/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3774_mem_in_6 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3568_mem_in_6/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3775_mem_in_11 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3748_mem_in_11/I
[03/14 16:08:24    723s]       side term: core_instance/FE_PHC3759_mem_in_11/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3776_mem_in_2 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3569_mem_in_2/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3777_mem_in_15 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3563_mem_in_15/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3778_mem_in_14 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3570_mem_in_14/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3779_mem_in_1 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3582_mem_in_1/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3780_mem_in_20 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3464_mem_in_20/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC3781_FE_OFN6_array_out_36 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U179/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U191/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U187/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U183/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U172/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U168/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U164/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U160/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q15_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q14_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q13_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q12_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_0_/D
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3782_FE_OCPN1377_array_out_49 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U182/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U187/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U177/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U172/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U154/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U159/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q14_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q12_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_8133_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U164/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_1_/D
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3783_inst_7 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3663_inst_7/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3784_inst_6 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3631_inst_6/I
[03/14 16:08:24    723s]       side term: core_instance/U70/S
[03/14 16:08:24    723s]       side term: core_instance/U69/S
[03/14 16:08:24    723s]       side term: core_instance/U68/S
[03/14 16:08:24    723s]       side term: core_instance/U66/S
[03/14 16:08:24    723s]       side term: core_instance/U65/S
[03/14 16:08:24    723s]       side term: core_instance/U64/S
[03/14 16:08:24    723s]       side term: core_instance/U63/S
[03/14 16:08:24    723s]       side term: core_instance/U62/S
[03/14 16:08:24    723s]       side term: core_instance/U61/S
[03/14 16:08:24    723s]       side term: core_instance/U60/S
[03/14 16:08:24    723s]       side term: core_instance/U59/S
[03/14 16:08:24    723s]       side term: core_instance/U58/S
[03/14 16:08:24    723s]       side term: core_instance/U57/S
[03/14 16:08:24    723s]       side term: core_instance/U56/S
[03/14 16:08:24    723s]       side term: core_instance/U55/S
[03/14 16:08:24    723s]       side term: core_instance/U54/S
[03/14 16:08:24    723s]       side term: core_instance/U53/S
[03/14 16:08:24    723s]       side term: core_instance/U52/S
[03/14 16:08:24    723s]       side term: core_instance/U51/S
[03/14 16:08:24    723s]       side term: core_instance/U50/S
[03/14 16:08:24    723s]       side term: core_instance/U49/S
[03/14 16:08:24    723s]       side term: core_instance/U48/S
[03/14 16:08:24    723s]       side term: core_instance/U47/S
[03/14 16:08:24    723s]       side term: core_instance/U46/S
[03/14 16:08:24    723s]       side term: core_instance/U45/S
[03/14 16:08:24    723s]       side term: core_instance/U44/S
[03/14 16:08:24    723s]       side term: core_instance/U43/S
[03/14 16:08:24    723s]       side term: core_instance/U42/S
[03/14 16:08:24    723s]       side term: core_instance/U41/S
[03/14 16:08:24    723s]       side term: core_instance/U40/S
[03/14 16:08:24    723s]       side term: core_instance/U39/S
[03/14 16:08:24    723s]       side term: core_instance/U38/S
[03/14 16:08:24    723s]       side term: core_instance/U37/S
[03/14 16:08:24    723s]       side term: core_instance/U36/S
[03/14 16:08:24    723s]       side term: core_instance/U35/S
[03/14 16:08:24    723s]       side term: core_instance/U34/S
[03/14 16:08:24    723s]       side term: core_instance/U33/S
[03/14 16:08:24    723s]       side term: core_instance/U32/S
[03/14 16:08:24    723s]       side term: core_instance/U31/S
[03/14 16:08:24    723s]       side term: core_instance/U30/S
[03/14 16:08:24    723s]       side term: core_instance/U29/S
[03/14 16:08:24    723s]       side term: core_instance/U28/S
[03/14 16:08:24    723s]       side term: core_instance/U27/S
[03/14 16:08:24    723s]       side term: core_instance/U26/S
[03/14 16:08:24    723s]       side term: core_instance/U25/S
[03/14 16:08:24    723s]       side term: core_instance/U24/S
[03/14 16:08:24    723s]       side term: core_instance/U23/S
[03/14 16:08:24    723s]       side term: core_instance/U22/S
[03/14 16:08:24    723s]       side term: core_instance/U21/S
[03/14 16:08:24    723s]       side term: core_instance/U20/S
[03/14 16:08:24    723s]       side term: core_instance/U19/S
[03/14 16:08:24    723s]       side term: core_instance/U18/S
[03/14 16:08:24    723s]       side term: core_instance/U17/S
[03/14 16:08:24    723s]       side term: core_instance/U16/S
[03/14 16:08:24    723s]       side term: core_instance/U15/S
[03/14 16:08:24    723s]       side term: core_instance/U14/S
[03/14 16:08:24    723s]       side term: core_instance/U13/S
[03/14 16:08:24    723s]       side term: core_instance/U12/S
[03/14 16:08:24    723s]       side term: core_instance/U11/S
[03/14 16:08:24    723s]       side term: core_instance/U10/S
[03/14 16:08:24    723s]       side term: core_instance/U9/S
[03/14 16:08:24    723s]       side term: core_instance/U8/S
[03/14 16:08:24    723s]       side term: core_instance/U7/S
[03/14 16:08:24    723s]       side term: core_instance/FE_RC_6740_0/S
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/qmem_instance/FE_PHC3785_mem_in_21 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/memory9_reg_21_/D
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3786_mem_in_12 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3585_mem_in_12/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3787_array_out_0 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFC288_array_out_0/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3788_mem_in_10 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3588_mem_in_10/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3789_mem_in_9 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3684_mem_in_9/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3790_mem_in_24 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3605_mem_in_24/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3791_mem_in_7 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3595_mem_in_7/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3792_FE_OFN3_array_out_72 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q12_reg_0_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3793_mem_in_13 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3606_mem_in_13/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3794_mem_in_25 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3483_mem_in_25/I
[03/14 16:08:24    723s]       side term: core_instance/FE_PHC3710_mem_in_25/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3795_mem_in_17 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3766_mem_in_17/I
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3758_mem_in_17/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3796_FE_OFN1148_array_out_25 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8123_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8129_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8120_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U167/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3665_FE_OFN1148_array_out_25/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3797_FE_OFN1157_array_out_1 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U170/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U165/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U180/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U184/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U189/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U175/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U199/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U194/A2
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3798_mem_in_16 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3603_mem_in_16/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3799_mem_in_28 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3599_mem_in_28/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3800_inst_13 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U5/A2
[03/14 16:08:24    723s]       side term: core_instance/FE_PHC3536_inst_13/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3801_mem_in_18 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3764_mem_in_18/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/psum_mem_instance/FE_PHC3802_N193 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/psum_mem_instance/memory10_reg_85_/E
[03/14 16:08:24    723s]       side term: core_instance/psum_mem_instance/FE_OFC646_N193/I
[03/14 16:08:24    723s]       side term: core_instance/psum_mem_instance/FE_OFC731_N193/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3803_FE_OFN1163_array_out_2 (CKBD4)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U169/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U164/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_7689_0/B1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U179/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3607_FE_OFN1163_array_out_2/I
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U183/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U193/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U188/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U198/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3804_n951 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U453/A2
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U451/A2
[03/14 16:08:24    723s]       side term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC1013_n951/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3805_FE_OCPN3002_array_out_51 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7634_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7630_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7608_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7601_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_7588_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q12_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q14_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q15_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U157/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U170/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U180/A2
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3806_mem_in_22 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3763_mem_in_22/I
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3745_mem_in_22/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3807_FE_OFN1156_array_out_13 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U183/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U168/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U164/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7815_0/A1
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3544_FE_OFN1156_array_out_13/I
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3609_FE_OFN1156_array_out_13/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3808_mem_in_23 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3698_mem_in_23/I
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/FE_PHC3655_mem_in_23/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3809_mem_in_19 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3755_mem_in_19/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3810_FE_OFN1153_array_out_26 (BUFFD3)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U199/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8092_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7696_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U185/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q14_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_2_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U166/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7684_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8102_0/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8105_0/A1
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC3811_FE_OFN1168_array_out_37 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U171/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U163/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q12_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q13_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q14_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U167/A2
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q15_reg_1_/D
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U175/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U190/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U186/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U182/A2
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U178/A1
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/14 16:08:24    723s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3812_inst_16 (CKBD0)
[03/14 16:08:24    723s]       sink term: FE_PHC3722_inst_16/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3813_inst_14 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/FE_PHC3538_inst_14/I
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U5/A1
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3814_inst_12 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/FE_OFC818_inst_12/I
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U21/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U27/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U38/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U45/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U52/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U53/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U56/A1
[03/14 16:08:24    723s]       sink term: core_instance/qmem_instance/U122/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/FE_OFC817_inst_12/I
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/FE_OFC257_inst_12/I
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U25/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U27/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U32/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U40/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U48/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U49/A1
[03/14 16:08:24    723s]       sink term: core_instance/kmem_instance/U120/A1
[03/14 16:08:24    723s]       side term: core_instance/FE_PHC3531_inst_12/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3815_n941 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U413/A2
[03/14 16:08:24    723s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3610_n941/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3816_n983 (BUFFD1)
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U298/A2
[03/14 16:08:24    723s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U299/A2
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3817_inst_5 (CKBD0)
[03/14 16:08:24    723s]       sink term: core_instance/U3/A2
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/FE_PHC3818_reset (CKBD6)
[03/14 16:08:24    723s]       sink term: core_instance/FE_OFC211_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFC204_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U80/A1
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U87/B
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC202_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U85/B
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U144/B
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC208_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U84/B
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U85/B
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC210_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U81/A1
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U87/B
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC212_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC209_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/U79/A1
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC213_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U17/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U29/C
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U68/I
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U94/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U18/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U29/C
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U54/I
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U81/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC215_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U21/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U34/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFC207_reset/I
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U16/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U34/C
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U114/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/14 16:08:24    723s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U17/A1
[03/14 16:08:24    723s]       side term: core_instance/FE_PHC3671_reset/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst FE_PHC3819_inst_15 (BUFFD1)
[03/14 16:08:24    723s]       sink term: FE_PHC3537_inst_15/I
[03/14 16:08:24    723s] 
[03/14 16:08:24    723s]     Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3820_n1013 (CKBD1)
[03/14 16:08:24    723s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U880/B
[03/14 16:08:25    724s]     Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC285_array_out_24, resized cell CKBD1 -> cell CKBD0
[03/14 16:08:25    724s]     Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFC287_array_out_48, resized cell CKBD1 -> cell CKBD0
[03/14 16:08:25    724s]     Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC1209_array_out_50, resized cell CKBD1 -> cell BUFFD0
[03/14 16:08:25    724s] Worst hold path end point:
[03/14 16:08:25    724s]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/14 16:08:25    724s]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHN3803_FE_OFN1163_array_out_2 (nrTerm=17)
[03/14 16:08:25    724s] ===========================================================================================
[03/14 16:08:25    724s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/14 16:08:25    724s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    724s]  Hold WNS :      -0.0206
[03/14 16:08:25    724s]       TNS :      -0.5107
[03/14 16:08:25    724s]       #VP :          109
[03/14 16:08:25    724s]       TNS+:      10.7550/55 improved (0.1955 per commit, 95.467%)
[03/14 16:08:25    724s]   Density :      61.384%
[03/14 16:08:25    724s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    724s]  52 buffer added (phase total 52, total 52)
[03/14 16:08:25    724s]  3 inst resized (phase total 3, total 3)
[03/14 16:08:25    724s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    724s]  iteration   cpu=0:00:02.1 real=0:00:02.0
[03/14 16:08:25    724s]  accumulated cpu=0:00:22.3 real=0:00:23.0 totSessionCpu=0:12:04 mem=2020.2M
[03/14 16:08:25    724s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    724s]  hold buffering full eval pass rate : 100.00 %
[03/14 16:08:25    724s]     there are 61 full evals passed out of 61 
[03/14 16:08:25    724s] ===========================================================================================
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s] Starting Phase 1 Step 2 Iter 2 ...
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/FE_PHC3821_inst_6 (CKBD0)
[03/14 16:08:25    724s]       sink term: core_instance/FE_PHC3784_inst_6/I
[03/14 16:08:25    724s]       side term: core_instance/U70/S
[03/14 16:08:25    724s]       side term: core_instance/U69/S
[03/14 16:08:25    724s]       side term: core_instance/U68/S
[03/14 16:08:25    724s]       side term: core_instance/U66/S
[03/14 16:08:25    724s]       side term: core_instance/U65/S
[03/14 16:08:25    724s]       side term: core_instance/U64/S
[03/14 16:08:25    724s]       side term: core_instance/U63/S
[03/14 16:08:25    724s]       side term: core_instance/U62/S
[03/14 16:08:25    724s]       side term: core_instance/U61/S
[03/14 16:08:25    724s]       side term: core_instance/U60/S
[03/14 16:08:25    724s]       side term: core_instance/U59/S
[03/14 16:08:25    724s]       side term: core_instance/U58/S
[03/14 16:08:25    724s]       side term: core_instance/U57/S
[03/14 16:08:25    724s]       side term: core_instance/U56/S
[03/14 16:08:25    724s]       side term: core_instance/U55/S
[03/14 16:08:25    724s]       side term: core_instance/U54/S
[03/14 16:08:25    724s]       side term: core_instance/U53/S
[03/14 16:08:25    724s]       side term: core_instance/U52/S
[03/14 16:08:25    724s]       side term: core_instance/U51/S
[03/14 16:08:25    724s]       side term: core_instance/U50/S
[03/14 16:08:25    724s]       side term: core_instance/U49/S
[03/14 16:08:25    724s]       side term: core_instance/U48/S
[03/14 16:08:25    724s]       side term: core_instance/U47/S
[03/14 16:08:25    724s]       side term: core_instance/U46/S
[03/14 16:08:25    724s]       side term: core_instance/U45/S
[03/14 16:08:25    724s]       side term: core_instance/U44/S
[03/14 16:08:25    724s]       side term: core_instance/U43/S
[03/14 16:08:25    724s]       side term: core_instance/U42/S
[03/14 16:08:25    724s]       side term: core_instance/U41/S
[03/14 16:08:25    724s]       side term: core_instance/U40/S
[03/14 16:08:25    724s]       side term: core_instance/U39/S
[03/14 16:08:25    724s]       side term: core_instance/U38/S
[03/14 16:08:25    724s]       side term: core_instance/U37/S
[03/14 16:08:25    724s]       side term: core_instance/U36/S
[03/14 16:08:25    724s]       side term: core_instance/U35/S
[03/14 16:08:25    724s]       side term: core_instance/U34/S
[03/14 16:08:25    724s]       side term: core_instance/U33/S
[03/14 16:08:25    724s]       side term: core_instance/U32/S
[03/14 16:08:25    724s]       side term: core_instance/U31/S
[03/14 16:08:25    724s]       side term: core_instance/U30/S
[03/14 16:08:25    724s]       side term: core_instance/U29/S
[03/14 16:08:25    724s]       side term: core_instance/U28/S
[03/14 16:08:25    724s]       side term: core_instance/U27/S
[03/14 16:08:25    724s]       side term: core_instance/U26/S
[03/14 16:08:25    724s]       side term: core_instance/U25/S
[03/14 16:08:25    724s]       side term: core_instance/U24/S
[03/14 16:08:25    724s]       side term: core_instance/U23/S
[03/14 16:08:25    724s]       side term: core_instance/U22/S
[03/14 16:08:25    724s]       side term: core_instance/U21/S
[03/14 16:08:25    724s]       side term: core_instance/U20/S
[03/14 16:08:25    724s]       side term: core_instance/U19/S
[03/14 16:08:25    724s]       side term: core_instance/U18/S
[03/14 16:08:25    724s]       side term: core_instance/U17/S
[03/14 16:08:25    724s]       side term: core_instance/U16/S
[03/14 16:08:25    724s]       side term: core_instance/U15/S
[03/14 16:08:25    724s]       side term: core_instance/U14/S
[03/14 16:08:25    724s]       side term: core_instance/U13/S
[03/14 16:08:25    724s]       side term: core_instance/U12/S
[03/14 16:08:25    724s]       side term: core_instance/U11/S
[03/14 16:08:25    724s]       side term: core_instance/U10/S
[03/14 16:08:25    724s]       side term: core_instance/U9/S
[03/14 16:08:25    724s]       side term: core_instance/U8/S
[03/14 16:08:25    724s]       side term: core_instance/U7/S
[03/14 16:08:25    724s]       side term: core_instance/FE_RC_6740_0/S
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/FE_PHC3822_mem_in_11 (CKBD0)
[03/14 16:08:25    724s]       sink term: core_instance/FE_PHC3759_mem_in_11/I
[03/14 16:08:25    724s]       side term: core_instance/FE_PHC3775_mem_in_11/I
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/FE_PHC3823_mem_in_25 (CKBD0)
[03/14 16:08:25    724s]       sink term: core_instance/FE_PHC3794_mem_in_25/I
[03/14 16:08:25    724s]       side term: core_instance/FE_PHC3710_mem_in_25/I
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst FE_PHC3824_inst_7 (CKBD0)
[03/14 16:08:25    724s]       sink term: FE_PHC3783_inst_7/I
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst FE_PHC3825_mem_in_8 (CKBD0)
[03/14 16:08:25    724s]       sink term: FE_PHC3772_mem_in_8/I
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst FE_PHC3826_mem_in_0 (CKBD0)
[03/14 16:08:25    724s]       sink term: FE_PHC3773_mem_in_0/I
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/kmem_instance/FE_PHC3827_N160 (CKBD0)
[03/14 16:08:25    724s]       sink term: core_instance/kmem_instance/memory9_reg_0_/E
[03/14 16:08:25    724s]       side term: core_instance/kmem_instance/FE_OFC231_N160/I
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3828_FE_OFN1163_array_out_2 (CKBD4)
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U169/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U164/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_7689_0/B1
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U179/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3607_FE_OFN1163_array_out_2/I
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U183/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U193/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U188/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U198/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC3829_FE_OFN6_array_out_36 (CKBD0)
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U179/A2
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3830_n987 (BUFFD1)
[03/14 16:08:25    724s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U847/B
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3831_FE_OFN1157_array_out_1 (BUFFD1)
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U170/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U165/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U180/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U184/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U189/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U175/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U199/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U194/A2
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3832_n951 (CKBD0)
[03/14 16:08:25    724s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U451/A2
[03/14 16:08:25    724s]       side term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U453/A2
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3833_FE_OFN1153_array_out_26 (BUFFD6)
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U199/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8092_0/A1
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7696_0/A1
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U185/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q14_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_2_/D
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U166/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7684_0/A1
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8102_0/A1
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8105_0/A1
[03/14 16:08:25    724s] 
[03/14 16:08:25    724s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3834_FE_OFN1156_array_out_13 (CKBD4)
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U164/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3609_FE_OFN1156_array_out_13/I
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U183/A2
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7815_0/A1
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3807_FE_OFN1156_array_out_13/I
[03/14 16:08:25    724s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U168/A2
[03/14 16:08:25    724s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3544_FE_OFN1156_array_out_13/I
[03/14 16:08:25    724s]     Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3665_FE_OFN1148_array_out_25, resized cell BUFFD1 -> cell BUFFD0
[03/14 16:08:25    724s]     Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3796_FE_OFN1148_array_out_25, resized cell BUFFD1 -> cell BUFFD0
[03/14 16:08:25    725s] Worst hold path end point:
[03/14 16:08:25    725s]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/14 16:08:25    725s]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHN3828_FE_OFN1163_array_out_2 (nrTerm=17)
[03/14 16:08:25    725s] ===========================================================================================
[03/14 16:08:25    725s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/14 16:08:25    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    725s]  Hold WNS :      -0.0051
[03/14 16:08:25    725s]       TNS :      -0.0460
[03/14 16:08:25    725s]       #VP :           19
[03/14 16:08:25    725s]       TNS+:       0.4647/16 improved (0.0290 per commit, 90.993%)
[03/14 16:08:25    725s]   Density :      61.398%
[03/14 16:08:25    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    725s]  14 buffer added (phase total 66, total 66)
[03/14 16:08:25    725s]  2 inst resized (phase total 5, total 5)
[03/14 16:08:25    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    725s]  iteration   cpu=0:00:00.6 real=0:00:00.0
[03/14 16:08:25    725s]  accumulated cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=0:12:05 mem=2020.2M
[03/14 16:08:25    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:25    725s]  hold buffering full eval pass rate : 100.00 %
[03/14 16:08:25    725s]     there are 19 full evals passed out of 19 
[03/14 16:08:25    725s] ===========================================================================================
[03/14 16:08:25    725s] 
[03/14 16:08:25    725s] Starting Phase 1 Step 2 Iter 3 ...
[03/14 16:08:25    725s] 
[03/14 16:08:25    725s]     Added inst core_instance/qmem_instance/FE_PHC3835_mem_in_25 (CKBD0)
[03/14 16:08:25    725s]       sink term: core_instance/qmem_instance/memory11_reg_25_/D
[03/14 16:08:25    725s] 
[03/14 16:08:25    725s]     Added inst core_instance/FE_PHC3836_mem_in_11 (CKBD0)
[03/14 16:08:25    725s]       sink term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 16:08:25    725s] 
[03/14 16:08:25    725s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3837_FE_OFN1163_array_out_2 (CKBD4)
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U169/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U164/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_7689_0/B1
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U179/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3607_FE_OFN1163_array_out_2/I
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U183/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U193/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U188/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U198/A2
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/D
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_2_/D
[03/14 16:08:25    725s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D
[03/14 16:08:26    725s] Worst hold path end point:
[03/14 16:08:26    725s]   core_instance/kmem_instance/memory1_reg_26_/D
[03/14 16:08:26    725s]     net: FE_PHN3481_mem_in_26 (nrTerm=33)
[03/14 16:08:26    725s] ===========================================================================================
[03/14 16:08:26    725s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/14 16:08:26    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:26    725s]  Hold WNS :       0.0004
[03/14 16:08:26    725s]       TNS :       0.0000
[03/14 16:08:26    725s]       #VP :            0
[03/14 16:08:26    725s]       TNS+:       0.0460/3 improved (0.0153 per commit, 100.000%)
[03/14 16:08:26    725s]   Density :      61.401%
[03/14 16:08:26    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:26    725s]  3 buffer added (phase total 69, total 69)
[03/14 16:08:26    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:26    725s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/14 16:08:26    725s]  accumulated cpu=0:00:23.0 real=0:00:24.0 totSessionCpu=0:12:05 mem=2020.2M
[03/14 16:08:26    725s] ------------------------------------------------------------------------------------------
[03/14 16:08:26    725s]  hold buffering full eval pass rate : 100.00 %
[03/14 16:08:26    725s]     there are 3 full evals passed out of 3 
[03/14 16:08:26    725s] ===========================================================================================
[03/14 16:08:26    725s] 
[03/14 16:08:26    725s] 
[03/14 16:08:26    725s] Capturing REF for hold ...
[03/14 16:08:26    725s]    Hold Timing Snapshot: (REF)
[03/14 16:08:26    725s]              All PG WNS: 0.000
[03/14 16:08:26    725s]              All PG TNS: 0.000
[03/14 16:08:26    725s] 
[03/14 16:08:26    725s] *info:    Total 69 cells added for Phase I
[03/14 16:08:26    725s] *info:    Total 5 instances resized for Phase I
[03/14 16:08:26    725s] *info:        in which 0 FF resizing 
[03/14 16:08:26    725s] --------------------------------------------------- 
[03/14 16:08:26    725s]    Hold Timing Summary  - Phase I 
[03/14 16:08:26    725s] --------------------------------------------------- 
[03/14 16:08:26    725s]  Target slack:       0.0000 ns
[03/14 16:08:26    725s]  View: BC_VIEW 
[03/14 16:08:26    725s]    WNS:       0.0004
[03/14 16:08:26    725s]    TNS:       0.0000
[03/14 16:08:26    725s]    VP :            0
[03/14 16:08:26    725s]    Worst hold path end point: core_instance/kmem_instance/memory1_reg_26_/D 
[03/14 16:08:26    725s] --------------------------------------------------- 
[03/14 16:08:26    725s] ** Profile ** Start :  cpu=0:00:00.0, mem=2020.2M
[03/14 16:08:26    725s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2020.2M
[03/14 16:08:26    725s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2020.2M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.072  | -0.298  |
|           TNS (ns):| -51.130 | -37.700 | -13.430 |
|    Violating Paths:|  1239   |  1143   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

Density: 61.401%
------------------------------------------------------------
[03/14 16:08:26    725s] 
[03/14 16:08:26    725s] *** Finished Core Fixing (fixHold) cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=0:12:06 mem=2020.2M density=61.401% ***
[03/14 16:08:26    725s] 
[03/14 16:08:26    725s] *info:
[03/14 16:08:26    725s] *info: Added a total of 69 cells to fix/reduce hold violation
[03/14 16:08:26    725s] *info:          in which 24 termBuffering
[03/14 16:08:26    725s] *info:          in which 0 dummyBuffering
[03/14 16:08:26    725s] *info:
[03/14 16:08:26    725s] *info: Summary: 
[03/14 16:08:26    725s] *info:           10 cells of type 'BUFFD1' (4.0, 	38.349) used
[03/14 16:08:26    725s] *info:            1 cell  of type 'BUFFD3' (7.0, 	12.229) used
[03/14 16:08:26    725s] *info:            1 cell  of type 'BUFFD6' (12.0, 	6.121) used
[03/14 16:08:26    725s] *info:           51 cells of type 'CKBD0' (4.0, 	79.291) used
[03/14 16:08:26    725s] *info:            1 cell  of type 'CKBD1' (4.0, 	39.802) used
[03/14 16:08:26    725s] *info:            4 cells of type 'CKBD4' (9.0, 	10.101) used
[03/14 16:08:26    725s] *info:            1 cell  of type 'CKBD6' (12.0, 	6.753) used
[03/14 16:08:26    725s] *info:
[03/14 16:08:26    725s] *info: Total 5 instances resized
[03/14 16:08:26    725s] *info:       in which 0 FF resizing
[03/14 16:08:26    725s] *info:
[03/14 16:08:26    725s] 
[03/14 16:08:26    725s] *summary:      5 instances changed cell type
[03/14 16:08:26    725s] *	:      2 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'BUFFD0'
*	:      2 instances changed cell type from 'CKBD1' to 'CKBD0'
*** Finish Post Route Hold Fixing (cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=0:12:06 mem=2020.2M density=61.401%) ***
[03/14 16:08:26    726s] (I,S,L,T): WC_VIEW: 78.312, 22.91, 1.04369, 102.266
[03/14 16:08:26    726s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.5
[03/14 16:08:26    726s] *** HoldOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:12:06.0/0:23:02.8 (0.5), mem = 2001.1M
[03/14 16:08:26    726s] **INFO: total 73 insts, 0 nets marked don't touch
[03/14 16:08:26    726s] **INFO: total 73 insts, 0 nets marked don't touch DB property
[03/14 16:08:26    726s] **INFO: total 73 insts, 0 nets unmarked don't touch

[03/14 16:08:26    726s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.1M
[03/14 16:08:26    726s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.095, MEM:2001.1M
[03/14 16:08:26    726s] TotalInstCnt at PhyDesignMc Destruction: 26,293
[03/14 16:08:26    726s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:08:26    726s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2001.1M
[03/14 16:08:26    726s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2001.1M
[03/14 16:08:26    726s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2001.1M
[03/14 16:08:26    726s] z: 2, totalTracks: 1
[03/14 16:08:26    726s] z: 4, totalTracks: 1
[03/14 16:08:26    726s] z: 6, totalTracks: 1
[03/14 16:08:26    726s] z: 8, totalTracks: 1
[03/14 16:08:26    726s] #spOpts: N=65 
[03/14 16:08:27    726s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2001.1M
[03/14 16:08:27    726s] Info: 27 insts are soft-fixed.
[03/14 16:08:27    726s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.091, MEM:2001.1M
[03/14 16:08:27    726s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2001.1MB).
[03/14 16:08:27    726s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.122, MEM:2001.1M
[03/14 16:08:27    726s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.123, MEM:2001.1M
[03/14 16:08:27    726s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.5
[03/14 16:08:27    726s] OPERPROF:   Starting RefinePlace at level 2, MEM:2001.1M
[03/14 16:08:27    726s] *** Starting refinePlace (0:12:06 mem=2001.1M) ***
[03/14 16:08:27    726s] Total net bbox length = 3.683e+05 (1.732e+05 1.951e+05) (ext = 5.739e+03)
[03/14 16:08:27    726s] Info: 27 insts are soft-fixed.
[03/14 16:08:27    726s] 
[03/14 16:08:27    726s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:08:27    726s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:08:27    726s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2001.1M
[03/14 16:08:27    726s] Starting refinePlace ...
[03/14 16:08:27    726s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:08:27    726s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2001.1MB) @(0:12:06 - 0:12:06).
[03/14 16:08:27    726s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:08:27    726s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:08:27    726s] 
[03/14 16:08:27    726s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:08:27    726s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:08:27    726s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2001.1MB) @(0:12:06 - 0:12:07).
[03/14 16:08:27    726s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:08:27    726s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2001.1MB
[03/14 16:08:27    726s] Statistics of distance of Instance movement in refine placement:
[03/14 16:08:27    726s]   maximum (X+Y) =         0.00 um
[03/14 16:08:27    726s]   mean    (X+Y) =         0.00 um
[03/14 16:08:27    726s] Summary Report:
[03/14 16:08:27    726s] Instances move: 0 (out of 26229 movable)
[03/14 16:08:27    726s] Instances flipped: 0
[03/14 16:08:27    726s] Mean displacement: 0.00 um
[03/14 16:08:27    726s] Max displacement: 0.00 um 
[03/14 16:08:27    726s] Total instances moved : 0
[03/14 16:08:27    726s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.510, REAL:0.504, MEM:2001.1M
[03/14 16:08:27    726s] Total net bbox length = 3.683e+05 (1.732e+05 1.951e+05) (ext = 5.739e+03)
[03/14 16:08:27    726s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2001.1MB
[03/14 16:08:27    726s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2001.1MB) @(0:12:06 - 0:12:07).
[03/14 16:08:27    726s] *** Finished refinePlace (0:12:07 mem=2001.1M) ***
[03/14 16:08:27    726s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.5
[03/14 16:08:27    726s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.570, REAL:0.569, MEM:2001.1M
[03/14 16:08:27    726s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2001.1M
[03/14 16:08:27    726s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.096, MEM:2001.1M
[03/14 16:08:27    726s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.780, REAL:0.788, MEM:2001.1M
[03/14 16:08:27    726s] 
[03/14 16:08:27    726s] =============================================================================================
[03/14 16:08:27    726s]  Step TAT Report for HoldOpt #1
[03/14 16:08:27    726s] =============================================================================================
[03/14 16:08:27    726s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:08:27    726s] ---------------------------------------------------------------------------------------------
[03/14 16:08:27    726s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/14 16:08:27    726s] [ RefinePlace            ]      1   0:00:00.8  (   3.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:08:27    726s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[03/14 16:08:27    726s] [ QThreadMaster          ]      1   0:00:16.1  (  60.6 % )     0:00:16.1 /  0:00:15.0    0.9
[03/14 16:08:27    726s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 16:08:27    726s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:08:27    726s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:08:27    726s] [ SlackTraversorInit     ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:08:27    726s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 16:08:27    726s] [ LibAnalyzerInit        ]      2   0:00:01.8  (   6.8 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 16:08:27    726s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[03/14 16:08:27    726s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:08:27    726s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 16:08:27    726s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.7    1.0
[03/14 16:08:27    726s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ OptEval                ]      4   0:00:01.3  (   4.7 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:08:27    726s] [ OptCommit              ]      4   0:00:00.1  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:08:27    726s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:08:27    726s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:08:27    726s] [ IncrDelayCalc          ]     23   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:08:27    726s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 16:08:27    726s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ HoldReEval             ]      6   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:08:27    726s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[03/14 16:08:27    726s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/14 16:08:27    726s] [ HoldValidateSetup      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ HoldCollectNode        ]      7   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:08:27    726s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ HoldBottleneckCount    ]      5   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:08:27    726s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/14 16:08:27    726s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/14 16:08:27    726s] [ HoldDBCommit           ]     15   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:08:27    726s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:08:27    726s] [ GenerateDrvReportData  ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:08:27    726s] [ ReportAnalysisSummary  ]      6   0:00:01.2  (   4.7 % )     0:00:01.2 /  0:00:01.3    1.0
[03/14 16:08:27    726s] [ MISC                   ]          0:00:01.5  (   5.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 16:08:27    726s] ---------------------------------------------------------------------------------------------
[03/14 16:08:27    726s]  HoldOpt #1 TOTAL                   0:00:26.5  ( 100.0 % )     0:00:26.5 /  0:00:25.5    1.0
[03/14 16:08:27    726s] ---------------------------------------------------------------------------------------------
[03/14 16:08:27    726s] 
[03/14 16:08:27    726s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1871.1M
[03/14 16:08:27    727s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.096, MEM:1871.1M
[03/14 16:08:27    727s] Deleting Cell Server ...
[03/14 16:08:27    727s] Deleting Lib Analyzer.
[03/14 16:08:27    727s] Running postRoute recovery in preEcoRoute mode
[03/14 16:08:27    727s] **optDesign ... cpu = 0:03:33, real = 0:03:33, mem = 1542.8M, totSessionCpu=0:12:07 **
[03/14 16:08:28    727s]   DRV Snapshot: (TGT)
[03/14 16:08:28    727s]          Tran DRV: 0
[03/14 16:08:28    727s]           Cap DRV: 0
[03/14 16:08:28    727s]        Fanout DRV: 0
[03/14 16:08:28    727s]            Glitch: 0
[03/14 16:08:28    727s] 
[03/14 16:08:28    727s] Creating Lib Analyzer ...
[03/14 16:08:28    727s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 16:08:28    727s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:08:28    727s] Summary for sequential cells identification: 
[03/14 16:08:28    727s]   Identified SBFF number: 199
[03/14 16:08:28    727s]   Identified MBFF number: 0
[03/14 16:08:28    727s]   Identified SB Latch number: 0
[03/14 16:08:28    727s]   Identified MB Latch number: 0
[03/14 16:08:28    727s]   Not identified SBFF number: 0
[03/14 16:08:28    727s]   Not identified MBFF number: 0
[03/14 16:08:28    727s]   Not identified SB Latch number: 0
[03/14 16:08:28    727s]   Not identified MB Latch number: 0
[03/14 16:08:28    727s]   Number of sequential cells which are not FFs: 104
[03/14 16:08:28    727s]  Visiting view : WC_VIEW
[03/14 16:08:28    727s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 16:08:28    727s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:08:28    727s]  Visiting view : BC_VIEW
[03/14 16:08:28    727s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 16:08:28    727s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:08:28    727s]  Setting StdDelay to 14.50
[03/14 16:08:28    727s] Creating Cell Server, finished. 
[03/14 16:08:28    727s] 
[03/14 16:08:28    727s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:08:28    727s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:08:28    727s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:08:28    727s] 
[03/14 16:08:29    728s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:09 mem=1873.1M
[03/14 16:08:29    728s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:09 mem=1873.1M
[03/14 16:08:29    728s] Creating Lib Analyzer, finished. 
[03/14 16:08:29    728s] Checking DRV degradation...
[03/14 16:08:29    728s] 
[03/14 16:08:29    728s] Recovery Manager:
[03/14 16:08:29    728s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:08:29    728s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:08:29    728s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:08:29    728s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:08:29    728s] 
[03/14 16:08:29    728s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/14 16:08:29    728s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=1871.10M, totSessionCpu=0:12:09).
[03/14 16:08:29    728s] **optDesign ... cpu = 0:03:34, real = 0:03:35, mem = 1549.5M, totSessionCpu=0:12:09 **
[03/14 16:08:29    728s] 
[03/14 16:08:30    729s]   DRV Snapshot: (REF)
[03/14 16:08:30    729s]          Tran DRV: 0
[03/14 16:08:30    729s]           Cap DRV: 0
[03/14 16:08:30    729s]        Fanout DRV: 0
[03/14 16:08:30    729s]            Glitch: 0
[03/14 16:08:30    729s] Skipping post route harden opt
[03/14 16:08:30    729s] ### Creating LA Mngr. totSessionCpu=0:12:09 mem=1871.1M
[03/14 16:08:30    729s] ### Creating LA Mngr, finished. totSessionCpu=0:12:09 mem=1871.1M
[03/14 16:08:30    729s] Default Rule : ""
[03/14 16:08:30    729s] Non Default Rules :
[03/14 16:08:30    729s] Worst Slack : -0.072 ns
[03/14 16:08:30    729s] 
[03/14 16:08:30    729s] Start Layer Assignment ...
[03/14 16:08:30    729s] WNS(-0.072ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/14 16:08:30    729s] 
[03/14 16:08:30    729s] Select 7 cadidates out of 27569.
[03/14 16:08:30    729s] Total Assign Layers on 0 Nets (cpu 0:00:00.2).
[03/14 16:08:30    729s] GigaOpt: setting up router preferences
[03/14 16:08:30    729s]         design wns: -0.0724
[03/14 16:08:30    729s]         slack threshold: 1.3776
[03/14 16:08:30    729s] GigaOpt: 23 nets assigned router directives
[03/14 16:08:30    729s] 
[03/14 16:08:30    729s] Start Assign Priority Nets ...
[03/14 16:08:30    729s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/14 16:08:30    729s] Existing Priority Nets 0 (0.0%)
[03/14 16:08:30    729s] Total Assign Priority Nets 821 (3.0%)
[03/14 16:08:30    729s] ### Creating LA Mngr. totSessionCpu=0:12:10 mem=1911.1M
[03/14 16:08:30    729s] ### Creating LA Mngr, finished. totSessionCpu=0:12:10 mem=1911.1M
[03/14 16:08:30    730s] Default Rule : ""
[03/14 16:08:30    730s] Non Default Rules :
[03/14 16:08:30    730s] Worst Slack : -0.298 ns
[03/14 16:08:30    730s] 
[03/14 16:08:30    730s] Start Layer Assignment ...
[03/14 16:08:30    730s] WNS(-0.298ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/14 16:08:30    730s] 
[03/14 16:08:30    730s] Select 7 cadidates out of 27569.
[03/14 16:08:30    730s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/14 16:08:30    730s] GigaOpt: setting up router preferences
[03/14 16:08:30    730s]         design wns: -0.2983
[03/14 16:08:30    730s]         slack threshold: 1.1517
[03/14 16:08:31    730s] GigaOpt: 0 nets assigned router directives
[03/14 16:08:31    730s] 
[03/14 16:08:31    730s] Start Assign Priority Nets ...
[03/14 16:08:31    730s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/14 16:08:31    730s] Existing Priority Nets 0 (0.0%)
[03/14 16:08:31    730s] Total Assign Priority Nets 821 (3.0%)
[03/14 16:08:31    730s] ** Profile ** Start :  cpu=0:00:00.0, mem=1967.4M
[03/14 16:08:31    730s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1967.4M
[03/14 16:08:31    730s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.085, MEM:1967.4M
[03/14 16:08:31    730s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1967.4M
[03/14 16:08:31    730s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1967.4M
[03/14 16:08:32    731s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1967.4M
[03/14 16:08:32    731s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.072  | -0.298  |
|           TNS (ns):| -51.130 | -37.700 | -13.430 |
|    Violating Paths:|  1239   |  1143   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1967.4M
[03/14 16:08:32    731s] **optDesign ... cpu = 0:03:37, real = 0:03:38, mem = 1488.0M, totSessionCpu=0:12:11 **
[03/14 16:08:32    731s] -routeWithEco false                       # bool, default=false
[03/14 16:08:32    731s] -routeWithEco true                        # bool, default=false, user setting
[03/14 16:08:32    731s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:08:32    731s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:08:32    731s] -routeWithTimingDriven false              # bool, default=false
[03/14 16:08:32    731s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:08:32    731s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/14 16:08:32    731s] Existing Dirty Nets : 268
[03/14 16:08:32    731s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/14 16:08:32    731s] Reset Dirty Nets : 268
[03/14 16:08:32    731s] 
[03/14 16:08:32    731s] globalDetailRoute
[03/14 16:08:32    731s] 
[03/14 16:08:32    731s] #setNanoRouteMode -drouteAutoStop true
[03/14 16:08:32    731s] #setNanoRouteMode -drouteFixAntenna true
[03/14 16:08:32    731s] #setNanoRouteMode -routeSelectedNetOnly false
[03/14 16:08:32    731s] #setNanoRouteMode -routeWithEco true
[03/14 16:08:32    731s] #setNanoRouteMode -routeWithSiDriven false
[03/14 16:08:32    731s] ### Time Record (globalDetailRoute) is installed.
[03/14 16:08:32    731s] #Start globalDetailRoute on Tue Mar 14 16:08:32 2023
[03/14 16:08:32    731s] #
[03/14 16:08:32    731s] ### Time Record (Pre Callback) is installed.
[03/14 16:08:32    731s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 85628 access done (mem: 1815.383M)
[03/14 16:08:32    731s] ### Time Record (Pre Callback) is uninstalled.
[03/14 16:08:32    731s] ### Time Record (DB Import) is installed.
[03/14 16:08:32    731s] ### Time Record (Timing Data Generation) is installed.
[03/14 16:08:32    731s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 16:08:32    731s] ### Net info: total nets: 27569
[03/14 16:08:32    731s] ### Net info: dirty nets: 6
[03/14 16:08:32    731s] ### Net info: marked as disconnected nets: 0
[03/14 16:08:33    732s] #num needed restored net=0
[03/14 16:08:33    732s] #need_extraction net=0 (total=27569)
[03/14 16:08:33    732s] ### Net info: fully routed nets: 27406
[03/14 16:08:33    732s] ### Net info: trivial (< 2 pins) nets: 115
[03/14 16:08:33    732s] ### Net info: unrouted nets: 48
[03/14 16:08:33    732s] ### Net info: re-extraction nets: 0
[03/14 16:08:33    732s] ### Net info: ignored nets: 0
[03/14 16:08:33    732s] ### Net info: skip routing nets: 0
[03/14 16:08:33    732s] #Processed 4680 dirty instances, 684 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/14 16:08:33    732s] #(2910 insts marked dirty, reset pre-exisiting dirty flag on 2951 insts, 5540 nets marked need extraction)
[03/14 16:08:33    732s] ### Time Record (DB Import) is uninstalled.
[03/14 16:08:33    732s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 16:08:33    732s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[03/14 16:08:33    732s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[03/14 16:08:33    732s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[03/14 16:08:33    732s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[03/14 16:08:33    732s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[03/14 16:08:33    732s] #       f4b7fce7508a7ecd3e7b02c042c23d
[03/14 16:08:33    732s] #
[03/14 16:08:33    732s] #Skip comparing routing design signature in db-snapshot flow
[03/14 16:08:33    732s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[03/14 16:08:33    732s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[03/14 16:08:33    732s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[03/14 16:08:33    732s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[03/14 16:08:33    732s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[03/14 16:08:33    732s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[03/14 16:08:33    732s] #
[03/14 16:08:33    732s] ### Time Record (Global Routing) is installed.
[03/14 16:08:33    732s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:08:33    732s] ### Time Record (Data Preparation) is installed.
[03/14 16:08:33    732s] #Start routing data preparation on Tue Mar 14 16:08:33 2023
[03/14 16:08:33    732s] #
[03/14 16:08:33    733s] #Minimum voltage of a net in the design = 0.000.
[03/14 16:08:33    733s] #Maximum voltage of a net in the design = 1.100.
[03/14 16:08:33    733s] #Voltage range [0.000 - 1.100] has 27567 nets.
[03/14 16:08:33    733s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 16:08:33    733s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 16:08:34    733s] ### Time Record (Cell Pin Access) is installed.
[03/14 16:08:34    733s] #Initial pin access analysis.
[03/14 16:08:34    733s] #Detail pin access analysis.
[03/14 16:08:34    733s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 16:08:34    734s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 16:08:34    734s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:08:34    734s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:08:34    734s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:08:34    734s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:08:34    734s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:08:34    734s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:08:34    734s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:08:35    734s] #Regenerating Ggrids automatically.
[03/14 16:08:35    734s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 16:08:35    734s] #Using automatically generated G-grids.
[03/14 16:08:36    735s] #Done routing data preparation.
[03/14 16:08:36    735s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1388.93 (MB), peak = 1676.98 (MB)
[03/14 16:08:36    735s] ### Time Record (Data Preparation) is uninstalled.
[03/14 16:08:36    735s] ### Time Record (Special Wire Merging) is installed.
[03/14 16:08:36    735s] #Merging special wires: starts on Tue Mar 14 16:08:36 2023 with memory = 1389.18 (MB), peak = 1676.98 (MB)
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:36    735s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 122.67500 311.31000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 123.07500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.67500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.47500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.07500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 125.12000 307.71000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 142.72000 72.10000 ) on M1 for NET core_instance/CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 154.52000 68.50000 ) on M1 for NET core_instance/CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 361.40500 151.40000 ) on M1 for NET core_instance/CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.92000 188.91000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.87500 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.67500 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.47500 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 101.52000 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.67500 277.49000 ) on M1 for NET core_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 378.67500 167.49000 ) on M1 for NET core_instance/ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 369.12000 165.71000 ) on M1 for NET core_instance/ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 366.16500 167.50000 ) on M1 for NET core_instance/ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 270.41000 149.50000 ) on M1 for NET core_instance/ofifo_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.52000 187.31000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:08:36    735s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/14 16:08:36    735s] #To increase the message display limit, refer to the product command reference manual.
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Connectivity extraction summary:
[03/14 16:08:36    735s] #5490 routed nets are extracted.
[03/14 16:08:36    735s] #    4301 (15.60%) extracted nets are partially routed.
[03/14 16:08:36    735s] #21916 routed net(s) are imported.
[03/14 16:08:36    735s] #48 (0.17%) nets are without wires.
[03/14 16:08:36    735s] #115 nets are fixed|skipped|trivial (not extracted).
[03/14 16:08:36    735s] #Total number of nets = 27569.
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Found 0 nets for post-route si or timing fixing.
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Finished routing data preparation on Tue Mar 14 16:08:36 2023
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Cpu time = 00:00:03
[03/14 16:08:36    735s] #Elapsed time = 00:00:03
[03/14 16:08:36    735s] #Increased memory = 6.60 (MB)
[03/14 16:08:36    735s] #Total memory = 1389.91 (MB)
[03/14 16:08:36    735s] #Peak memory = 1676.98 (MB)
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] ### Time Record (Global Routing) is installed.
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Start global routing on Tue Mar 14 16:08:36 2023
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Start global routing initialization on Tue Mar 14 16:08:36 2023
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Number of eco nets is 4309
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] #Start global routing data preparation on Tue Mar 14 16:08:36 2023
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 14 16:08:36 2023 with memory = 1389.92 (MB), peak = 1676.98 (MB)
[03/14 16:08:36    735s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:36    735s] #Start routing resource analysis on Tue Mar 14 16:08:36 2023
[03/14 16:08:36    735s] #
[03/14 16:08:36    735s] ### init_is_bin_blocked starts on Tue Mar 14 16:08:36 2023 with memory = 1389.92 (MB), peak = 1676.98 (MB)
[03/14 16:08:36    735s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:36    736s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 14 16:08:36 2023 with memory = 1393.87 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### adjust_flow_cap starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### adjust_partial_route_blockage starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### set_via_blocked starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### copy_flow starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] #Routing resource analysis is done on Tue Mar 14 16:08:37 2023
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] ### report_flow_cap starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] #  Resource Analysis:
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 16:08:37    737s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 16:08:37    737s] #  --------------------------------------------------------------
[03/14 16:08:37    737s] #  M1             H        2252          79       24335    66.95%
[03/14 16:08:37    737s] #  M2             V        2266          84       24335     0.65%
[03/14 16:08:37    737s] #  M3             H        2331           0       24335     0.01%
[03/14 16:08:37    737s] #  M4             V        2286          64       24335     0.00%
[03/14 16:08:37    737s] #  M5             H        2331           0       24335     0.00%
[03/14 16:08:37    737s] #  M6             V        2350           0       24335     0.00%
[03/14 16:08:37    737s] #  M7             H         583           0       24335     0.00%
[03/14 16:08:37    737s] #  M8             V         587           0       24335     0.00%
[03/14 16:08:37    737s] #  --------------------------------------------------------------
[03/14 16:08:37    737s] #  Total                  14986       1.21%      194680     8.45%
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] #  218 nets (0.79%) with 1 preferred extra spacing.
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### analyze_m2_tracks starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### report_initial_resource starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### mark_pg_pins_accessibility starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### set_net_region starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] #Global routing data preparation is done on Tue Mar 14 16:08:37 2023
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] #
[03/14 16:08:37    737s] ### prepare_level starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### init level 1 starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:37    737s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:37    737s] ### Level 1 hgrid = 157 X 155
[03/14 16:08:37    737s] ### init level 2 starts on Tue Mar 14 16:08:37 2023 with memory = 1393.98 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### Level 2 hgrid = 40 X 39  (large_net only)
[03/14 16:08:38    737s] ### init level 3 starts on Tue Mar 14 16:08:38 2023 with memory = 1395.12 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### Level 3 hgrid = 10 X 10  (large_net only)
[03/14 16:08:38    737s] ### prepare_level_flow starts on Tue Mar 14 16:08:38 2023 with memory = 1395.48 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init_flow_edge starts on Tue Mar 14 16:08:38 2023 with memory = 1395.48 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### init_flow_edge starts on Tue Mar 14 16:08:38 2023 with memory = 1396.88 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### init_flow_edge starts on Tue Mar 14 16:08:38 2023 with memory = 1396.88 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] #
[03/14 16:08:38    737s] #Global routing initialization is done on Tue Mar 14 16:08:38 2023
[03/14 16:08:38    737s] #
[03/14 16:08:38    737s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1396.88 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] #
[03/14 16:08:38    737s] ### routing large nets 
[03/14 16:08:38    737s] #start global routing iteration 1...
[03/14 16:08:38    737s] ### init_flow_edge starts on Tue Mar 14 16:08:38 2023 with memory = 1396.88 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### routing at level 3 (topmost level) iter 0
[03/14 16:08:38    737s] ### routing at level 2 iter 0 for 0 hboxes
[03/14 16:08:38    737s] ### routing at level 1 iter 0 for 0 hboxes
[03/14 16:08:38    737s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.84 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] #
[03/14 16:08:38    737s] #start global routing iteration 2...
[03/14 16:08:38    737s] ### init_flow_edge starts on Tue Mar 14 16:08:38 2023 with memory = 1423.00 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### cal_flow starts on Tue Mar 14 16:08:38 2023 with memory = 1423.00 (MB), peak = 1676.98 (MB)
[03/14 16:08:38    737s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:38    737s] ### routing at level 1 (topmost level) iter 0
[03/14 16:08:39    738s] ### measure_qor starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### measure_congestion starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #start global routing iteration 3...
[03/14 16:08:39    738s] ### routing at level 1 (topmost level) iter 1
[03/14 16:08:39    738s] ### measure_qor starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### measure_congestion starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] ### route_end starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
[03/14 16:08:39    738s] #Total number of routable nets = 27454.
[03/14 16:08:39    738s] #Total number of nets in the design = 27569.
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #4357 routable nets have only global wires.
[03/14 16:08:39    738s] #23097 routable nets have only detail routed wires.
[03/14 16:08:39    738s] #82 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 16:08:39    738s] #166 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #Routed nets constraints summary:
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #      Default                 71           11                 8            4275  
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #        Total                 71           11                 8            4275  
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #Routing constraints summary of the whole design:
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #      Default                218           30                25           27206  
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #        Total                218           30                25           27206  
[03/14 16:08:39    738s] #-------------------------------------------------------------------------------
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] ### cal_base_flow starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### init_flow_edge starts on Tue Mar 14 16:08:39 2023 with memory = 1448.42 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### cal_flow starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### report_overcon starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #                 OverCon       OverCon          
[03/14 16:08:39    738s] #                  #Gcell        #Gcell    %Gcell
[03/14 16:08:39    738s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/14 16:08:39    738s] #  ------------------------------------------------------------
[03/14 16:08:39    738s] #  M1            1(0.01%)      0(0.00%)   (0.01%)     0.52  
[03/14 16:08:39    738s] #  M2            6(0.02%)      1(0.00%)   (0.03%)     0.42  
[03/14 16:08:39    738s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.25  
[03/14 16:08:39    738s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.11  
[03/14 16:08:39    738s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/14 16:08:39    738s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/14 16:08:39    738s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/14 16:08:39    738s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/14 16:08:39    738s] #  ------------------------------------------------------------
[03/14 16:08:39    738s] #     Total      7(0.00%)      1(0.00%)   (0.00%)
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/14 16:08:39    738s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### cal_base_flow starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### init_flow_edge starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### cal_flow starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### export_cong_map starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### PDZT_Export::export_cong_map starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### import_cong_map starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### update starts on Tue Mar 14 16:08:39 2023 with memory = 1451.39 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] #Complete Global Routing.
[03/14 16:08:39    738s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:08:39    738s] #Total wire length = 462111 um.
[03/14 16:08:39    738s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M1 = 5916 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M2 = 151802 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M3 = 187382 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M4 = 96054 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M5 = 15490 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M6 = 408 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M7 = 1323 um.
[03/14 16:08:39    738s] #Total wire length on LAYER M8 = 3736 um.
[03/14 16:08:39    738s] #Total number of vias = 173262
[03/14 16:08:39    738s] #Total number of multi-cut vias = 112232 ( 64.8%)
[03/14 16:08:39    738s] #Total number of single cut vias = 61030 ( 35.2%)
[03/14 16:08:39    738s] #Up-Via Summary (total 173262):
[03/14 16:08:39    738s] #                   single-cut          multi-cut      Total
[03/14 16:08:39    738s] #-----------------------------------------------------------
[03/14 16:08:39    738s] # M1             59753 ( 65.5%)     31481 ( 34.5%)      91234
[03/14 16:08:39    738s] # M2              1167 (  1.8%)     64412 ( 98.2%)      65579
[03/14 16:08:39    738s] # M3                77 (  0.5%)     15076 ( 99.5%)      15153
[03/14 16:08:39    738s] # M4                 9 (  1.1%)       846 ( 98.9%)        855
[03/14 16:08:39    738s] # M5                 9 (  5.1%)       166 ( 94.9%)        175
[03/14 16:08:39    738s] # M6                10 (  7.1%)       131 ( 92.9%)        141
[03/14 16:08:39    738s] # M7                 5 (  4.0%)       120 ( 96.0%)        125
[03/14 16:08:39    738s] #-----------------------------------------------------------
[03/14 16:08:39    738s] #                61030 ( 35.2%)    112232 ( 64.8%)     173262 
[03/14 16:08:39    738s] #
[03/14 16:08:39    738s] #Total number of involved priority nets 59
[03/14 16:08:39    738s] #Maximum src to sink distance for priority net 141.0
[03/14 16:08:39    738s] #Average of max src_to_sink distance for priority net 46.0
[03/14 16:08:39    738s] #Average of ave src_to_sink distance for priority net 27.2
[03/14 16:08:39    738s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### report_overcon starts on Tue Mar 14 16:08:39 2023 with memory = 1451.81 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    738s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    738s] ### report_overcon starts on Tue Mar 14 16:08:39 2023 with memory = 1451.81 (MB), peak = 1676.98 (MB)
[03/14 16:08:39    739s] #Max overcon = 2 tracks.
[03/14 16:08:39    739s] #Total overcon = 0.00%.
[03/14 16:08:39    739s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 16:08:39    739s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    739s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/14 16:08:39    739s] #
[03/14 16:08:39    739s] #Global routing statistics:
[03/14 16:08:39    739s] #Cpu time = 00:00:03
[03/14 16:08:39    739s] #Elapsed time = 00:00:03
[03/14 16:08:39    739s] #Increased memory = 61.90 (MB)
[03/14 16:08:39    739s] #Total memory = 1451.81 (MB)
[03/14 16:08:39    739s] #Peak memory = 1676.98 (MB)
[03/14 16:08:39    739s] #
[03/14 16:08:39    739s] #Finished global routing on Tue Mar 14 16:08:39 2023
[03/14 16:08:39    739s] #
[03/14 16:08:39    739s] #
[03/14 16:08:39    739s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:08:40    739s] ### Time Record (Track Assignment) is installed.
[03/14 16:08:40    739s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:08:40    739s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.16 (MB), peak = 1676.98 (MB)
[03/14 16:08:40    739s] ### Time Record (Track Assignment) is installed.
[03/14 16:08:40    739s] #Start Track Assignment.
[03/14 16:08:41    741s] #Done with 535 horizontal wires in 2 hboxes and 346 vertical wires in 2 hboxes.
[03/14 16:08:42    742s] #Done with 16 horizontal wires in 2 hboxes and 26 vertical wires in 2 hboxes.
[03/14 16:08:43    742s] #Complete Track Assignment.
[03/14 16:08:43    742s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:08:43    742s] #Total wire length = 464357 um.
[03/14 16:08:43    742s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M1 = 6175 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M2 = 152822 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M3 = 188314 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M4 = 96079 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M5 = 15490 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M7 = 1329 um.
[03/14 16:08:43    742s] #Total wire length on LAYER M8 = 3736 um.
[03/14 16:08:43    742s] #Total number of vias = 173262
[03/14 16:08:43    742s] #Total number of multi-cut vias = 112232 ( 64.8%)
[03/14 16:08:43    742s] #Total number of single cut vias = 61030 ( 35.2%)
[03/14 16:08:43    742s] #Up-Via Summary (total 173262):
[03/14 16:08:43    742s] #                   single-cut          multi-cut      Total
[03/14 16:08:43    742s] #-----------------------------------------------------------
[03/14 16:08:43    742s] # M1             59753 ( 65.5%)     31481 ( 34.5%)      91234
[03/14 16:08:43    742s] # M2              1167 (  1.8%)     64412 ( 98.2%)      65579
[03/14 16:08:43    742s] # M3                77 (  0.5%)     15076 ( 99.5%)      15153
[03/14 16:08:43    742s] # M4                 9 (  1.1%)       846 ( 98.9%)        855
[03/14 16:08:43    742s] # M5                 9 (  5.1%)       166 ( 94.9%)        175
[03/14 16:08:43    742s] # M6                10 (  7.1%)       131 ( 92.9%)        141
[03/14 16:08:43    742s] # M7                 5 (  4.0%)       120 ( 96.0%)        125
[03/14 16:08:43    742s] #-----------------------------------------------------------
[03/14 16:08:43    742s] #                61030 ( 35.2%)    112232 ( 64.8%)     173262 
[03/14 16:08:43    742s] #
[03/14 16:08:43    742s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:08:43    742s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1489.77 (MB), peak = 1676.98 (MB)
[03/14 16:08:43    742s] #
[03/14 16:08:43    742s] #number of short segments in preferred routing layers
[03/14 16:08:43    742s] #	M3        M4        M7        M8        Total 
[03/14 16:08:43    742s] #	23        12        5         2         42        
[03/14 16:08:43    742s] #
[03/14 16:08:43    742s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 16:08:43    742s] #Cpu time = 00:00:10
[03/14 16:08:43    742s] #Elapsed time = 00:00:10
[03/14 16:08:43    742s] #Increased memory = 107.15 (MB)
[03/14 16:08:43    742s] #Total memory = 1490.46 (MB)
[03/14 16:08:43    742s] #Peak memory = 1676.98 (MB)
[03/14 16:08:43    742s] ### Time Record (Detail Routing) is installed.
[03/14 16:08:44    743s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:08:44    744s] #
[03/14 16:08:44    744s] #Start Detail Routing..
[03/14 16:08:44    744s] #start initial detail routing ...
[03/14 16:08:45    744s] ### Design has 0 dirty nets, 13588 dirty-areas)
[03/14 16:09:35    794s] # ECO: 7.8% of the total area was rechecked for DRC, and 46.4% required routing.
[03/14 16:09:35    794s] #   number of violations = 303
[03/14 16:09:35    794s] #
[03/14 16:09:35    794s] #    By Layer and Type :
[03/14 16:09:35    794s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[03/14 16:09:35    794s] #	M1           74        5       21        1       15        0      116
[03/14 16:09:35    794s] #	M2           25       17      128        2        0       13      185
[03/14 16:09:35    794s] #	M3            1        1        0        0        0        0        2
[03/14 16:09:35    794s] #	Totals      100       23      149        3       15       13      303
[03/14 16:09:35    794s] #2910 out of 26293 instances (11.1%) need to be verified(marked ipoed), dirty area = 6.8%.
[03/14 16:09:35    794s] #0.0% of the total area is being checked for drcs
[03/14 16:09:35    794s] #0.0% of the total area was checked
[03/14 16:09:35    794s] #   number of violations = 303
[03/14 16:09:35    794s] #
[03/14 16:09:35    794s] #    By Layer and Type :
[03/14 16:09:35    794s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[03/14 16:09:35    794s] #	M1           74        5       21        1       15        0      116
[03/14 16:09:35    794s] #	M2           25       17      128        2        0       13      185
[03/14 16:09:35    794s] #	M3            1        1        0        0        0        0        2
[03/14 16:09:35    794s] #	Totals      100       23      149        3       15       13      303
[03/14 16:09:35    794s] #cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1521.52 (MB), peak = 1676.98 (MB)
[03/14 16:09:36    795s] #start 1st optimization iteration ...
[03/14 16:09:44    803s] #   number of violations = 99
[03/14 16:09:44    803s] #
[03/14 16:09:44    803s] #    By Layer and Type :
[03/14 16:09:44    803s] #	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
[03/14 16:09:44    803s] #	M1           70        0       18        0        0       88
[03/14 16:09:44    803s] #	M2            2        2        5        1        1       11
[03/14 16:09:44    803s] #	Totals       72        2       23        1        1       99
[03/14 16:09:44    803s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1553.32 (MB), peak = 1676.98 (MB)
[03/14 16:09:44    803s] #start 2nd optimization iteration ...
[03/14 16:09:44    804s] #   number of violations = 97
[03/14 16:09:44    804s] #
[03/14 16:09:44    804s] #    By Layer and Type :
[03/14 16:09:44    804s] #	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
[03/14 16:09:44    804s] #	M1           70        0       18        0        0       88
[03/14 16:09:44    804s] #	M2            1        2        4        1        1        9
[03/14 16:09:44    804s] #	Totals       71        2       22        1        1       97
[03/14 16:09:44    804s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1552.93 (MB), peak = 1676.98 (MB)
[03/14 16:09:44    804s] #start 3rd optimization iteration ...
[03/14 16:09:48    808s] #   number of violations = 0
[03/14 16:09:48    808s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1553.14 (MB), peak = 1676.98 (MB)
[03/14 16:09:49    808s] #Complete Detail Routing.
[03/14 16:09:49    808s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:09:49    808s] #Total wire length = 463177 um.
[03/14 16:09:49    808s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M2 = 150806 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M3 = 188544 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M4 = 97061 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:09:49    808s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:09:49    808s] #Total number of vias = 178755
[03/14 16:09:49    808s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:09:49    808s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:09:49    808s] #Up-Via Summary (total 178755):
[03/14 16:09:49    808s] #                   single-cut          multi-cut      Total
[03/14 16:09:49    808s] #-----------------------------------------------------------
[03/14 16:09:49    808s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:09:49    808s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:09:49    808s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:09:49    808s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:09:49    808s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:09:49    808s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:09:49    808s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:09:49    808s] #-----------------------------------------------------------
[03/14 16:09:49    808s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:09:49    808s] #
[03/14 16:09:49    808s] #Total number of DRC violations = 0
[03/14 16:09:49    808s] ### Time Record (Detail Routing) is uninstalled.
[03/14 16:09:49    808s] #Cpu time = 00:01:06
[03/14 16:09:49    808s] #Elapsed time = 00:01:06
[03/14 16:09:49    808s] #Increased memory = -64.39 (MB)
[03/14 16:09:49    808s] #Total memory = 1426.19 (MB)
[03/14 16:09:49    808s] #Peak memory = 1676.98 (MB)
[03/14 16:09:49    808s] ### Time Record (Antenna Fixing) is installed.
[03/14 16:09:49    808s] #
[03/14 16:09:49    808s] #start routing for process antenna violation fix ...
[03/14 16:09:49    809s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:09:50    810s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.73 (MB), peak = 1676.98 (MB)
[03/14 16:09:50    810s] #
[03/14 16:09:50    810s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:09:50    810s] #Total wire length = 463177 um.
[03/14 16:09:50    810s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M2 = 150806 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M3 = 188544 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M4 = 97061 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:09:50    810s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:09:50    810s] #Total number of vias = 178755
[03/14 16:09:50    810s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:09:50    810s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:09:50    810s] #Up-Via Summary (total 178755):
[03/14 16:09:50    810s] #                   single-cut          multi-cut      Total
[03/14 16:09:50    810s] #-----------------------------------------------------------
[03/14 16:09:50    810s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:09:50    810s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:09:50    810s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:09:50    810s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:09:50    810s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:09:50    810s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:09:50    810s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:09:50    810s] #-----------------------------------------------------------
[03/14 16:09:50    810s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:09:50    810s] #
[03/14 16:09:50    810s] #Total number of DRC violations = 0
[03/14 16:09:50    810s] #Total number of net violated process antenna rule = 0
[03/14 16:09:50    810s] #
[03/14 16:09:51    810s] #
[03/14 16:09:51    810s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:09:51    810s] #Total wire length = 463177 um.
[03/14 16:09:51    810s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M2 = 150806 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M3 = 188544 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M4 = 97061 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:09:51    810s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:09:51    810s] #Total number of vias = 178755
[03/14 16:09:51    810s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:09:51    810s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:09:51    810s] #Up-Via Summary (total 178755):
[03/14 16:09:51    810s] #                   single-cut          multi-cut      Total
[03/14 16:09:51    810s] #-----------------------------------------------------------
[03/14 16:09:51    810s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:09:51    810s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:09:51    810s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:09:51    810s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:09:51    810s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:09:51    810s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:09:51    810s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:09:51    810s] #-----------------------------------------------------------
[03/14 16:09:51    810s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:09:51    810s] #
[03/14 16:09:51    810s] #Total number of DRC violations = 0
[03/14 16:09:51    810s] #Total number of net violated process antenna rule = 0
[03/14 16:09:51    810s] #
[03/14 16:09:51    810s] ### Time Record (Antenna Fixing) is uninstalled.
[03/14 16:09:52    811s] ### Time Record (Post Route Wire Spreading) is installed.
[03/14 16:09:52    812s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:09:53    812s] #
[03/14 16:09:53    812s] #Start Post Route wire spreading..
[03/14 16:09:53    812s] #
[03/14 16:09:53    812s] #Start data preparation for wire spreading...
[03/14 16:09:53    812s] #
[03/14 16:09:53    812s] #Data preparation is done on Tue Mar 14 16:09:53 2023
[03/14 16:09:53    812s] #
[03/14 16:09:54    813s] #
[03/14 16:09:54    813s] #Start Post Route Wire Spread.
[03/14 16:09:57    816s] #Done with 846 horizontal wires in 3 hboxes and 683 vertical wires in 3 hboxes.
[03/14 16:09:57    816s] #Complete Post Route Wire Spread.
[03/14 16:09:57    816s] #
[03/14 16:09:57    816s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:09:57    816s] #Total wire length = 463590 um.
[03/14 16:09:57    816s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M2 = 150908 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M3 = 188767 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M4 = 97150 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:09:57    816s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:09:57    816s] #Total number of vias = 178755
[03/14 16:09:57    816s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:09:57    816s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:09:57    816s] #Up-Via Summary (total 178755):
[03/14 16:09:57    816s] #                   single-cut          multi-cut      Total
[03/14 16:09:57    816s] #-----------------------------------------------------------
[03/14 16:09:57    816s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:09:57    816s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:09:57    816s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:09:57    816s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:09:57    816s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:09:57    816s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:09:57    816s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:09:57    816s] #-----------------------------------------------------------
[03/14 16:09:57    816s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:09:57    816s] #
[03/14 16:09:58    817s] #   number of violations = 0
[03/14 16:09:58    817s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1483.18 (MB), peak = 1676.98 (MB)
[03/14 16:09:58    817s] #CELL_VIEW fullchip,init has no DRC violation.
[03/14 16:09:58    817s] #Total number of DRC violations = 0
[03/14 16:09:58    817s] #Total number of net violated process antenna rule = 0
[03/14 16:09:58    817s] #Post Route wire spread is done.
[03/14 16:09:58    817s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/14 16:09:58    817s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:09:58    817s] #Total wire length = 463590 um.
[03/14 16:09:58    817s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M2 = 150908 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M3 = 188767 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M4 = 97150 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:09:58    817s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:09:58    817s] #Total number of vias = 178755
[03/14 16:09:58    817s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:09:58    817s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:09:58    817s] #Up-Via Summary (total 178755):
[03/14 16:09:58    817s] #                   single-cut          multi-cut      Total
[03/14 16:09:58    817s] #-----------------------------------------------------------
[03/14 16:09:58    817s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:09:58    817s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:09:58    817s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:09:58    817s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:09:58    817s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:09:58    817s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:09:58    817s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:09:58    817s] #-----------------------------------------------------------
[03/14 16:09:58    817s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:09:58    817s] #
[03/14 16:09:58    817s] #detailRoute Statistics:
[03/14 16:09:58    817s] #Cpu time = 00:01:15
[03/14 16:09:58    817s] #Elapsed time = 00:01:15
[03/14 16:09:58    817s] #Increased memory = -64.48 (MB)
[03/14 16:09:58    817s] #Total memory = 1426.09 (MB)
[03/14 16:09:58    817s] #Peak memory = 1676.98 (MB)
[03/14 16:09:58    817s] #Skip updating routing design signature in db-snapshot flow
[03/14 16:09:58    817s] ### Time Record (DB Export) is installed.
[03/14 16:09:59    818s] ### Time Record (DB Export) is uninstalled.
[03/14 16:09:59    818s] ### Time Record (Post Callback) is installed.
[03/14 16:09:59    818s] ### Time Record (Post Callback) is uninstalled.
[03/14 16:09:59    818s] #
[03/14 16:09:59    818s] #globalDetailRoute statistics:
[03/14 16:09:59    818s] #Cpu time = 00:01:27
[03/14 16:09:59    818s] #Elapsed time = 00:01:27
[03/14 16:09:59    818s] #Increased memory = -97.41 (MB)
[03/14 16:09:59    818s] #Total memory = 1390.57 (MB)
[03/14 16:09:59    818s] #Peak memory = 1676.98 (MB)
[03/14 16:09:59    818s] #Number of warnings = 21
[03/14 16:09:59    818s] #Total number of warnings = 24
[03/14 16:09:59    818s] #Number of fails = 0
[03/14 16:09:59    818s] #Total number of fails = 0
[03/14 16:09:59    818s] #Complete globalDetailRoute on Tue Mar 14 16:09:59 2023
[03/14 16:09:59    818s] #
[03/14 16:09:59    818s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 16:09:59    818s] ### 
[03/14 16:09:59    818s] ###   Scalability Statistics
[03/14 16:09:59    818s] ### 
[03/14 16:09:59    818s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:09:59    818s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/14 16:09:59    818s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:09:59    818s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 16:09:59    818s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 16:09:59    818s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/14 16:09:59    818s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:09:59    818s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:09:59    818s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[03/14 16:09:59    818s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 16:09:59    818s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/14 16:09:59    818s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[03/14 16:09:59    818s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.0|
[03/14 16:09:59    818s] ###   Detail Routing                |        00:01:06|        00:01:06|             1.0|
[03/14 16:09:59    818s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/14 16:09:59    818s] ###   Post Route Wire Spreading     |        00:00:06|        00:00:06|             1.0|
[03/14 16:09:59    818s] ###   Entire Command                |        00:01:27|        00:01:27|             1.0|
[03/14 16:09:59    818s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:09:59    818s] ### 
[03/14 16:09:59    818s] **optDesign ... cpu = 0:05:04, real = 0:05:05, mem = 1347.4M, totSessionCpu=0:13:39 **
[03/14 16:09:59    818s] -routeWithEco false                       # bool, default=false
[03/14 16:09:59    818s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:09:59    818s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:09:59    818s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:09:59    818s] New Signature Flow (restoreNanoRouteOptions) ....
[03/14 16:09:59    818s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:09:59    818s] Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:09:59    818s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:09:59    818s] RC Extraction called in multi-corner(2) mode.
[03/14 16:09:59    818s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:09:59    819s] Process corner(s) are loaded.
[03/14 16:09:59    819s]  Corner: Cmax
[03/14 16:09:59    819s]  Corner: Cmin
[03/14 16:09:59    819s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:09:59    819s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:09:59    819s]       RC Corner Indexes            0       1   
[03/14 16:09:59    819s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:09:59    819s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:09:59    819s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:09:59    819s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:09:59    819s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:09:59    819s] Shrink Factor                : 1.00000
[03/14 16:10:00    819s] LayerId::1 widthSet size::4
[03/14 16:10:00    819s] LayerId::2 widthSet size::4
[03/14 16:10:00    819s] LayerId::3 widthSet size::4
[03/14 16:10:00    819s] LayerId::4 widthSet size::4
[03/14 16:10:00    819s] LayerId::5 widthSet size::4
[03/14 16:10:00    819s] LayerId::6 widthSet size::4
[03/14 16:10:00    819s] LayerId::7 widthSet size::4
[03/14 16:10:00    819s] LayerId::8 widthSet size::4
[03/14 16:10:00    819s] Initializing multi-corner capacitance tables ... 
[03/14 16:10:00    819s] Initializing multi-corner resistance tables ...
[03/14 16:10:00    819s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:10:00    819s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1779.7M)
[03/14 16:10:00    819s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:10:01    820s] Extracted 10.0004% (CPU Time= 0:00:00.8  MEM= 1845.3M)
[03/14 16:10:01    820s] Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1845.3M)
[03/14 16:10:01    820s] Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1845.3M)
[03/14 16:10:01    820s] Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1845.3M)
[03/14 16:10:01    821s] Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 1845.3M)
[03/14 16:10:01    821s] Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1845.3M)
[03/14 16:10:02    821s] Extracted 70.0007% (CPU Time= 0:00:02.1  MEM= 1845.3M)
[03/14 16:10:02    821s] Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 1849.3M)
[03/14 16:10:03    822s] Extracted 90.0008% (CPU Time= 0:00:02.9  MEM= 1849.3M)
[03/14 16:10:04    823s] Extracted 100% (CPU Time= 0:00:04.1  MEM= 1849.3M)
[03/14 16:10:04    823s] Number of Extracted Resistors     : 457409
[03/14 16:10:04    823s] Number of Extracted Ground Cap.   : 453627
[03/14 16:10:04    823s] Number of Extracted Coupling Cap. : 715624
[03/14 16:10:04    823s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1818.020M)
[03/14 16:10:04    823s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:10:04    823s]  Corner: Cmax
[03/14 16:10:04    823s]  Corner: Cmin
[03/14 16:10:04    823s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1818.0M)
[03/14 16:10:04    823s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:10:04    824s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27454 access done (mem: 1818.020M)
[03/14 16:10:05    824s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1818.020M)
[03/14 16:10:05    824s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1818.020M)
[03/14 16:10:05    824s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:10:05    825s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1818.020M)
[03/14 16:10:05    825s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1818.020M)
[03/14 16:10:05    825s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1818.020M)
[03/14 16:10:05    825s] **optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1345.0M, totSessionCpu=0:13:45 **
[03/14 16:10:05    825s] Starting delay calculation for Setup views
[03/14 16:10:05    825s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:10:06    825s] #################################################################################
[03/14 16:10:06    825s] # Design Stage: PostRoute
[03/14 16:10:06    825s] # Design Name: fullchip
[03/14 16:10:06    825s] # Design Mode: 65nm
[03/14 16:10:06    825s] # Analysis Mode: MMMC OCV 
[03/14 16:10:06    825s] # Parasitics Mode: SPEF/RCDB
[03/14 16:10:06    825s] # Signoff Settings: SI On 
[03/14 16:10:06    825s] #################################################################################
[03/14 16:10:06    826s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:10:06    826s] Setting infinite Tws ...
[03/14 16:10:06    826s] First Iteration Infinite Tw... 
[03/14 16:10:06    826s] Calculate early delays in OCV mode...
[03/14 16:10:06    826s] Calculate late delays in OCV mode...
[03/14 16:10:06    826s] Topological Sorting (REAL = 0:00:00.0, MEM = 1782.6M, InitMEM = 1778.6M)
[03/14 16:10:06    826s] Start delay calculation (fullDC) (1 T). (MEM=1782.58)
[03/14 16:10:07    826s] LayerId::1 widthSet size::4
[03/14 16:10:07    826s] LayerId::2 widthSet size::4
[03/14 16:10:07    826s] LayerId::3 widthSet size::4
[03/14 16:10:07    826s] LayerId::4 widthSet size::4
[03/14 16:10:07    826s] LayerId::5 widthSet size::4
[03/14 16:10:07    826s] LayerId::6 widthSet size::4
[03/14 16:10:07    826s] LayerId::7 widthSet size::4
[03/14 16:10:07    826s] LayerId::8 widthSet size::4
[03/14 16:10:07    826s] Initializing multi-corner capacitance tables ... 
[03/14 16:10:07    826s] Initializing multi-corner resistance tables ...
[03/14 16:10:07    827s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:10:07    827s] End AAE Lib Interpolated Model. (MEM=1794.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:07    827s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1794.191M)
[03/14 16:10:07    827s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1794.2M)
[03/14 16:10:14    834s] Total number of fetched objects 27476
[03/14 16:10:14    834s] AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
[03/14 16:10:14    834s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:10:14    834s] End delay calculation. (MEM=1841.88 CPU=0:00:06.7 REAL=0:00:06.0)
[03/14 16:10:14    834s] End delay calculation (fullDC). (MEM=1841.88 CPU=0:00:08.0 REAL=0:00:08.0)
[03/14 16:10:14    834s] *** CDM Built up (cpu=0:00:09.0  real=0:00:08.0  mem= 1841.9M) ***
[03/14 16:10:16    836s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1841.9M)
[03/14 16:10:16    836s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:10:16    836s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1841.9M)
[03/14 16:10:16    836s] Starting SI iteration 2
[03/14 16:10:16    836s] Calculate early delays in OCV mode...
[03/14 16:10:16    836s] Calculate late delays in OCV mode...
[03/14 16:10:16    836s] Start delay calculation (fullDC) (1 T). (MEM=1802.99)
[03/14 16:10:17    836s] End AAE Lib Interpolated Model. (MEM=1802.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:18    838s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:10:18    838s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
[03/14 16:10:18    838s] Total number of fetched objects 27476
[03/14 16:10:18    838s] AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
[03/14 16:10:18    838s] End delay calculation. (MEM=1809.14 CPU=0:00:01.8 REAL=0:00:01.0)
[03/14 16:10:18    838s] End delay calculation (fullDC). (MEM=1809.14 CPU=0:00:02.0 REAL=0:00:02.0)
[03/14 16:10:18    838s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1809.1M) ***
[03/14 16:10:20    840s] *** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:14:01 mem=1809.1M)
[03/14 16:10:20    840s] End AAE Lib Interpolated Model. (MEM=1809.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:21    840s] ** Profile ** Start :  cpu=0:00:00.0, mem=1809.1M
[03/14 16:10:21    840s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1809.1M
[03/14 16:10:21    840s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.083, MEM:1809.1M
[03/14 16:10:21    840s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1809.1M
[03/14 16:10:21    841s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1809.1M
[03/14 16:10:22    841s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1824.4M
[03/14 16:10:22    841s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.167 | -37.134 | -13.033 |
|    Violating Paths:|  1196   |  1100   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1824.4M
[03/14 16:10:22    841s] **optDesign ... cpu = 0:05:27, real = 0:05:28, mem = 1421.6M, totSessionCpu=0:14:02 **
[03/14 16:10:22    841s] **optDesign ... cpu = 0:05:27, real = 0:05:28, mem = 1421.6M, totSessionCpu=0:14:02 **
[03/14 16:10:22    841s] Executing marking Critical Nets1
[03/14 16:10:22    841s] *** Timing NOT met, worst failing slack is -0.296
[03/14 16:10:22    841s] *** Check timing (0:00:00.0)
[03/14 16:10:22    841s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/14 16:10:22    841s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/14 16:10:22    841s] Info: 195 clock nets excluded from IPO operation.
[03/14 16:10:22    841s] End AAE Lib Interpolated Model. (MEM=1786.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:22    842s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:02.0/0:24:58.2 (0.6), mem = 1786.4M
[03/14 16:10:22    842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.6
[03/14 16:10:22    842s] (I,S,L,T): WC_VIEW: 78.3105, 22.8923, 1.04369, 102.247
[03/14 16:10:22    842s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:10:22    842s] ### Creating PhyDesignMc. totSessionCpu=0:14:02 mem=1786.4M
[03/14 16:10:22    842s] OPERPROF: Starting DPlace-Init at level 1, MEM:1786.4M
[03/14 16:10:22    842s] z: 2, totalTracks: 1
[03/14 16:10:22    842s] z: 4, totalTracks: 1
[03/14 16:10:22    842s] z: 6, totalTracks: 1
[03/14 16:10:22    842s] z: 8, totalTracks: 1
[03/14 16:10:22    842s] #spOpts: N=65 mergeVia=F 
[03/14 16:10:22    842s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1786.4M
[03/14 16:10:22    842s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1786.4M
[03/14 16:10:22    842s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1786.4MB).
[03/14 16:10:22    842s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.117, MEM:1786.4M
[03/14 16:10:22    842s] TotalInstCnt at PhyDesignMc Initialization: 26,293
[03/14 16:10:22    842s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:02 mem=1786.4M
[03/14 16:10:22    842s] ### Creating RouteCongInterface, started
[03/14 16:10:22    842s] ### Creating RouteCongInterface, finished
[03/14 16:10:28    847s] *info: 195 clock nets excluded
[03/14 16:10:28    847s] *info: 2 special nets excluded.
[03/14 16:10:28    847s] *info: 115 no-driver nets excluded.
[03/14 16:10:31    850s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9026.3
[03/14 16:10:31    850s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 16:10:31    851s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -50.165 Density 61.40
[03/14 16:10:31    851s] Optimizer TNS Opt
[03/14 16:10:31    851s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.132|
|HEPG      |-0.082|-37.132|
|All Paths |-0.296|-50.165|
+----------+------+-------+

[03/14 16:10:31    851s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1869.8M
[03/14 16:10:31    851s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1869.8M
[03/14 16:10:31    851s] Active Path Group: reg2reg  
[03/14 16:10:31    851s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:10:31    851s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:10:31    851s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:10:31    851s] |  -0.082|   -0.296| -37.132|  -50.165|    61.40%|   0:00:00.0| 1885.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:10:31    851s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:10:32    852s] |  -0.082|   -0.296| -37.132|  -50.165|    61.40%|   0:00:01.0| 1904.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:10:32    852s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:10:32    852s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1904.9M) ***
[03/14 16:10:32    852s]   Timing Snapshot: (TGT)
[03/14 16:10:32    852s]      Weighted WNS: -0.103
[03/14 16:10:32    852s]       All  PG WNS: -0.297
[03/14 16:10:32    852s]       High PG WNS: -0.082
[03/14 16:10:32    852s]       All  PG TNS: -50.165
[03/14 16:10:32    852s]       High PG TNS: -37.132
[03/14 16:10:32    852s]    Category Slack: { [L, -0.297] [H, -0.082] }
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] Checking setup slack degradation ...
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] Recovery Manager:
[03/14 16:10:32    852s]   Low  Effort WNS Jump: 0.000 (REF: -0.298, TGT: -0.297, Threshold: 0.145) - Skip
[03/14 16:10:32    852s]   High Effort WNS Jump: 0.009 (REF: -0.072, TGT: -0.082, Threshold: 0.073) - Skip
[03/14 16:10:32    852s]   Low  Effort TNS Jump: 0.000 (REF: -51.084, TGT: -50.165, Threshold: 50.000) - Skip
[03/14 16:10:32    852s]   High Effort TNS Jump: 0.000 (REF: -37.655, TGT: -37.132, Threshold: 25.000) - Skip
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1904.9M) ***
[03/14 16:10:32    852s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.132|
|HEPG      |-0.082|-37.132|
|All Paths |-0.296|-50.165|
+----------+------+-------+

[03/14 16:10:32    852s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.132|
|HEPG      |-0.082|-37.132|
|All Paths |-0.296|-50.165|
+----------+------+-------+

[03/14 16:10:32    852s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:10:32    852s] Layer 3 has 195 constrained nets 
[03/14 16:10:32    852s] Layer 7 has 30 constrained nets 
[03/14 16:10:32    852s] **** End NDR-Layer Usage Statistics ****
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=1904.9M) ***
[03/14 16:10:32    852s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9026.3
[03/14 16:10:32    852s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1885.8M
[03/14 16:10:32    852s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.094, MEM:1885.8M
[03/14 16:10:32    852s] TotalInstCnt at PhyDesignMc Destruction: 26,293
[03/14 16:10:32    852s] (I,S,L,T): WC_VIEW: 78.3105, 22.8923, 1.04369, 102.247
[03/14 16:10:32    852s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.6
[03/14 16:10:32    852s] *** SetupOpt [finish] : cpu/real = 0:00:10.7/0:00:10.6 (1.0), totSession cpu/real = 0:14:12.7/0:25:08.9 (0.6), mem = 1885.8M
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] =============================================================================================
[03/14 16:10:32    852s]  Step TAT Report for TnsOpt #2
[03/14 16:10:32    852s] =============================================================================================
[03/14 16:10:32    852s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:10:32    852s] ---------------------------------------------------------------------------------------------
[03/14 16:10:32    852s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:10:32    852s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:10:32    852s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:10:32    852s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 16:10:32    852s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:10:32    852s] [ TransformInit          ]      1   0:00:07.2  (  67.9 % )     0:00:07.2 /  0:00:07.3    1.0
[03/14 16:10:32    852s] [ SpefRCNetCheck         ]      1   0:00:00.8  (   7.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:10:32    852s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 16:10:32    852s] [ OptGetWeight           ]      8   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:10:32    852s] [ OptEval                ]      8   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.9
[03/14 16:10:32    852s] [ OptCommit              ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:10:32    852s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:10:32    852s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:10:32    852s] [ SetupOptGetWorkingSet  ]      8   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 16:10:32    852s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:10:32    852s] [ SetupOptSlackGraph     ]      8   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:10:32    852s] [ MISC                   ]          0:00:01.0  (   9.5 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 16:10:32    852s] ---------------------------------------------------------------------------------------------
[03/14 16:10:32    852s]  TnsOpt #2 TOTAL                    0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:10.7    1.0
[03/14 16:10:32    852s] ---------------------------------------------------------------------------------------------
[03/14 16:10:32    852s] 
[03/14 16:10:32    852s] End: GigaOpt Optimization in post-eco TNS mode
[03/14 16:10:32    852s] Running postRoute recovery in postEcoRoute mode
[03/14 16:10:32    852s] **optDesign ... cpu = 0:05:38, real = 0:05:38, mem = 1548.4M, totSessionCpu=0:14:13 **
[03/14 16:10:33    853s]   Timing/DRV Snapshot: (TGT)
[03/14 16:10:33    853s]      Weighted WNS: -0.103
[03/14 16:10:33    853s]       All  PG WNS: -0.297
[03/14 16:10:33    853s]       High PG WNS: -0.082
[03/14 16:10:33    853s]       All  PG TNS: -50.165
[03/14 16:10:33    853s]       High PG TNS: -37.132
[03/14 16:10:33    853s]          Tran DRV: 0
[03/14 16:10:33    853s]           Cap DRV: 0
[03/14 16:10:33    853s]        Fanout DRV: 0
[03/14 16:10:33    853s]            Glitch: 0
[03/14 16:10:33    853s]    Category Slack: { [L, -0.297] [H, -0.082] }
[03/14 16:10:33    853s] 
[03/14 16:10:33    853s] Checking setup slack degradation ...
[03/14 16:10:33    853s] 
[03/14 16:10:33    853s] Recovery Manager:
[03/14 16:10:33    853s]   Low  Effort WNS Jump: 0.000 (REF: -0.298, TGT: -0.297, Threshold: 0.145) - Skip
[03/14 16:10:33    853s]   High Effort WNS Jump: 0.009 (REF: -0.072, TGT: -0.082, Threshold: 0.073) - Skip
[03/14 16:10:33    853s]   Low  Effort TNS Jump: 0.000 (REF: -51.084, TGT: -50.165, Threshold: 50.000) - Skip
[03/14 16:10:33    853s]   High Effort TNS Jump: 0.000 (REF: -37.655, TGT: -37.132, Threshold: 25.000) - Skip
[03/14 16:10:33    853s] 
[03/14 16:10:33    853s] Checking DRV degradation...
[03/14 16:10:33    853s] 
[03/14 16:10:33    853s] Recovery Manager:
[03/14 16:10:33    853s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:10:33    853s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:10:33    853s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:10:33    853s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:10:33    853s] 
[03/14 16:10:33    853s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/14 16:10:33    853s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1850.80M, totSessionCpu=0:14:13).
[03/14 16:10:33    853s] **optDesign ... cpu = 0:05:39, real = 0:05:39, mem = 1548.5M, totSessionCpu=0:14:13 **
[03/14 16:10:33    853s] 
[03/14 16:10:33    853s] Latch borrow mode reset to max_borrow
[03/14 16:10:35    854s] <optDesign CMD> Restore Using all VT Cells
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] Begin Power Analysis
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s]              0V	    VSS
[03/14 16:10:35    854s]            0.9V	    VDD
[03/14 16:10:35    854s] Begin Processing Timing Library for Power Calculation
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] Begin Processing Timing Library for Power Calculation
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] Begin Processing Power Net/Grid for Power Calculation
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.68MB/3018.59MB/1632.36MB)
[03/14 16:10:35    854s] 
[03/14 16:10:35    854s] Begin Processing Timing Window Data for Power Calculation
[03/14 16:10:35    854s] 
[03/14 16:10:35    855s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.68MB/3018.59MB/1632.36MB)
[03/14 16:10:35    855s] 
[03/14 16:10:35    855s] Begin Processing User Attributes
[03/14 16:10:35    855s] 
[03/14 16:10:35    855s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.68MB/3018.59MB/1632.36MB)
[03/14 16:10:35    855s] 
[03/14 16:10:35    855s] Begin Processing Signal Activity
[03/14 16:10:35    855s] 
[03/14 16:10:36    856s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1549.20MB/3018.59MB/1632.36MB)
[03/14 16:10:36    856s] 
[03/14 16:10:36    856s] Begin Power Computation
[03/14 16:10:36    856s] 
[03/14 16:10:36    856s]       ----------------------------------------------------------
[03/14 16:10:36    856s]       # of cell(s) missing both power/leakage table: 0
[03/14 16:10:36    856s]       # of cell(s) missing power table: 1
[03/14 16:10:36    856s]       # of cell(s) missing leakage table: 0
[03/14 16:10:36    856s]       # of MSMV cell(s) missing power_level: 0
[03/14 16:10:36    856s]       ----------------------------------------------------------
[03/14 16:10:36    856s] CellName                                  Missing Table(s)
[03/14 16:10:36    856s] TIEL                                      internal power, 
[03/14 16:10:36    856s] 
[03/14 16:10:36    856s] 
[03/14 16:10:38    858s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)
[03/14 16:10:38    858s] 
[03/14 16:10:38    858s] Begin Processing User Attributes
[03/14 16:10:38    858s] 
[03/14 16:10:38    858s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)
[03/14 16:10:38    858s] 
[03/14 16:10:38    858s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)
[03/14 16:10:38    858s] 
[03/14 16:10:38    858s] *



[03/14 16:10:38    858s] Total Power
[03/14 16:10:38    858s] -----------------------------------------------------------------------------------------
[03/14 16:10:38    858s] Total Internal Power:       81.85409693 	   71.3112%
[03/14 16:10:38    858s] Total Switching Power:      31.83022990 	   27.7305%
[03/14 16:10:38    858s] Total Leakage Power:         1.09998650 	    0.9583%
[03/14 16:10:38    858s] Total Power:               114.78431339
[03/14 16:10:38    858s] -----------------------------------------------------------------------------------------
[03/14 16:10:38    858s] Processing average sequential pin duty cycle 
[03/14 16:10:38    858s] **optDesign ... cpu = 0:05:44, real = 0:05:44, mem = 1542.7M, totSessionCpu=0:14:19 **
[03/14 16:10:38    858s] cleaningup cpe interface
[03/14 16:10:38    858s] Reported timing to dir ./timingReports
[03/14 16:10:38    858s] **optDesign ... cpu = 0:05:44, real = 0:05:44, mem = 1533.1M, totSessionCpu=0:14:19 **
[03/14 16:10:38    858s] End AAE Lib Interpolated Model. (MEM=1853.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:38    858s] Begin: glitch net info
[03/14 16:10:39    858s] glitch slack range: number of glitch nets
[03/14 16:10:39    858s] glitch slack < -0.32 : 0
[03/14 16:10:39    858s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:10:39    858s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:10:39    858s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:10:39    858s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:10:39    858s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:10:39    858s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:10:39    858s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:10:39    858s] -0.04 < glitch slack : 0
[03/14 16:10:39    858s] End: glitch net info
[03/14 16:10:39    858s] ** Profile ** Start :  cpu=0:00:00.0, mem=1853.1M
[03/14 16:10:39    858s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1853.1M
[03/14 16:10:39    858s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:1853.1M
[03/14 16:10:39    858s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1853.1M
[03/14 16:10:39    858s] End AAE Lib Interpolated Model. (MEM=1853.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:39    859s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 16:10:39    859s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 16:10:39    859s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[03/14 16:10:39    859s] Starting delay calculation for Hold views
[03/14 16:10:39    859s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:10:39    859s] #################################################################################
[03/14 16:10:39    859s] # Design Stage: PostRoute
[03/14 16:10:39    859s] # Design Name: fullchip
[03/14 16:10:39    859s] # Design Mode: 65nm
[03/14 16:10:39    859s] # Analysis Mode: MMMC OCV 
[03/14 16:10:39    859s] # Parasitics Mode: SPEF/RCDB
[03/14 16:10:39    859s] # Signoff Settings: SI On 
[03/14 16:10:39    859s] #################################################################################
[03/14 16:10:39    859s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:10:39    859s] Setting infinite Tws ...
[03/14 16:10:39    859s] First Iteration Infinite Tw... 
[03/14 16:10:39    859s] Calculate late delays in OCV mode...
[03/14 16:10:39    859s] Calculate early delays in OCV mode...
[03/14 16:10:39    859s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/14 16:10:39    859s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/14 16:10:39    859s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 16:10:39    859s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:39    859s] Total number of fetched objects 27476
[03/14 16:10:39    859s] AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
[03/14 16:10:39    859s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:10:39    859s] End delay calculation. (MEM=0 CPU=0:00:06.4 REAL=0:00:06.0)
[03/14 16:10:39    859s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
[03/14 16:10:39    859s] *** CDM Built up (cpu=0:00:07.6  real=0:00:07.0  mem= 0.0M) ***
[03/14 16:10:39    859s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/14 16:10:39    859s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:10:39    859s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/14 16:10:39    859s] Starting SI iteration 2
[03/14 16:10:39    859s] Calculate late delays in OCV mode...
[03/14 16:10:39    859s] Calculate early delays in OCV mode...
[03/14 16:10:39    859s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/14 16:10:39    859s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:10:39    859s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:10:39    859s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27476. 
[03/14 16:10:39    859s] Total number of fetched objects 27476
[03/14 16:10:39    859s] AAE_INFO-618: Total number of nets in the design is 27569,  3.5 percent of the nets selected for SI analysis
[03/14 16:10:39    859s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[03/14 16:10:39    859s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[03/14 16:10:39    859s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[03/14 16:10:39    859s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:00:36.5 mem=0.0M)
[03/14 16:10:39    859s] ** Profile ** Overall slacks :  cpu=0:00:12.7, mem=0.0M
[03/14 16:10:39    859s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/14 16:10:39    859s] *** QThread HoldRpt [finish] : cpu/real = 0:00:14.3/0:00:14.2 (1.0), mem = 0.0M
[03/14 16:10:39    859s] 
[03/14 16:10:39    859s] =============================================================================================
[03/14 16:10:39    859s]  Step TAT Report for QThreadWorker #1
[03/14 16:10:39    859s] =============================================================================================
[03/14 16:10:39    859s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:10:39    859s] ---------------------------------------------------------------------------------------------
[03/14 16:10:39    859s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:10:39    859s] [ TimingUpdate           ]      1   0:00:01.5  (  10.2 % )     0:00:12.2 /  0:00:12.3    1.0
[03/14 16:10:39    859s] [ FullDelayCalc          ]      1   0:00:10.8  (  75.9 % )     0:00:10.8 /  0:00:10.8    1.0
[03/14 16:10:39    859s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:10:39    859s] [ GenerateReports        ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:10:39    859s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:10:39    859s] [ MISC                   ]          0:00:01.2  (   8.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 16:10:39    859s] ---------------------------------------------------------------------------------------------
[03/14 16:10:39    859s]  QThreadWorker #1 TOTAL             0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:14.3    1.0
[03/14 16:10:39    859s] ---------------------------------------------------------------------------------------------
[03/14 16:10:39    859s] 
[03/14 16:10:53    872s]  
_______________________________________________________________________
[03/14 16:10:54    872s] ** Profile ** Overall slacks :  cpu=0:00:13.6, mem=1863.1M
[03/14 16:10:54    872s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=1855.1M
[03/14 16:10:56    873s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1853.1M
[03/14 16:10:56    873s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.167 | -37.134 | -13.033 |
|    Violating Paths:|  1196   |  1100   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1853.1M
[03/14 16:10:56    873s] *** Final Summary (holdfix) CPU=0:00:15.0, REAL=0:00:17.0, MEM=1853.1M
[03/14 16:10:56    873s] **optDesign ... cpu = 0:05:59, real = 0:06:02, mem = 1525.4M, totSessionCpu=0:14:34 **
[03/14 16:10:56    873s]  ReSet Options after AAE Based Opt flow 
[03/14 16:10:56    873s] *** Finished optDesign ***
[03/14 16:10:56    873s] cleaningup cpe interface
[03/14 16:10:56    873s] cleaningup cpe interface
[03/14 16:10:56    873s] Info: pop threads available for lower-level modules during optimization.
[03/14 16:10:56    873s] Deleting Lib Analyzer.
[03/14 16:10:56    873s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1853.1M)
[03/14 16:10:56    873s] Info: Destroy the CCOpt slew target map.
[03/14 16:10:56    873s] clean pInstBBox. size 0
[03/14 16:10:56    874s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 16:10:56    874s] All LLGs are deleted
[03/14 16:10:56    874s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1853.1M
[03/14 16:10:56    874s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1850.9M
[03/14 16:10:56    874s] 
[03/14 16:10:56    874s] =============================================================================================
[03/14 16:10:56    874s]  Final TAT Report for optDesign
[03/14 16:10:56    874s] =============================================================================================
[03/14 16:10:56    874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:10:56    874s] ---------------------------------------------------------------------------------------------
[03/14 16:10:56    874s] [ WnsOpt                 ]      1   0:00:53.6  (  14.8 % )     0:01:03.9 /  0:01:04.0    1.0
[03/14 16:10:56    874s] [ TnsOpt                 ]      2   0:00:38.1  (  10.5 % )     0:00:45.6 /  0:00:45.7    1.0
[03/14 16:10:56    874s] [ DrvOpt                 ]      1   0:00:07.5  (   2.1 % )     0:00:07.5 /  0:00:07.5    1.0
[03/14 16:10:56    874s] [ HoldOpt                ]      1   0:00:07.7  (   2.1 % )     0:00:26.5 /  0:00:25.5    1.0
[03/14 16:10:56    874s] [ ClockDrv               ]      1   0:00:03.8  (   1.1 % )     0:00:03.8 /  0:00:03.8    1.0
[03/14 16:10:56    874s] [ SkewClock              ]      4   0:00:17.9  (   4.9 % )     0:00:17.9 /  0:00:17.9    1.0
[03/14 16:10:56    874s] [ PowerOpt               ]      1   0:00:12.9  (   3.6 % )     0:00:12.9 /  0:00:13.0    1.0
[03/14 16:10:56    874s] [ ViewPruning            ]     14   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[03/14 16:10:56    874s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:10:56    874s] [ RefinePlace            ]      5   0:00:04.4  (   1.2 % )     0:00:04.4 /  0:00:04.4    1.0
[03/14 16:10:56    874s] [ LayerAssignment        ]      2   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 16:10:56    874s] [ EcoRoute               ]      1   0:01:27.4  (  24.2 % )     0:01:27.4 /  0:01:27.5    1.0
[03/14 16:10:56    874s] [ ExtractRC              ]      2   0:00:11.3  (   3.1 % )     0:00:11.3 /  0:00:12.2    1.1
[03/14 16:10:56    874s] [ TimingUpdate           ]     18   0:00:06.7  (   1.9 % )     0:00:32.1 /  0:00:32.3    1.0
[03/14 16:10:56    874s] [ FullDelayCalc          ]      2   0:00:25.3  (   7.0 % )     0:00:25.4 /  0:00:25.6    1.0
[03/14 16:10:56    874s] [ QThreadMaster          ]      3   0:00:38.7  (  10.7 % )     0:00:38.7 /  0:00:36.2    0.9
[03/14 16:10:56    874s] [ OptSummaryReport       ]      9   0:00:01.0  (   0.3 % )     0:00:23.7 /  0:00:21.5    0.9
[03/14 16:10:56    874s] [ TimingReport           ]      9   0:00:03.8  (   1.0 % )     0:00:03.8 /  0:00:03.8    1.0
[03/14 16:10:56    874s] [ DrvReport              ]      7   0:00:04.6  (   1.3 % )     0:00:04.6 /  0:00:03.6    0.8
[03/14 16:10:56    874s] [ PowerReport            ]      3   0:00:11.6  (   3.2 % )     0:00:11.6 /  0:00:11.6    1.0
[03/14 16:10:56    874s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:10:56    874s] [ PropagateActivity      ]      1   0:00:05.0  (   1.4 % )     0:00:05.0 /  0:00:05.0    1.0
[03/14 16:10:56    874s] [ MISC                   ]          0:00:17.9  (   5.0 % )     0:00:17.9 /  0:00:17.8    1.0
[03/14 16:10:56    874s] ---------------------------------------------------------------------------------------------
[03/14 16:10:56    874s]  optDesign TOTAL                    0:06:01.0  ( 100.0 % )     0:06:01.0 /  0:05:58.7    1.0
[03/14 16:10:56    874s] ---------------------------------------------------------------------------------------------
[03/14 16:10:56    874s] 
[03/14 16:10:56    874s] Deleting Cell Server ...
[03/14 16:10:56    874s] <CMD> optDesign -postRoute -drv
[03/14 16:10:56    874s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1387.5M, totSessionCpu=0:14:34 **
[03/14 16:10:56    874s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 16:10:56    874s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/14 16:10:57    874s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 16:10:57    874s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:10:57    874s] Summary for sequential cells identification: 
[03/14 16:10:57    874s]   Identified SBFF number: 199
[03/14 16:10:57    874s]   Identified MBFF number: 0
[03/14 16:10:57    874s]   Identified SB Latch number: 0
[03/14 16:10:57    874s]   Identified MB Latch number: 0
[03/14 16:10:57    874s]   Not identified SBFF number: 0
[03/14 16:10:57    874s]   Not identified MBFF number: 0
[03/14 16:10:57    874s]   Not identified SB Latch number: 0
[03/14 16:10:57    874s]   Not identified MB Latch number: 0
[03/14 16:10:57    874s]   Number of sequential cells which are not FFs: 104
[03/14 16:10:57    874s]  Visiting view : WC_VIEW
[03/14 16:10:57    874s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 16:10:57    874s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:10:57    874s]  Visiting view : BC_VIEW
[03/14 16:10:57    874s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 16:10:57    874s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:10:57    874s]  Setting StdDelay to 14.50
[03/14 16:10:57    874s] Creating Cell Server, finished. 
[03/14 16:10:57    874s] 
[03/14 16:10:57    874s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 16:10:57    874s] GigaOpt running with 1 threads.
[03/14 16:10:57    874s] Info: 1 threads available for lower-level modules during optimization.
[03/14 16:10:57    874s] OPERPROF: Starting DPlace-Init at level 1, MEM:1800.9M
[03/14 16:10:57    874s] z: 2, totalTracks: 1
[03/14 16:10:57    874s] z: 4, totalTracks: 1
[03/14 16:10:57    874s] z: 6, totalTracks: 1
[03/14 16:10:57    874s] z: 8, totalTracks: 1
[03/14 16:10:57    874s] #spOpts: N=65 mergeVia=F 
[03/14 16:10:57    874s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1800.9M
[03/14 16:10:57    874s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1800.9M
[03/14 16:10:57    874s] Core basic site is core
[03/14 16:10:57    874s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 16:10:57    874s] SiteArray: use 2,285,568 bytes
[03/14 16:10:57    874s] SiteArray: current memory after site array memory allocation 1803.1M
[03/14 16:10:57    874s] SiteArray: FP blocked sites are writable
[03/14 16:10:57    874s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 16:10:57    874s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1803.1M
[03/14 16:10:57    874s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 16:10:57    874s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:1803.1M
[03/14 16:10:57    874s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.088, MEM:1803.1M
[03/14 16:10:57    874s] OPERPROF:     Starting CMU at level 3, MEM:1803.1M
[03/14 16:10:57    874s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1803.1M
[03/14 16:10:57    874s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:1803.1M
[03/14 16:10:57    874s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1803.1MB).
[03/14 16:10:57    874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.146, MEM:1803.1M
[03/14 16:10:57    874s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:10:57    874s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 16:10:57    874s] 	Cell FILL1_LL, site bcore.
[03/14 16:10:57    874s] 	Cell FILL_NW_HH, site bcore.
[03/14 16:10:57    874s] 	Cell FILL_NW_LL, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHCD1, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHCD2, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHCD4, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHCD8, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHD1, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHD2, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHD4, site bcore.
[03/14 16:10:57    874s] 	Cell LVLLHD8, site bcore.
[03/14 16:10:57    874s] .
[03/14 16:10:57    874s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1803.1M
[03/14 16:10:57    874s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.097, MEM:1803.1M
[03/14 16:10:57    874s] 
[03/14 16:10:57    874s] Creating Lib Analyzer ...
[03/14 16:10:57    874s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:10:57    874s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:10:57    874s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:10:57    874s] 
[03/14 16:10:58    875s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:36 mem=1809.1M
[03/14 16:10:58    875s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:36 mem=1809.1M
[03/14 16:10:58    875s] Creating Lib Analyzer, finished. 
[03/14 16:10:58    876s] Effort level <high> specified for reg2reg path_group
[03/14 16:11:00    878s]              0V	    VSS
[03/14 16:11:00    878s]            0.9V	    VDD
[03/14 16:11:02    879s] Processing average sequential pin duty cycle 
[03/14 16:11:02    879s] Processing average sequential pin duty cycle 
[03/14 16:11:02    879s] Initializing cpe interface
[03/14 16:11:03    881s] Processing average sequential pin duty cycle 
[03/14 16:11:06    884s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1459.3M, totSessionCpu=0:14:44 **
[03/14 16:11:06    884s] Existing Dirty Nets : 0
[03/14 16:11:06    884s] New Signature Flow (optDesignCheckOptions) ....
[03/14 16:11:06    884s] #Taking db snapshot
[03/14 16:11:06    884s] #Taking db snapshot ... done
[03/14 16:11:06    884s] OPERPROF: Starting checkPlace at level 1, MEM:1843.7M
[03/14 16:11:06    884s] z: 2, totalTracks: 1
[03/14 16:11:06    884s] z: 4, totalTracks: 1
[03/14 16:11:06    884s] z: 6, totalTracks: 1
[03/14 16:11:06    884s] z: 8, totalTracks: 1
[03/14 16:11:06    884s] #spOpts: N=65 
[03/14 16:11:06    884s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1843.7M
[03/14 16:11:06    884s] Info: 27 insts are soft-fixed.
[03/14 16:11:06    884s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1843.7M
[03/14 16:11:06    884s] Begin checking placement ... (start mem=1843.7M, init mem=1843.7M)
[03/14 16:11:06    884s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1843.7M
[03/14 16:11:06    884s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1843.7M
[03/14 16:11:06    884s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.070, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:1843.7M
[03/14 16:11:07    884s] *info: Placed = 26293          (Fixed = 91)
[03/14 16:11:07    884s] *info: Unplaced = 0           
[03/14 16:11:07    884s] Placement Density:61.38%(123342/200962)
[03/14 16:11:07    884s] Placement Density (including fixed std cells):61.38%(123342/200962)
[03/14 16:11:07    884s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1841.5M
[03/14 16:11:07    884s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1841.5M)
[03/14 16:11:07    884s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.224, MEM:1841.5M
[03/14 16:11:07    884s]  Initial DC engine is -> aae
[03/14 16:11:07    884s]  
[03/14 16:11:07    884s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/14 16:11:07    884s]  
[03/14 16:11:07    884s]  
[03/14 16:11:07    884s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/14 16:11:07    884s]  
[03/14 16:11:07    884s] Reset EOS DB
[03/14 16:11:07    884s] Ignoring AAE DB Resetting ...
[03/14 16:11:07    884s]  Set Options for AAE Based Opt flow 
[03/14 16:11:07    884s] *** optDesign -postRoute ***
[03/14 16:11:07    884s] DRC Margin: user margin 0.0; extra margin 0
[03/14 16:11:07    884s] Setup Target Slack: user slack 0
[03/14 16:11:07    884s] Hold Target Slack: user slack 0
[03/14 16:11:07    884s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 16:11:07    884s] All LLGs are deleted
[03/14 16:11:07    884s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.5M
[03/14 16:11:07    884s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1841.5M
[03/14 16:11:07    884s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.5M
[03/14 16:11:07    884s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1841.5M
[03/14 16:11:07    884s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1843.7M
[03/14 16:11:07    884s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.094, MEM:1843.7M
[03/14 16:11:07    884s] Include MVT Delays for Hold Opt
[03/14 16:11:07    884s] Deleting Cell Server ...
[03/14 16:11:07    884s] Deleting Lib Analyzer.
[03/14 16:11:07    884s] ** INFO : this run is activating 'postRoute' automaton
[03/14 16:11:07    884s] 
[03/14 16:11:07    884s] Power view               = WC_VIEW
[03/14 16:11:07    884s] Number of VT partitions  = 2
[03/14 16:11:07    884s] Standard cells in design = 811
[03/14 16:11:07    884s] Instances in design      = 26293
[03/14 16:11:07    884s] 
[03/14 16:11:07    884s] Instance distribution across the VT partitions:
[03/14 16:11:07    884s] 
[03/14 16:11:07    884s]  LVT : inst = 10244 (39.0%), cells = 335 (41.31%)
[03/14 16:11:07    884s]    Lib tcbn65gpluswc        : inst = 10244 (39.0%)
[03/14 16:11:07    884s] 
[03/14 16:11:07    884s]  HVT : inst = 16049 (61.0%), cells = 461 (56.84%)
[03/14 16:11:07    884s]    Lib tcbn65gpluswc        : inst = 16049 (61.0%)
[03/14 16:11:07    884s] 
[03/14 16:11:07    884s] Reporting took 0 sec
[03/14 16:11:07    884s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1843.7M)
[03/14 16:11:07    884s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 81972 access done (mem: 1843.703M)
[03/14 16:11:07    884s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:11:07    884s] Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:11:07    884s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:11:07    884s] RC Extraction called in multi-corner(2) mode.
[03/14 16:11:07    884s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:11:07    884s] Process corner(s) are loaded.
[03/14 16:11:07    884s]  Corner: Cmax
[03/14 16:11:07    884s]  Corner: Cmin
[03/14 16:11:07    884s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:11:07    884s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:11:07    884s]       RC Corner Indexes            0       1   
[03/14 16:11:07    884s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:11:07    884s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:11:07    884s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:11:07    884s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:11:07    884s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:11:07    884s] Shrink Factor                : 1.00000
[03/14 16:11:07    885s] LayerId::1 widthSet size::4
[03/14 16:11:07    885s] LayerId::2 widthSet size::4
[03/14 16:11:07    885s] LayerId::3 widthSet size::4
[03/14 16:11:07    885s] LayerId::4 widthSet size::4
[03/14 16:11:07    885s] LayerId::5 widthSet size::4
[03/14 16:11:07    885s] LayerId::6 widthSet size::4
[03/14 16:11:07    885s] LayerId::7 widthSet size::4
[03/14 16:11:07    885s] LayerId::8 widthSet size::4
[03/14 16:11:07    885s] Initializing multi-corner capacitance tables ... 
[03/14 16:11:07    885s] Initializing multi-corner resistance tables ...
[03/14 16:11:08    885s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:11:08    885s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1835.7M)
[03/14 16:11:08    885s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:11:08    886s] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1901.3M)
[03/14 16:11:08    886s] Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1901.3M)
[03/14 16:11:09    886s] Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1901.3M)
[03/14 16:11:09    886s] Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1901.3M)
[03/14 16:11:09    886s] Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1901.3M)
[03/14 16:11:09    887s] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1901.3M)
[03/14 16:11:09    887s] Extracted 70.0007% (CPU Time= 0:00:02.2  MEM= 1901.3M)
[03/14 16:11:10    887s] Extracted 80.0007% (CPU Time= 0:00:02.6  MEM= 1905.3M)
[03/14 16:11:10    888s] Extracted 90.0008% (CPU Time= 0:00:03.0  MEM= 1905.3M)
[03/14 16:11:11    889s] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1905.3M)
[03/14 16:11:12    889s] Number of Extracted Resistors     : 457409
[03/14 16:11:12    889s] Number of Extracted Ground Cap.   : 453627
[03/14 16:11:12    889s] Number of Extracted Coupling Cap. : 715624
[03/14 16:11:12    889s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1874.043M)
[03/14 16:11:12    889s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:11:12    889s]  Corner: Cmax
[03/14 16:11:12    889s]  Corner: Cmin
[03/14 16:11:12    889s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1874.0M)
[03/14 16:11:12    889s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:11:12    890s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27454 access done (mem: 1874.043M)
[03/14 16:11:12    890s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1874.043M)
[03/14 16:11:12    890s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1874.043M)
[03/14 16:11:12    890s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:11:13    891s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1874.043M)
[03/14 16:11:13    891s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1874.043M)
[03/14 16:11:13    891s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1874.043M)
[03/14 16:11:13    891s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1856.316M)
[03/14 16:11:13    891s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1856.3M)
[03/14 16:11:13    891s] LayerId::1 widthSet size::4
[03/14 16:11:13    891s] LayerId::2 widthSet size::4
[03/14 16:11:13    891s] LayerId::3 widthSet size::4
[03/14 16:11:13    891s] LayerId::4 widthSet size::4
[03/14 16:11:13    891s] LayerId::5 widthSet size::4
[03/14 16:11:13    891s] LayerId::6 widthSet size::4
[03/14 16:11:13    891s] LayerId::7 widthSet size::4
[03/14 16:11:13    891s] LayerId::8 widthSet size::4
[03/14 16:11:13    891s] Initializing multi-corner capacitance tables ... 
[03/14 16:11:13    891s] Initializing multi-corner resistance tables ...
[03/14 16:11:13    891s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:11:13    891s] Starting delay calculation for Setup views
[03/14 16:11:13    891s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:11:14    892s] #################################################################################
[03/14 16:11:14    892s] # Design Stage: PostRoute
[03/14 16:11:14    892s] # Design Name: fullchip
[03/14 16:11:14    892s] # Design Mode: 65nm
[03/14 16:11:14    892s] # Analysis Mode: MMMC OCV 
[03/14 16:11:14    892s] # Parasitics Mode: SPEF/RCDB
[03/14 16:11:14    892s] # Signoff Settings: SI On 
[03/14 16:11:14    892s] #################################################################################
[03/14 16:11:15    893s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:11:15    893s] Setting infinite Tws ...
[03/14 16:11:15    893s] First Iteration Infinite Tw... 
[03/14 16:11:15    893s] Calculate early delays in OCV mode...
[03/14 16:11:15    893s] Calculate late delays in OCV mode...
[03/14 16:11:15    893s] Topological Sorting (REAL = 0:00:00.0, MEM = 1854.3M, InitMEM = 1854.3M)
[03/14 16:11:15    893s] Start delay calculation (fullDC) (1 T). (MEM=1854.32)
[03/14 16:11:15    893s] End AAE Lib Interpolated Model. (MEM=1865.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:11:22    900s] Total number of fetched objects 27476
[03/14 16:11:22    900s] AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
[03/14 16:11:22    900s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:11:22    900s] End delay calculation. (MEM=1913.61 CPU=0:00:06.6 REAL=0:00:06.0)
[03/14 16:11:22    900s] End delay calculation (fullDC). (MEM=1913.61 CPU=0:00:07.4 REAL=0:00:07.0)
[03/14 16:11:22    900s] *** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 1913.6M) ***
[03/14 16:11:24    902s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1913.6M)
[03/14 16:11:24    902s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:11:24    902s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1913.6M)
[03/14 16:11:24    902s] Starting SI iteration 2
[03/14 16:11:24    902s] Calculate early delays in OCV mode...
[03/14 16:11:24    902s] Calculate late delays in OCV mode...
[03/14 16:11:24    902s] Start delay calculation (fullDC) (1 T). (MEM=1840.73)
[03/14 16:11:24    902s] End AAE Lib Interpolated Model. (MEM=1840.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:11:26    904s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:11:26    904s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
[03/14 16:11:26    904s] Total number of fetched objects 27476
[03/14 16:11:26    904s] AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
[03/14 16:11:26    904s] End delay calculation. (MEM=1846.88 CPU=0:00:01.8 REAL=0:00:02.0)
[03/14 16:11:26    904s] End delay calculation (fullDC). (MEM=1846.88 CPU=0:00:01.9 REAL=0:00:02.0)
[03/14 16:11:26    904s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1846.9M) ***
[03/14 16:11:28    906s] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:15:06 mem=1846.9M)
[03/14 16:11:28    906s] End AAE Lib Interpolated Model. (MEM=1846.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:11:28    906s] ** Profile ** Start :  cpu=0:00:00.0, mem=1846.9M
[03/14 16:11:28    906s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1846.9M
[03/14 16:11:28    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.084, MEM:1846.9M
[03/14 16:11:28    906s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1846.9M
[03/14 16:11:28    906s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1846.9M
[03/14 16:11:29    907s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1862.1M
[03/14 16:11:29    907s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.167 | -37.134 | -13.033 |
|    Violating Paths:|  1196   |  1100   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1862.1M
[03/14 16:11:29    907s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1453.9M, totSessionCpu=0:15:07 **
[03/14 16:11:29    907s] Setting latch borrow mode to budget during optimization.
[03/14 16:11:31    909s] Info: Done creating the CCOpt slew target map.
[03/14 16:11:31    909s] Glitch fixing enabled
[03/14 16:11:31    909s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:11:31    909s] optDesignOneStep: Power Flow
[03/14 16:11:31    909s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:11:31    909s] Running CCOpt-PRO on entire clock network
[03/14 16:11:31    909s] Net route status summary:
[03/14 16:11:31    909s]   Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:11:31    909s]   Non-clock: 27374 (unrouted=115, trialRouted=0, noStatus=0, routed=27259, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:11:31    909s] Clock tree cells fixed by user: 0 out of 194 (0%)
[03/14 16:11:31    909s] PRO...
[03/14 16:11:31    909s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/14 16:11:31    909s] Initializing clock structures...
[03/14 16:11:31    909s]   Creating own balancer
[03/14 16:11:31    909s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/14 16:11:31    909s]   Removing CTS place status from clock tree and sinks.
[03/14 16:11:31    909s]   Removed CTS place status from 91 clock cells (out of 196 ) and 0 clock sinks (out of 0 ).
[03/14 16:11:31    909s]   Initializing legalizer
[03/14 16:11:31    909s]   Using cell based legalization.
[03/14 16:11:31    909s] OPERPROF: Starting DPlace-Init at level 1, MEM:1833.7M
[03/14 16:11:31    909s] z: 2, totalTracks: 1
[03/14 16:11:31    909s] z: 4, totalTracks: 1
[03/14 16:11:31    909s] z: 6, totalTracks: 1
[03/14 16:11:31    909s] z: 8, totalTracks: 1
[03/14 16:11:31    909s] #spOpts: N=65 mergeVia=F 
[03/14 16:11:31    909s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1833.7M
[03/14 16:11:31    909s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.098, MEM:1833.7M
[03/14 16:11:31    909s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1833.7MB).
[03/14 16:11:31    909s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.133, MEM:1833.7M
[03/14 16:11:31    909s] (I)       Load db... (mem=1833.7M)
[03/14 16:11:31    909s] (I)       Read data from FE... (mem=1833.7M)
[03/14 16:11:31    909s] (I)       Read nodes and places... (mem=1833.7M)
[03/14 16:11:31    909s] (I)       Number of ignored instance 0
[03/14 16:11:31    909s] (I)       Number of inbound cells 0
[03/14 16:11:31    909s] (I)       numMoveCells=26293, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/14 16:11:31    909s] (I)       cell height: 3600, count: 26293
[03/14 16:11:31    909s] (I)       Done Read nodes and places (cpu=0.040s, mem=1840.1M)
[03/14 16:11:31    909s] (I)       Read rows... (mem=1840.1M)
[03/14 16:11:31    909s] (I)       Done Read rows (cpu=0.000s, mem=1840.1M)
[03/14 16:11:31    909s] (I)       Done Read data from FE (cpu=0.040s, mem=1840.1M)
[03/14 16:11:31    909s] (I)       Done Load db (cpu=0.040s, mem=1840.1M)
[03/14 16:11:31    909s] (I)       Constructing placeable region... (mem=1840.1M)
[03/14 16:11:31    909s] (I)       Constructing bin map
[03/14 16:11:31    909s] (I)       Initialize bin information with width=36000 height=36000
[03/14 16:11:31    909s] (I)       Done constructing bin map
[03/14 16:11:31    909s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 16:11:31    909s] (I)       Compute region effective width... (mem=1840.1M)
[03/14 16:11:31    909s] (I)       Done Compute region effective width (cpu=0.000s, mem=1840.1M)
[03/14 16:11:31    909s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1840.1M)
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]   Reconstructing clock tree datastructures...
[03/14 16:11:31    909s]     Validating CTS configuration...
[03/14 16:11:31    909s]     Checking module port directions...
[03/14 16:11:31    909s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 16:11:31    909s]     Non-default CCOpt properties:
[03/14 16:11:31    909s]     adjacent_rows_legal: true (default: false)
[03/14 16:11:31    909s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/14 16:11:31    909s]     cell_density is set for at least one key
[03/14 16:11:31    909s]     cell_halo_rows: 0 (default: 1)
[03/14 16:11:31    909s]     cell_halo_sites: 0 (default: 4)
[03/14 16:11:31    909s]     clock_nets_detailed_routed: 1 (default: false)
[03/14 16:11:31    909s]     cloning_copy_activity: 1 (default: false)
[03/14 16:11:31    909s]     force_design_routing_status: 1 (default: auto)
[03/14 16:11:31    909s]     primary_delay_corner: WC (default: )
[03/14 16:11:31    909s]     route_type is set for at least one key
[03/14 16:11:31    909s]     target_insertion_delay is set for at least one key
[03/14 16:11:31    909s]     target_skew is set for at least one key
[03/14 16:11:31    909s]     target_skew_wire is set for at least one key
[03/14 16:11:31    909s]     update_io_latency: 0 (default: true)
[03/14 16:11:31    909s]     Route type trimming info:
[03/14 16:11:31    909s]       No route type modifications were made.
[03/14 16:11:31    909s] (I)       Initializing Steiner engine. 
[03/14 16:11:31    909s] End AAE Lib Interpolated Model. (MEM=1847.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:11:31    909s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/14 16:11:31    909s]     Original list had 9 cells:
[03/14 16:11:31    909s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:11:31    909s]     Library trimming was not able to trim any cells:
[03/14 16:11:31    909s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:11:31    909s]     Accumulated time to calculate placeable region: 0.01
[03/14 16:11:31    909s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/14 16:11:31    909s]     Original list had 8 cells:
[03/14 16:11:31    909s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:11:31    909s]     Library trimming was not able to trim any cells:
[03/14 16:11:31    909s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:11:31    909s]     Accumulated time to calculate placeable region: 0.01
[03/14 16:11:32    910s]     Clock tree balancer configuration for clock_tree clk:
[03/14 16:11:32    910s]     Non-default CCOpt properties:
[03/14 16:11:32    910s]       cell_density: 1 (default: 0.75)
[03/14 16:11:32    910s]       route_type (leaf): default_route_type_leaf (default: default)
[03/14 16:11:32    910s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 16:11:32    910s]       route_type (top): default_route_type_nonleaf (default: default)
[03/14 16:11:32    910s]     For power domain auto-default:
[03/14 16:11:32    910s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:11:32    910s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:11:32    910s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 16:11:32    910s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
[03/14 16:11:32    910s]     Top Routing info:
[03/14 16:11:32    910s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:11:32    910s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/14 16:11:32    910s]     Trunk Routing info:
[03/14 16:11:32    910s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:11:32    910s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 16:11:32    910s]     Leaf Routing info:
[03/14 16:11:32    910s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:11:32    910s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 16:11:32    910s]     For timing_corner WC:setup, late and power domain auto-default:
[03/14 16:11:32    910s]       Slew time target (leaf):    0.105ns
[03/14 16:11:32    910s]       Slew time target (trunk):   0.105ns
[03/14 16:11:32    910s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/14 16:11:32    910s]       Buffer unit delay: 0.057ns
[03/14 16:11:32    910s]       Buffer max distance: 562.449um
[03/14 16:11:32    910s]     Fastest wire driving cells and distances:
[03/14 16:11:32    910s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 16:11:32    910s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/14 16:11:32    910s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     Logic Sizing Table:
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     ----------------------------------------------------------
[03/14 16:11:32    910s]     Cell    Instance count    Source    Eligible library cells
[03/14 16:11:32    910s]     ----------------------------------------------------------
[03/14 16:11:32    910s]       (empty table)
[03/14 16:11:32    910s]     ----------------------------------------------------------
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     Clock tree balancer configuration for skew_group clk/CON:
[03/14 16:11:32    910s]       Sources:                     pin clk
[03/14 16:11:32    910s]       Total number of sinks:       6512
[03/14 16:11:32    910s]       Delay constrained sinks:     6512
[03/14 16:11:32    910s]       Non-leaf sinks:              0
[03/14 16:11:32    910s]       Ignore pins:                 0
[03/14 16:11:32    910s]      Timing corner WC:setup.late:
[03/14 16:11:32    910s]       Skew target:                 0.057ns
[03/14 16:11:32    910s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:11:32    910s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:11:32    910s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:11:32    910s]     Primary reporting skew groups are:
[03/14 16:11:32    910s]     skew_group clk/CON with 6512 clock sinks
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     Via Selection for Estimated Routes (rule default):
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     --------------------------------------------------------------
[03/14 16:11:32    910s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/14 16:11:32    910s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/14 16:11:32    910s]     --------------------------------------------------------------
[03/14 16:11:32    910s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/14 16:11:32    910s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/14 16:11:32    910s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/14 16:11:32    910s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/14 16:11:32    910s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/14 16:11:32    910s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/14 16:11:32    910s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/14 16:11:32    910s]     --------------------------------------------------------------
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     No ideal or dont_touch nets found in the clock tree
[03/14 16:11:32    910s]     No dont_touch hnets found in the clock tree
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     Filtering reasons for cell type: buffer
[03/14 16:11:32    910s]     =======================================
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:11:32    910s]     Clock trees    Power domain    Reason                         Library cells
[03/14 16:11:32    910s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:11:32    910s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/14 16:11:32    910s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     Filtering reasons for cell type: inverter
[03/14 16:11:32    910s]     =========================================
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:11:32    910s]     Clock trees    Power domain    Reason                         Library cells
[03/14 16:11:32    910s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:11:32    910s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/14 16:11:32    910s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     
[03/14 16:11:32    910s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/14 16:11:32    910s]     CCOpt configuration status: all checks passed.
[03/14 16:11:32    910s]   Reconstructing clock tree datastructures done.
[03/14 16:11:32    910s] Initializing clock structures done.
[03/14 16:11:32    910s] PRO...
[03/14 16:11:32    910s]   PRO active optimizations:
[03/14 16:11:32    910s]    - DRV fixing with cell sizing
[03/14 16:11:32    910s]   
[03/14 16:11:32    910s]   Detected clock skew data from CTS
[03/14 16:11:32    910s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 16:11:33    911s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:11:33    911s]   Clock DAG stats PRO initial state:
[03/14 16:11:33    911s]     cell counts      : b=190, i=4, icg=0, nicg=0, l=0, total=194
[03/14 16:11:33    911s]     cell areas       : b=1272.600um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1292.400um^2
[03/14 16:11:33    911s]     cell capacitance : b=0.708pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.749pF
[03/14 16:11:33    911s]     sink capacitance : count=6512, total=5.965pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:11:33    911s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.898pF, total=4.387pF
[03/14 16:11:33    911s]     wire lengths     : top=0.000um, trunk=3766.220um, leaf=24950.325um, total=28716.545um
[03/14 16:11:33    911s]     hp wire lengths  : top=0.000um, trunk=2736.000um, leaf=6772.200um, total=9508.200um
[03/14 16:11:33    911s]   Clock DAG net violations PRO initial state: none
[03/14 16:11:33    911s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/14 16:11:33    911s]     Trunk : target=0.105ns count=93 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {79 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:11:33    911s]     Leaf  : target=0.105ns count=102 avg=0.067ns sd=0.031ns min=0.018ns max=0.102ns {33 <= 0.063ns, 7 <= 0.084ns, 59 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
[03/14 16:11:33    911s]   Clock DAG library cell distribution PRO initial state {count}:
[03/14 16:11:33    911s]      Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 6 CKBD2: 14 BUFFD1: 10 CKBD1: 24 CKBD0: 6 
[03/14 16:11:33    911s]      Invs: INVD16: 2 INVD4: 1 CKND2: 1 
[03/14 16:11:33    911s]   Primary reporting skew groups PRO initial state:
[03/14 16:11:33    911s]     skew_group default.clk/CON: unconstrained
[03/14 16:11:33    911s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:11:33    911s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/CP
[03/14 16:11:33    911s]   Skew group summary PRO initial state:
[03/14 16:11:33    911s]     skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.8% {0.719, 0.776} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
[03/14 16:11:33    911s]   Recomputing CTS skew targets...
[03/14 16:11:33    911s]   Resolving skew group constraints...
[03/14 16:11:33    911s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/14 16:11:33    911s]   Resolving skew group constraints done.
[03/14 16:11:33    911s]   Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 16:11:33    911s]   Fixing DRVs...
[03/14 16:11:33    911s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 16:11:34    912s]   CCOpt-PRO: considered: 195, tested: 195, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   PRO Statistics: Fix DRVs (cell sizing):
[03/14 16:11:34    912s]   =======================================
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Cell changes by Net Type:
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   -------------------------------------------------------------------------------------------------
[03/14 16:11:34    912s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 16:11:34    912s]   -------------------------------------------------------------------------------------------------
[03/14 16:11:34    912s]   top                0            0           0            0                    0                0
[03/14 16:11:34    912s]   trunk              0            0           0            0                    0                0
[03/14 16:11:34    912s]   leaf               0            0           0            0                    0                0
[03/14 16:11:34    912s]   -------------------------------------------------------------------------------------------------
[03/14 16:11:34    912s]   Total              0            0           0            0                    0                0
[03/14 16:11:34    912s]   -------------------------------------------------------------------------------------------------
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 16:11:34    912s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Clock DAG stats PRO after DRV fixing:
[03/14 16:11:34    912s]     cell counts      : b=190, i=4, icg=0, nicg=0, l=0, total=194
[03/14 16:11:34    912s]     cell areas       : b=1272.600um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1292.400um^2
[03/14 16:11:34    912s]     cell capacitance : b=0.708pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.749pF
[03/14 16:11:34    912s]     sink capacitance : count=6512, total=5.965pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:11:34    912s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.898pF, total=4.387pF
[03/14 16:11:34    912s]     wire lengths     : top=0.000um, trunk=3766.220um, leaf=24950.325um, total=28716.545um
[03/14 16:11:34    912s]     hp wire lengths  : top=0.000um, trunk=2736.000um, leaf=6772.200um, total=9508.200um
[03/14 16:11:34    912s]   Clock DAG net violations PRO after DRV fixing: none
[03/14 16:11:34    912s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/14 16:11:34    912s]     Trunk : target=0.105ns count=93 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {79 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:11:34    912s]     Leaf  : target=0.105ns count=102 avg=0.067ns sd=0.031ns min=0.018ns max=0.102ns {33 <= 0.063ns, 7 <= 0.084ns, 59 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
[03/14 16:11:34    912s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/14 16:11:34    912s]      Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 6 CKBD2: 14 BUFFD1: 10 CKBD1: 24 CKBD0: 6 
[03/14 16:11:34    912s]      Invs: INVD16: 2 INVD4: 1 CKND2: 1 
[03/14 16:11:34    912s]   Primary reporting skew groups PRO after DRV fixing:
[03/14 16:11:34    912s]     skew_group default.clk/CON: unconstrained
[03/14 16:11:34    912s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:11:34    912s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/CP
[03/14 16:11:34    912s]   Skew group summary PRO after DRV fixing:
[03/14 16:11:34    912s]     skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.8% {0.719, 0.776} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
[03/14 16:11:34    912s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Slew Diagnostics: After DRV fixing
[03/14 16:11:34    912s]   ==================================
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Global Causes:
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   -------------------------------------
[03/14 16:11:34    912s]   Cause
[03/14 16:11:34    912s]   -------------------------------------
[03/14 16:11:34    912s]   DRV fixing with buffering is disabled
[03/14 16:11:34    912s]   -------------------------------------
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Top 5 overslews:
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   ---------------------------------
[03/14 16:11:34    912s]   Overslew    Causes    Driving Pin
[03/14 16:11:34    912s]   ---------------------------------
[03/14 16:11:34    912s]     (empty table)
[03/14 16:11:34    912s]   ---------------------------------
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   -------------------
[03/14 16:11:34    912s]   Cause    Occurences
[03/14 16:11:34    912s]   -------------------
[03/14 16:11:34    912s]     (empty table)
[03/14 16:11:34    912s]   -------------------
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   -------------------
[03/14 16:11:34    912s]   Cause    Occurences
[03/14 16:11:34    912s]   -------------------
[03/14 16:11:34    912s]     (empty table)
[03/14 16:11:34    912s]   -------------------
[03/14 16:11:34    912s]   
[03/14 16:11:34    912s]   Reconnecting optimized routes...
[03/14 16:11:34    912s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 16:11:34    912s]   Set dirty flag on 0 insts, 0 nets
[03/14 16:11:34    912s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 16:11:34    912s] End AAE Lib Interpolated Model. (MEM=1885.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:11:34    912s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:11:34    912s]   Clock DAG stats PRO final:
[03/14 16:11:34    912s]     cell counts      : b=190, i=4, icg=0, nicg=0, l=0, total=194
[03/14 16:11:34    912s]     cell areas       : b=1272.600um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1292.400um^2
[03/14 16:11:34    912s]     cell capacitance : b=0.708pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.749pF
[03/14 16:11:34    912s]     sink capacitance : count=6512, total=5.965pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:11:34    912s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.898pF, total=4.387pF
[03/14 16:11:34    912s]     wire lengths     : top=0.000um, trunk=3766.220um, leaf=24950.325um, total=28716.545um
[03/14 16:11:34    912s]     hp wire lengths  : top=0.000um, trunk=2736.000um, leaf=6772.200um, total=9508.200um
[03/14 16:11:34    912s]   Clock DAG net violations PRO final: none
[03/14 16:11:34    912s]   Clock DAG primary half-corner transition distribution PRO final:
[03/14 16:11:34    912s]     Trunk : target=0.105ns count=93 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {79 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:11:34    912s]     Leaf  : target=0.105ns count=102 avg=0.067ns sd=0.031ns min=0.018ns max=0.102ns {33 <= 0.063ns, 7 <= 0.084ns, 59 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
[03/14 16:11:34    912s]   Clock DAG library cell distribution PRO final {count}:
[03/14 16:11:34    912s]      Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 6 CKBD2: 14 BUFFD1: 10 CKBD1: 24 CKBD0: 6 
[03/14 16:11:34    912s]      Invs: INVD16: 2 INVD4: 1 CKND2: 1 
[03/14 16:11:34    912s]   Primary reporting skew groups PRO final:
[03/14 16:11:34    912s]     skew_group default.clk/CON: unconstrained
[03/14 16:11:34    912s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:11:34    912s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/CP
[03/14 16:11:34    912s]   Skew group summary PRO final:
[03/14 16:11:34    912s]     skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.8% {0.719, 0.776} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
[03/14 16:11:34    912s] PRO done.
[03/14 16:11:34    912s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/14 16:11:34    912s] numClockCells = 196, numClockCellsFixed = 0, numClockCellsRestored = 91, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/14 16:11:34    912s] Net route status summary:
[03/14 16:11:34    912s]   Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:11:34    912s]   Non-clock: 27374 (unrouted=115, trialRouted=0, noStatus=0, routed=27259, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:11:34    912s] Updating delays...
[03/14 16:11:35    913s] Updating delays done.
[03/14 16:11:35    913s] PRO done. (took cpu=0:00:03.8 real=0:00:03.8)
[03/14 16:11:35    913s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1923.3M
[03/14 16:11:35    913s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.103, MEM:1923.3M
[03/14 16:11:35    913s] skipped the cell partition in DRV
[03/14 16:11:35    913s] <optDesign CMD> fixdrv  all VT Cells
[03/14 16:11:35    913s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 16:11:35    913s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/14 16:11:35    913s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:11:35    913s] optDesignOneStep: Power Flow
[03/14 16:11:35    913s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:11:35    913s] **INFO: Start fixing DRV (Mem = 1834.33M) ...
[03/14 16:11:35    913s] Begin: GigaOpt DRV Optimization
[03/14 16:11:35    913s] Glitch fixing enabled
[03/14 16:11:35    913s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/14 16:11:36    914s] Info: 195 clock nets excluded from IPO operation.
[03/14 16:11:36    914s] End AAE Lib Interpolated Model. (MEM=1834.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:11:36    914s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:14.1/0:26:12.0 (0.6), mem = 1834.3M
[03/14 16:11:36    914s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.7
[03/14 16:11:36    914s] (I,S,L,T): WC_VIEW: 78.3088, 22.8921, 1.04369, 102.245
[03/14 16:11:36    914s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:11:36    914s] ### Creating PhyDesignMc. totSessionCpu=0:15:14 mem=1834.3M
[03/14 16:11:36    914s] OPERPROF: Starting DPlace-Init at level 1, MEM:1834.3M
[03/14 16:11:36    914s] z: 2, totalTracks: 1
[03/14 16:11:36    914s] z: 4, totalTracks: 1
[03/14 16:11:36    914s] z: 6, totalTracks: 1
[03/14 16:11:36    914s] z: 8, totalTracks: 1
[03/14 16:11:36    914s] #spOpts: N=65 mergeVia=F 
[03/14 16:11:36    914s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1834.3M
[03/14 16:11:36    914s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.083, MEM:1834.3M
[03/14 16:11:36    914s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1834.3MB).
[03/14 16:11:36    914s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.117, MEM:1834.3M
[03/14 16:11:36    914s] TotalInstCnt at PhyDesignMc Initialization: 26,293
[03/14 16:11:36    914s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:15 mem=1834.3M
[03/14 16:11:36    914s] ### Creating RouteCongInterface, started
[03/14 16:11:36    914s] ### Creating LA Mngr. totSessionCpu=0:15:15 mem=1954.6M
[03/14 16:11:37    915s] ### Creating LA Mngr, finished. totSessionCpu=0:15:16 mem=1970.6M
[03/14 16:11:37    915s] ### Creating RouteCongInterface, finished
[03/14 16:11:37    915s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:11:37    915s] 
[03/14 16:11:37    915s] Creating Lib Analyzer ...
[03/14 16:11:37    916s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:11:37    916s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:11:37    916s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:11:37    916s] 
[03/14 16:11:38    916s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:17 mem=1970.6M
[03/14 16:11:38    917s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:17 mem=1970.6M
[03/14 16:11:38    917s] Creating Lib Analyzer, finished. 
[03/14 16:11:41    919s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/14 16:11:41    919s] **INFO: Disabling fanout fix in postRoute stage.
[03/14 16:11:41    919s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1989.7M
[03/14 16:11:41    919s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1989.7M
[03/14 16:11:41    919s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:11:41    919s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/14 16:11:41    919s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:11:41    919s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 16:11:41    919s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:11:41    920s] Info: violation cost 0.119595 (cap = 0.005976, tran = 0.113619, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:11:42    920s] |     1|    17|    -0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -50.30|       0|       0|       0|  61.40|          |         |
[03/14 16:11:42    920s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:11:42    920s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -50.30|       0|       0|       1|  61.40| 0:00:00.0|  1989.7M|
[03/14 16:11:42    920s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:11:42    920s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -50.30|       0|       0|       0|  61.40| 0:00:00.0|  1989.7M|
[03/14 16:11:42    920s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:11:42    920s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:11:42    920s] Layer 3 has 195 constrained nets 
[03/14 16:11:42    920s] Layer 7 has 30 constrained nets 
[03/14 16:11:42    920s] **** End NDR-Layer Usage Statistics ****
[03/14 16:11:42    920s] 
[03/14 16:11:42    920s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1989.7M) ***
[03/14 16:11:42    920s] 
[03/14 16:11:42    920s] Begin: glitch net info
[03/14 16:11:42    920s] glitch slack range: number of glitch nets
[03/14 16:11:42    920s] glitch slack < -0.32 : 0
[03/14 16:11:42    920s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:11:42    920s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:11:42    920s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:11:42    920s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:11:42    920s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:11:42    920s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:11:42    920s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:11:42    920s] -0.04 < glitch slack : 0
[03/14 16:11:42    920s] End: glitch net info
[03/14 16:11:42    920s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1970.6M
[03/14 16:11:42    920s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.094, MEM:1970.6M
[03/14 16:11:42    920s] TotalInstCnt at PhyDesignMc Destruction: 26,293
[03/14 16:11:42    921s] (I,S,L,T): WC_VIEW: 78.3078, 22.8921, 1.0437, 102.244
[03/14 16:11:42    921s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.7
[03/14 16:11:42    921s] *** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:15:21.0/0:26:18.9 (0.6), mem = 1970.6M
[03/14 16:11:42    921s] 
[03/14 16:11:42    921s] =============================================================================================
[03/14 16:11:42    921s]  Step TAT Report for DrvOpt #2
[03/14 16:11:42    921s] =============================================================================================
[03/14 16:11:42    921s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:11:42    921s] ---------------------------------------------------------------------------------------------
[03/14 16:11:42    921s] [ SlackTraversorInit     ]      1   0:00:00.5  (   7.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:11:42    921s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 16:11:42    921s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  30.1 % )     0:00:02.1 /  0:00:02.1    1.0
[03/14 16:11:42    921s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.3
[03/14 16:11:42    921s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:11:42    921s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:11:42    921s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:11:42    921s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:11:42    921s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:11:42    921s] [ OptEval                ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:11:42    921s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    7.4
[03/14 16:11:42    921s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[03/14 16:11:42    921s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:11:42    921s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:11:42    921s] [ AAESlewUpdate          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 16:11:42    921s] [ DrvFindVioNets         ]      3   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:11:42    921s] [ DrvComputeSummary      ]      3   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.5    1.0
[03/14 16:11:42    921s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[03/14 16:11:42    921s] [ MISC                   ]          0:00:02.8  (  40.4 % )     0:00:02.8 /  0:00:02.8    1.0
[03/14 16:11:42    921s] ---------------------------------------------------------------------------------------------
[03/14 16:11:42    921s]  DrvOpt #2 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[03/14 16:11:42    921s] ---------------------------------------------------------------------------------------------
[03/14 16:11:42    921s] 
[03/14 16:11:43    921s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:11:43    921s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1970.6M
[03/14 16:11:43    921s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1970.6M
[03/14 16:11:43    921s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1970.6M
[03/14 16:11:43    921s] z: 2, totalTracks: 1
[03/14 16:11:43    921s] z: 4, totalTracks: 1
[03/14 16:11:43    921s] z: 6, totalTracks: 1
[03/14 16:11:43    921s] z: 8, totalTracks: 1
[03/14 16:11:43    921s] #spOpts: N=65 
[03/14 16:11:43    921s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1970.6M
[03/14 16:11:43    921s] Info: 27 insts are soft-fixed.
[03/14 16:11:43    921s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.091, MEM:1970.6M
[03/14 16:11:43    921s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1970.6MB).
[03/14 16:11:43    921s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.129, MEM:1970.6M
[03/14 16:11:43    921s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.129, MEM:1970.6M
[03/14 16:11:43    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.6
[03/14 16:11:43    921s] OPERPROF:   Starting RefinePlace at level 2, MEM:1970.6M
[03/14 16:11:43    921s] *** Starting refinePlace (0:15:21 mem=1970.6M) ***
[03/14 16:11:43    921s] Total net bbox length = 3.683e+05 (1.732e+05 1.951e+05) (ext = 5.739e+03)
[03/14 16:11:43    921s] Info: 27 insts are soft-fixed.
[03/14 16:11:43    921s] 
[03/14 16:11:43    921s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:11:43    921s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:11:43    921s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1970.6M
[03/14 16:11:43    921s] Starting refinePlace ...
[03/14 16:11:43    921s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:11:43    921s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1970.6MB) @(0:15:21 - 0:15:21).
[03/14 16:11:43    921s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:11:43    921s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:11:43    921s] 
[03/14 16:11:43    921s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:11:43    921s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:11:43    921s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1970.6MB) @(0:15:21 - 0:15:22).
[03/14 16:11:43    921s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:11:43    921s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1970.6MB
[03/14 16:11:43    921s] Statistics of distance of Instance movement in refine placement:
[03/14 16:11:43    921s]   maximum (X+Y) =         0.00 um
[03/14 16:11:43    921s]   mean    (X+Y) =         0.00 um
[03/14 16:11:43    921s] Summary Report:
[03/14 16:11:43    921s] Instances move: 0 (out of 26229 movable)
[03/14 16:11:43    921s] Instances flipped: 0
[03/14 16:11:43    921s] Mean displacement: 0.00 um
[03/14 16:11:43    921s] Max displacement: 0.00 um 
[03/14 16:11:43    921s] Total instances moved : 0
[03/14 16:11:43    921s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.520, REAL:0.516, MEM:1970.6M
[03/14 16:11:43    921s] Total net bbox length = 3.683e+05 (1.732e+05 1.951e+05) (ext = 5.739e+03)
[03/14 16:11:43    921s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1970.6MB
[03/14 16:11:43    921s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1970.6MB) @(0:15:21 - 0:15:22).
[03/14 16:11:43    921s] *** Finished refinePlace (0:15:22 mem=1970.6M) ***
[03/14 16:11:43    921s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.6
[03/14 16:11:43    921s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.580, REAL:0.579, MEM:1970.6M
[03/14 16:11:43    921s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1970.6M
[03/14 16:11:43    921s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.095, MEM:1970.6M
[03/14 16:11:43    921s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.810, REAL:0.803, MEM:1970.6M
[03/14 16:11:43    921s] End: GigaOpt DRV Optimization
[03/14 16:11:43    921s] **optDesign ... cpu = 0:00:48, real = 0:00:47, mem = 1578.7M, totSessionCpu=0:15:22 **
[03/14 16:11:43    921s] *info:
[03/14 16:11:43    921s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1908.65M).
[03/14 16:11:43    921s] Leakage Power Opt: resetting the buf/inv selection
[03/14 16:11:43    921s] ** Profile ** Start :  cpu=0:00:00.0, mem=1908.6M
[03/14 16:11:43    921s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1908.6M
[03/14 16:11:43    921s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.093, MEM:1908.6M
[03/14 16:11:43    922s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1908.6M
[03/14 16:11:44    922s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1918.7M
[03/14 16:11:44    922s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1918.7M
[03/14 16:11:44    922s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=1908.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.303 | -37.268 | -13.035 |
|    Violating Paths:|  1198   |  1102   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1918.7M
[03/14 16:11:44    922s] **optDesign ... cpu = 0:00:49, real = 0:00:48, mem = 1571.0M, totSessionCpu=0:15:23 **
[03/14 16:11:45    923s]   DRV Snapshot: (REF)
[03/14 16:11:45    923s]          Tran DRV: 0
[03/14 16:11:45    923s]           Cap DRV: 0
[03/14 16:11:45    923s]        Fanout DRV: 0
[03/14 16:11:45    923s]            Glitch: 0
[03/14 16:11:45    923s]   Timing Snapshot: (REF)
[03/14 16:11:45    923s]      Weighted WNS: -0.103
[03/14 16:11:45    923s]       All  PG WNS: -0.297
[03/14 16:11:45    923s]       High PG WNS: -0.082
[03/14 16:11:45    923s]       All  PG TNS: -50.301
[03/14 16:11:45    923s]       High PG TNS: -37.266
[03/14 16:11:45    923s]    Category Slack: { [L, -0.297] [H, -0.082] }
[03/14 16:11:45    923s] 
[03/14 16:11:45    923s] Running postRoute recovery in preEcoRoute mode
[03/14 16:11:45    923s] **optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1558.0M, totSessionCpu=0:15:24 **
[03/14 16:11:46    924s]   DRV Snapshot: (TGT)
[03/14 16:11:46    924s]          Tran DRV: 0
[03/14 16:11:46    924s]           Cap DRV: 0
[03/14 16:11:46    924s]        Fanout DRV: 0
[03/14 16:11:46    924s]            Glitch: 0
[03/14 16:11:46    924s] Checking DRV degradation...
[03/14 16:11:46    924s] 
[03/14 16:11:46    924s] Recovery Manager:
[03/14 16:11:46    924s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:11:46    924s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:11:46    924s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:11:46    924s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:11:46    924s] 
[03/14 16:11:46    924s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/14 16:11:46    924s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1899.12M, totSessionCpu=0:15:24).
[03/14 16:11:46    924s] **optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1558.3M, totSessionCpu=0:15:24 **
[03/14 16:11:46    924s] 
[03/14 16:11:46    924s]   DRV Snapshot: (REF)
[03/14 16:11:46    924s]          Tran DRV: 0
[03/14 16:11:46    924s]           Cap DRV: 0
[03/14 16:11:46    924s]        Fanout DRV: 0
[03/14 16:11:46    924s]            Glitch: 0
[03/14 16:11:46    924s] Skipping post route harden opt
[03/14 16:11:46    924s] ** Profile ** Start :  cpu=0:00:00.0, mem=1899.1M
[03/14 16:11:46    924s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1899.1M
[03/14 16:11:46    924s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1899.1M
[03/14 16:11:46    924s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1899.1M
[03/14 16:11:47    925s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1909.1M
[03/14 16:11:47    925s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1909.1M
[03/14 16:11:47    925s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.303 | -37.268 | -13.035 |
|    Violating Paths:|  1198   |  1102   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1909.1M
[03/14 16:11:47    925s] **optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1558.6M, totSessionCpu=0:15:26 **
[03/14 16:11:47    925s] -routeWithEco false                       # bool, default=false
[03/14 16:11:47    925s] -routeWithEco true                        # bool, default=false, user setting
[03/14 16:11:47    925s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:11:47    925s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:11:47    925s] -routeWithTimingDriven false              # bool, default=false
[03/14 16:11:47    925s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:11:47    925s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/14 16:11:47    925s] Existing Dirty Nets : 0
[03/14 16:11:47    925s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/14 16:11:47    925s] Reset Dirty Nets : 0
[03/14 16:11:47    925s] 
[03/14 16:11:47    925s] globalDetailRoute
[03/14 16:11:47    925s] 
[03/14 16:11:47    925s] #setNanoRouteMode -drouteAutoStop true
[03/14 16:11:47    925s] #setNanoRouteMode -drouteFixAntenna true
[03/14 16:11:47    925s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/14 16:11:47    925s] #setNanoRouteMode -routeSelectedNetOnly false
[03/14 16:11:47    925s] #setNanoRouteMode -routeWithEco true
[03/14 16:11:47    925s] #setNanoRouteMode -routeWithSiDriven false
[03/14 16:11:47    925s] ### Time Record (globalDetailRoute) is installed.
[03/14 16:11:47    925s] #Start globalDetailRoute on Tue Mar 14 16:11:47 2023
[03/14 16:11:47    925s] #
[03/14 16:11:47    925s] ### Time Record (Pre Callback) is installed.
[03/14 16:11:47    925s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27457 access done (mem: 1899.125M)
[03/14 16:11:47    925s] ### Time Record (Pre Callback) is uninstalled.
[03/14 16:11:47    925s] ### Time Record (DB Import) is installed.
[03/14 16:11:47    925s] ### Time Record (Timing Data Generation) is installed.
[03/14 16:11:47    925s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 16:11:48    926s] ### Net info: total nets: 27569
[03/14 16:11:48    926s] ### Net info: dirty nets: 0
[03/14 16:11:48    926s] ### Net info: marked as disconnected nets: 0
[03/14 16:11:48    926s] #num needed restored net=0
[03/14 16:11:48    926s] #need_extraction net=0 (total=27569)
[03/14 16:11:48    926s] ### Net info: fully routed nets: 27454
[03/14 16:11:48    926s] ### Net info: trivial (< 2 pins) nets: 115
[03/14 16:11:48    926s] ### Net info: unrouted nets: 0
[03/14 16:11:48    926s] ### Net info: re-extraction nets: 0
[03/14 16:11:48    926s] ### Net info: ignored nets: 0
[03/14 16:11:48    926s] ### Net info: skip routing nets: 0
[03/14 16:11:49    927s] #Processed 1 dirty instance, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/14 16:11:49    927s] #(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 4 nets marked need extraction)
[03/14 16:11:49    927s] ### Time Record (DB Import) is uninstalled.
[03/14 16:11:49    927s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 16:11:49    927s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/14 16:11:49    927s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/14 16:11:49    927s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[03/14 16:11:49    927s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[03/14 16:11:49    927s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[03/14 16:11:49    927s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[03/14 16:11:49    927s] #
[03/14 16:11:49    927s] #Skip comparing routing design signature in db-snapshot flow
[03/14 16:11:49    927s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[03/14 16:11:49    927s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[03/14 16:11:49    927s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[03/14 16:11:49    927s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[03/14 16:11:49    927s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[03/14 16:11:49    927s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[03/14 16:11:49    927s] #
[03/14 16:11:49    927s] ### Time Record (Global Routing) is installed.
[03/14 16:11:49    927s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:11:49    927s] ### Time Record (Data Preparation) is installed.
[03/14 16:11:49    927s] #Start routing data preparation on Tue Mar 14 16:11:49 2023
[03/14 16:11:49    927s] #
[03/14 16:11:49    927s] #Minimum voltage of a net in the design = 0.000.
[03/14 16:11:49    927s] #Maximum voltage of a net in the design = 1.100.
[03/14 16:11:49    927s] #Voltage range [0.000 - 1.100] has 27567 nets.
[03/14 16:11:49    927s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 16:11:49    927s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 16:11:49    927s] ### Time Record (Cell Pin Access) is installed.
[03/14 16:11:49    927s] #Initial pin access analysis.
[03/14 16:11:49    927s] #Detail pin access analysis.
[03/14 16:11:49    927s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 16:11:49    927s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 16:11:49    927s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:11:49    927s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:11:49    927s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:11:49    927s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:11:49    927s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:11:49    927s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:11:49    927s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:11:50    928s] #Regenerating Ggrids automatically.
[03/14 16:11:50    928s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 16:11:50    928s] #Using automatically generated G-grids.
[03/14 16:11:50    928s] #Done routing data preparation.
[03/14 16:11:50    928s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1519.20 (MB), peak = 1676.98 (MB)
[03/14 16:11:50    928s] ### Time Record (Data Preparation) is uninstalled.
[03/14 16:11:50    928s] ### Time Record (Special Wire Merging) is installed.
[03/14 16:11:50    928s] #Merging special wires: starts on Tue Mar 14 16:11:50 2023 with memory = 1519.21 (MB), peak = 1676.98 (MB)
[03/14 16:11:50    928s] #
[03/14 16:11:50    928s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/14 16:11:50    928s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #Connectivity extraction summary:
[03/14 16:11:51    929s] #2 routed nets are extracted.
[03/14 16:11:51    929s] #27452 routed net(s) are imported.
[03/14 16:11:51    929s] #115 nets are fixed|skipped|trivial (not extracted).
[03/14 16:11:51    929s] #Total number of nets = 27569.
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #Found 0 nets for post-route si or timing fixing.
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #Finished routing data preparation on Tue Mar 14 16:11:51 2023
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #Cpu time = 00:00:02
[03/14 16:11:51    929s] #Elapsed time = 00:00:02
[03/14 16:11:51    929s] #Increased memory = 5.86 (MB)
[03/14 16:11:51    929s] #Total memory = 1519.21 (MB)
[03/14 16:11:51    929s] #Peak memory = 1676.98 (MB)
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] ### Time Record (Global Routing) is installed.
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #Start global routing on Tue Mar 14 16:11:51 2023
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #Start global routing initialization on Tue Mar 14 16:11:51 2023
[03/14 16:11:51    929s] #
[03/14 16:11:51    929s] #WARNING (NRGR-22) Design is already detail routed.
[03/14 16:11:51    929s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:11:51    929s] ### Time Record (Track Assignment) is installed.
[03/14 16:11:51    929s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:11:52    930s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 16:11:52    930s] #Cpu time = 00:00:03
[03/14 16:11:52    930s] #Elapsed time = 00:00:03
[03/14 16:11:52    930s] #Increased memory = 5.86 (MB)
[03/14 16:11:52    930s] #Total memory = 1519.21 (MB)
[03/14 16:11:52    930s] #Peak memory = 1676.98 (MB)
[03/14 16:11:52    930s] ### Time Record (Detail Routing) is installed.
[03/14 16:11:52    930s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:11:53    931s] #
[03/14 16:11:53    931s] #Start Detail Routing..
[03/14 16:11:53    931s] #start initial detail routing ...
[03/14 16:11:53    931s] ### Design has 0 dirty nets, 1 dirty-area)
[03/14 16:11:54    932s] # ECO: 0.6% of the total area was rechecked for DRC, and 0.0% required routing.
[03/14 16:11:54    932s] #   number of violations = 0
[03/14 16:11:54    932s] #1 out of 26293 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/14 16:11:54    932s] #0.0% of the total area is being checked for drcs
[03/14 16:11:54    932s] #0.0% of the total area was checked
[03/14 16:11:54    932s] #   number of violations = 0
[03/14 16:11:54    932s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1543.96 (MB), peak = 1676.98 (MB)
[03/14 16:11:54    932s] #Complete Detail Routing.
[03/14 16:11:54    932s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:11:54    932s] #Total wire length = 463590 um.
[03/14 16:11:54    932s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M2 = 150908 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M3 = 188767 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M4 = 97150 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:11:54    932s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:11:54    932s] #Total number of vias = 178755
[03/14 16:11:54    932s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:11:54    932s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:11:54    932s] #Up-Via Summary (total 178755):
[03/14 16:11:54    932s] #                   single-cut          multi-cut      Total
[03/14 16:11:54    932s] #-----------------------------------------------------------
[03/14 16:11:54    932s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:11:54    932s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:11:54    932s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:11:54    932s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:11:54    932s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:11:54    932s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:11:54    932s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:11:54    932s] #-----------------------------------------------------------
[03/14 16:11:54    932s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:11:54    932s] #
[03/14 16:11:54    932s] #Total number of DRC violations = 0
[03/14 16:11:54    932s] ### Time Record (Detail Routing) is uninstalled.
[03/14 16:11:54    932s] #Cpu time = 00:00:03
[03/14 16:11:54    932s] #Elapsed time = 00:00:03
[03/14 16:11:54    932s] #Increased memory = 2.52 (MB)
[03/14 16:11:54    932s] #Total memory = 1521.73 (MB)
[03/14 16:11:54    932s] #Peak memory = 1676.98 (MB)
[03/14 16:11:54    932s] ### Time Record (Antenna Fixing) is installed.
[03/14 16:11:54    932s] #
[03/14 16:11:54    932s] #start routing for process antenna violation fix ...
[03/14 16:11:55    933s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:11:56    934s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1524.56 (MB), peak = 1676.98 (MB)
[03/14 16:11:56    934s] #
[03/14 16:11:56    934s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:11:56    934s] #Total wire length = 463590 um.
[03/14 16:11:56    934s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M2 = 150908 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M3 = 188767 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M4 = 97150 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:11:56    934s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:11:56    934s] #Total number of vias = 178755
[03/14 16:11:56    934s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:11:56    934s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:11:56    934s] #Up-Via Summary (total 178755):
[03/14 16:11:56    934s] #                   single-cut          multi-cut      Total
[03/14 16:11:56    934s] #-----------------------------------------------------------
[03/14 16:11:56    934s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:11:56    934s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:11:56    934s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:11:56    934s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:11:56    934s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:11:56    934s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:11:56    934s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:11:56    934s] #-----------------------------------------------------------
[03/14 16:11:56    934s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:11:56    934s] #
[03/14 16:11:56    934s] #Total number of DRC violations = 0
[03/14 16:11:56    934s] #Total number of net violated process antenna rule = 0
[03/14 16:11:56    934s] #
[03/14 16:11:57    935s] #
[03/14 16:11:57    935s] #Total number of nets with non-default rule or having extra spacing = 218
[03/14 16:11:57    935s] #Total wire length = 463590 um.
[03/14 16:11:57    935s] #Total half perimeter of net bounding box = 402288 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M1 = 5803 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M2 = 150908 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M3 = 188767 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M4 = 97150 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M5 = 15513 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:11:57    935s] #Total wire length on LAYER M8 = 3727 um.
[03/14 16:11:57    935s] #Total number of vias = 178755
[03/14 16:11:57    935s] #Total number of multi-cut vias = 104469 ( 58.4%)
[03/14 16:11:57    935s] #Total number of single cut vias = 74286 ( 41.6%)
[03/14 16:11:57    935s] #Up-Via Summary (total 178755):
[03/14 16:11:57    935s] #                   single-cut          multi-cut      Total
[03/14 16:11:57    935s] #-----------------------------------------------------------
[03/14 16:11:57    935s] # M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
[03/14 16:11:57    935s] # M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
[03/14 16:11:57    935s] # M3              1415 (  8.8%)     14584 ( 91.2%)      15999
[03/14 16:11:57    935s] # M4                59 (  6.8%)       811 ( 93.2%)        870
[03/14 16:11:57    935s] # M5                 3 (  1.7%)       170 ( 98.3%)        173
[03/14 16:11:57    935s] # M6                10 (  7.4%)       125 ( 92.6%)        135
[03/14 16:11:57    935s] # M7                 8 (  6.5%)       116 ( 93.5%)        124
[03/14 16:11:57    935s] #-----------------------------------------------------------
[03/14 16:11:57    935s] #                74286 ( 41.6%)    104469 ( 58.4%)     178755 
[03/14 16:11:57    935s] #
[03/14 16:11:57    935s] #Total number of DRC violations = 0
[03/14 16:11:57    935s] #Total number of net violated process antenna rule = 0
[03/14 16:11:57    935s] #
[03/14 16:11:57    935s] ### Time Record (Antenna Fixing) is uninstalled.
[03/14 16:11:57    935s] #detailRoute Statistics:
[03/14 16:11:57    935s] #Cpu time = 00:00:06
[03/14 16:11:57    935s] #Elapsed time = 00:00:06
[03/14 16:11:57    935s] #Increased memory = 5.52 (MB)
[03/14 16:11:57    935s] #Total memory = 1524.73 (MB)
[03/14 16:11:57    935s] #Peak memory = 1676.98 (MB)
[03/14 16:11:57    935s] #Skip updating routing design signature in db-snapshot flow
[03/14 16:11:57    935s] ### Time Record (DB Export) is installed.
[03/14 16:11:58    936s] ### Time Record (DB Export) is uninstalled.
[03/14 16:11:58    936s] ### Time Record (Post Callback) is installed.
[03/14 16:11:58    936s] ### Time Record (Post Callback) is uninstalled.
[03/14 16:11:58    936s] #
[03/14 16:11:58    936s] #globalDetailRoute statistics:
[03/14 16:11:58    936s] #Cpu time = 00:00:11
[03/14 16:11:58    936s] #Elapsed time = 00:00:11
[03/14 16:11:58    936s] #Increased memory = -71.99 (MB)
[03/14 16:11:58    936s] #Total memory = 1486.64 (MB)
[03/14 16:11:58    936s] #Peak memory = 1676.98 (MB)
[03/14 16:11:58    936s] #Number of warnings = 1
[03/14 16:11:58    936s] #Total number of warnings = 25
[03/14 16:11:58    936s] #Number of fails = 0
[03/14 16:11:58    936s] #Total number of fails = 0
[03/14 16:11:58    936s] #Complete globalDetailRoute on Tue Mar 14 16:11:58 2023
[03/14 16:11:58    936s] #
[03/14 16:11:58    936s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 16:11:58    936s] ### 
[03/14 16:11:58    936s] ###   Scalability Statistics
[03/14 16:11:58    936s] ### 
[03/14 16:11:58    936s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:11:58    936s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/14 16:11:58    936s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:11:58    936s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:11:58    936s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:11:58    936s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/14 16:11:58    936s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/14 16:11:58    936s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[03/14 16:11:58    936s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[03/14 16:11:58    936s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[03/14 16:11:58    936s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:11:58    936s] ### 
[03/14 16:11:58    936s] **optDesign ... cpu = 0:01:03, real = 0:01:02, mem = 1452.7M, totSessionCpu=0:15:37 **
[03/14 16:11:58    936s] -routeWithEco false                       # bool, default=false
[03/14 16:11:58    936s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:11:58    936s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:11:58    936s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:11:58    936s] New Signature Flow (restoreNanoRouteOptions) ....
[03/14 16:11:58    936s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:11:58    936s] Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:11:58    936s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:11:58    936s] RC Extraction called in multi-corner(2) mode.
[03/14 16:11:58    936s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:11:58    936s] Process corner(s) are loaded.
[03/14 16:11:58    936s]  Corner: Cmax
[03/14 16:11:58    936s]  Corner: Cmin
[03/14 16:11:58    936s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:11:58    936s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:11:58    936s]       RC Corner Indexes            0       1   
[03/14 16:11:58    936s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:11:58    936s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:11:58    936s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:11:58    936s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:11:58    936s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:11:58    936s] Shrink Factor                : 1.00000
[03/14 16:11:59    937s] LayerId::1 widthSet size::4
[03/14 16:11:59    937s] LayerId::2 widthSet size::4
[03/14 16:11:59    937s] LayerId::3 widthSet size::4
[03/14 16:11:59    937s] LayerId::4 widthSet size::4
[03/14 16:11:59    937s] LayerId::5 widthSet size::4
[03/14 16:11:59    937s] LayerId::6 widthSet size::4
[03/14 16:11:59    937s] LayerId::7 widthSet size::4
[03/14 16:11:59    937s] LayerId::8 widthSet size::4
[03/14 16:11:59    937s] Initializing multi-corner capacitance tables ... 
[03/14 16:11:59    937s] Initializing multi-corner resistance tables ...
[03/14 16:11:59    937s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:11:59    937s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1868.5M)
[03/14 16:11:59    937s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:11:59    938s] Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 1934.1M)
[03/14 16:12:00    938s] Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1934.1M)
[03/14 16:12:00    938s] Extracted 30.0006% (CPU Time= 0:00:01.3  MEM= 1934.1M)
[03/14 16:12:00    938s] Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1934.1M)
[03/14 16:12:00    938s] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1934.1M)
[03/14 16:12:00    938s] Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1934.1M)
[03/14 16:12:01    939s] Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1934.1M)
[03/14 16:12:01    939s] Extracted 80.0006% (CPU Time= 0:00:02.5  MEM= 1938.1M)
[03/14 16:12:01    940s] Extracted 90.0005% (CPU Time= 0:00:02.9  MEM= 1938.1M)
[03/14 16:12:03    941s] Extracted 100% (CPU Time= 0:00:04.1  MEM= 1938.1M)
[03/14 16:12:03    941s] Number of Extracted Resistors     : 456693
[03/14 16:12:03    941s] Number of Extracted Ground Cap.   : 452910
[03/14 16:12:03    941s] Number of Extracted Coupling Cap. : 713552
[03/14 16:12:03    941s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1906.848M)
[03/14 16:12:03    941s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:12:03    941s]  Corner: Cmax
[03/14 16:12:03    941s]  Corner: Cmin
[03/14 16:12:03    941s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1906.8M)
[03/14 16:12:03    941s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:12:03    941s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27454 access done (mem: 1906.848M)
[03/14 16:12:03    941s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1906.848M)
[03/14 16:12:03    941s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1906.848M)
[03/14 16:12:03    941s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:12:04    942s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1906.848M)
[03/14 16:12:04    942s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1906.848M)
[03/14 16:12:04    942s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1906.848M)
[03/14 16:12:04    942s] **optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1457.1M, totSessionCpu=0:15:43 **
[03/14 16:12:04    942s] Starting delay calculation for Setup views
[03/14 16:12:04    942s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:12:04    943s] #################################################################################
[03/14 16:12:04    943s] # Design Stage: PostRoute
[03/14 16:12:04    943s] # Design Name: fullchip
[03/14 16:12:04    943s] # Design Mode: 65nm
[03/14 16:12:04    943s] # Analysis Mode: MMMC OCV 
[03/14 16:12:04    943s] # Parasitics Mode: SPEF/RCDB
[03/14 16:12:04    943s] # Signoff Settings: SI On 
[03/14 16:12:04    943s] #################################################################################
[03/14 16:12:05    944s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:12:05    944s] Setting infinite Tws ...
[03/14 16:12:05    944s] First Iteration Infinite Tw... 
[03/14 16:12:05    944s] Calculate early delays in OCV mode...
[03/14 16:12:05    944s] Calculate late delays in OCV mode...
[03/14 16:12:05    944s] Topological Sorting (REAL = 0:00:00.0, MEM = 1883.4M, InitMEM = 1879.4M)
[03/14 16:12:05    944s] Start delay calculation (fullDC) (1 T). (MEM=1883.41)
[03/14 16:12:05    944s] LayerId::1 widthSet size::4
[03/14 16:12:05    944s] LayerId::2 widthSet size::4
[03/14 16:12:05    944s] LayerId::3 widthSet size::4
[03/14 16:12:05    944s] LayerId::4 widthSet size::4
[03/14 16:12:05    944s] LayerId::5 widthSet size::4
[03/14 16:12:05    944s] LayerId::6 widthSet size::4
[03/14 16:12:05    944s] LayerId::7 widthSet size::4
[03/14 16:12:05    944s] LayerId::8 widthSet size::4
[03/14 16:12:05    944s] Initializing multi-corner capacitance tables ... 
[03/14 16:12:05    944s] Initializing multi-corner resistance tables ...
[03/14 16:12:06    944s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:12:06    945s] End AAE Lib Interpolated Model. (MEM=1895.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:06    945s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1895.020M)
[03/14 16:12:06    945s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1895.0M)
[03/14 16:12:12    951s] Total number of fetched objects 27476
[03/14 16:12:12    951s] AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
[03/14 16:12:13    951s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/14 16:12:13    951s] End delay calculation. (MEM=1942.7 CPU=0:00:06.2 REAL=0:00:07.0)
[03/14 16:12:13    951s] End delay calculation (fullDC). (MEM=1942.7 CPU=0:00:07.5 REAL=0:00:08.0)
[03/14 16:12:13    951s] *** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1942.7M) ***
[03/14 16:12:14    953s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1942.7M)
[03/14 16:12:14    953s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:12:14    953s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1942.7M)
[03/14 16:12:14    953s] Starting SI iteration 2
[03/14 16:12:14    953s] Calculate early delays in OCV mode...
[03/14 16:12:14    953s] Calculate late delays in OCV mode...
[03/14 16:12:14    953s] Start delay calculation (fullDC) (1 T). (MEM=1903.82)
[03/14 16:12:15    953s] End AAE Lib Interpolated Model. (MEM=1903.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:16    955s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:12:16    955s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
[03/14 16:12:16    955s] Total number of fetched objects 27476
[03/14 16:12:16    955s] AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
[03/14 16:12:16    955s] End delay calculation. (MEM=1909.97 CPU=0:00:01.7 REAL=0:00:01.0)
[03/14 16:12:16    955s] End delay calculation (fullDC). (MEM=1909.97 CPU=0:00:01.9 REAL=0:00:02.0)
[03/14 16:12:16    955s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1910.0M) ***
[03/14 16:12:18    957s] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:15:57 mem=1910.0M)
[03/14 16:12:18    957s] End AAE Lib Interpolated Model. (MEM=1909.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:18    957s] ** Profile ** Start :  cpu=0:00:00.0, mem=1910.0M
[03/14 16:12:18    957s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1910.0M
[03/14 16:12:18    957s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:1910.0M
[03/14 16:12:18    957s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1910.0M
[03/14 16:12:19    957s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1910.0M
[03/14 16:12:19    958s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1925.2M
[03/14 16:12:19    958s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.200 | -37.167 | -13.033 |
|    Violating Paths:|  1197   |  1101   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1925.2M
[03/14 16:12:19    958s] **optDesign ... cpu = 0:01:24, real = 0:01:23, mem = 1541.2M, totSessionCpu=0:15:58 **
[03/14 16:12:19    958s] **optDesign ... cpu = 0:01:24, real = 0:01:23, mem = 1541.2M, totSessionCpu=0:15:58 **
[03/14 16:12:19    958s] Executing marking Critical Nets1
[03/14 16:12:19    958s] Latch borrow mode reset to max_borrow
[03/14 16:12:21    959s] <optDesign CMD> Restore Using all VT Cells
[03/14 16:12:21    959s] cleaningup cpe interface
[03/14 16:12:21    959s] Reported timing to dir ./timingReports
[03/14 16:12:21    959s] **optDesign ... cpu = 0:01:26, real = 0:01:25, mem = 1535.0M, totSessionCpu=0:16:00 **
[03/14 16:12:21    959s] End AAE Lib Interpolated Model. (MEM=1887.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:21    959s] Begin: glitch net info
[03/14 16:12:21    959s] glitch slack range: number of glitch nets
[03/14 16:12:21    959s] glitch slack < -0.32 : 0
[03/14 16:12:21    959s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:12:21    959s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:12:21    959s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:12:21    959s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:12:21    959s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:12:21    959s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:12:21    959s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:12:21    959s] -0.04 < glitch slack : 0
[03/14 16:12:21    959s] End: glitch net info
[03/14 16:12:21    959s] ** Profile ** Start :  cpu=0:00:00.0, mem=1887.2M
[03/14 16:12:21    959s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1887.2M
[03/14 16:12:21    960s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1887.2M
[03/14 16:12:21    960s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1887.2M
[03/14 16:12:21    960s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1897.3M
[03/14 16:12:22    960s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=1889.3M
[03/14 16:12:24    961s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1887.3M
[03/14 16:12:24    961s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.200 | -37.167 | -13.033 |
|    Violating Paths:|  1197   |  1101   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1887.3M
[03/14 16:12:24    961s] **optDesign ... cpu = 0:01:28, real = 0:01:28, mem = 1529.3M, totSessionCpu=0:16:02 **
[03/14 16:12:24    961s]  ReSet Options after AAE Based Opt flow 
[03/14 16:12:24    961s] *** Finished optDesign ***
[03/14 16:12:24    961s] cleaningup cpe interface
[03/14 16:12:24    961s] cleaningup cpe interface
[03/14 16:12:24    961s] Info: pop threads available for lower-level modules during optimization.
[03/14 16:12:24    961s] Deleting Lib Analyzer.
[03/14 16:12:24    961s] Info: Destroy the CCOpt slew target map.
[03/14 16:12:24    961s] clean pInstBBox. size 0
[03/14 16:12:24    961s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 16:12:24    961s] All LLGs are deleted
[03/14 16:12:24    961s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1887.2M
[03/14 16:12:24    961s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1885.1M
[03/14 16:12:24    961s] 
[03/14 16:12:24    961s] =============================================================================================
[03/14 16:12:24    961s]  Final TAT Report for optDesign
[03/14 16:12:24    961s] =============================================================================================
[03/14 16:12:24    961s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:12:24    961s] ---------------------------------------------------------------------------------------------
[03/14 16:12:24    961s] [ DrvOpt                 ]      1   0:00:07.0  (   8.1 % )     0:00:07.0 /  0:00:07.0    1.0
[03/14 16:12:24    961s] [ ClockDrv               ]      1   0:00:04.0  (   4.6 % )     0:00:04.0 /  0:00:04.0    1.0
[03/14 16:12:24    961s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:12:24    961s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:12:24    961s] [ RefinePlace            ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:12:24    961s] [ EcoRoute               ]      1   0:00:11.0  (  12.6 % )     0:00:11.0 /  0:00:11.0    1.0
[03/14 16:12:24    961s] [ ExtractRC              ]      2   0:00:11.6  (  13.3 % )     0:00:11.6 /  0:00:12.6    1.1
[03/14 16:12:24    961s] [ TimingUpdate           ]     12   0:00:06.4  (   7.4 % )     0:00:31.6 /  0:00:31.8    1.0
[03/14 16:12:24    961s] [ FullDelayCalc          ]      2   0:00:25.2  (  28.9 % )     0:00:25.2 /  0:00:25.4    1.0
[03/14 16:12:24    961s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.8 % )     0:00:06.9 /  0:00:05.9    0.9
[03/14 16:12:24    961s] [ TimingReport           ]      5   0:00:02.0  (   2.3 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 16:12:24    961s] [ DrvReport              ]      5   0:00:03.8  (   4.3 % )     0:00:03.8 /  0:00:02.8    0.8
[03/14 16:12:24    961s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:12:24    961s] [ PropagateActivity      ]      1   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 16:12:24    961s] [ MISC                   ]          0:00:12.6  (  14.5 % )     0:00:12.6 /  0:00:12.5    1.0
[03/14 16:12:24    961s] ---------------------------------------------------------------------------------------------
[03/14 16:12:24    961s]  optDesign TOTAL                    0:01:27.3  ( 100.0 % )     0:01:27.3 /  0:01:27.4    1.0
[03/14 16:12:24    961s] ---------------------------------------------------------------------------------------------
[03/14 16:12:24    961s] 
[03/14 16:12:24    961s] Deleting Cell Server ...
[03/14 16:12:24    961s] <CMD> optDesign -postRoute -inc
[03/14 16:12:24    961s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1457.9M, totSessionCpu=0:16:02 **
[03/14 16:12:24    961s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 16:12:24    961s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/14 16:12:24    962s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 16:12:24    962s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:12:24    962s] Summary for sequential cells identification: 
[03/14 16:12:24    962s]   Identified SBFF number: 199
[03/14 16:12:24    962s]   Identified MBFF number: 0
[03/14 16:12:24    962s]   Identified SB Latch number: 0
[03/14 16:12:24    962s]   Identified MB Latch number: 0
[03/14 16:12:24    962s]   Not identified SBFF number: 0
[03/14 16:12:24    962s]   Not identified MBFF number: 0
[03/14 16:12:24    962s]   Not identified SB Latch number: 0
[03/14 16:12:24    962s]   Not identified MB Latch number: 0
[03/14 16:12:24    962s]   Number of sequential cells which are not FFs: 104
[03/14 16:12:24    962s]  Visiting view : WC_VIEW
[03/14 16:12:24    962s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 16:12:24    962s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:12:24    962s]  Visiting view : BC_VIEW
[03/14 16:12:24    962s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 16:12:24    962s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:12:24    962s]  Setting StdDelay to 14.50
[03/14 16:12:24    962s] Creating Cell Server, finished. 
[03/14 16:12:24    962s] 
[03/14 16:12:24    962s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 16:12:24    962s] GigaOpt running with 1 threads.
[03/14 16:12:24    962s] Info: 1 threads available for lower-level modules during optimization.
[03/14 16:12:24    962s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.1M
[03/14 16:12:24    962s] z: 2, totalTracks: 1
[03/14 16:12:24    962s] z: 4, totalTracks: 1
[03/14 16:12:24    962s] z: 6, totalTracks: 1
[03/14 16:12:24    962s] z: 8, totalTracks: 1
[03/14 16:12:24    962s] #spOpts: N=65 mergeVia=F 
[03/14 16:12:24    962s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.1M
[03/14 16:12:24    962s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1830.1M
[03/14 16:12:24    962s] Core basic site is core
[03/14 16:12:24    962s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 16:12:24    962s] SiteArray: use 2,285,568 bytes
[03/14 16:12:24    962s] SiteArray: current memory after site array memory allocation 1832.2M
[03/14 16:12:24    962s] SiteArray: FP blocked sites are writable
[03/14 16:12:24    962s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 16:12:24    962s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1832.2M
[03/14 16:12:24    962s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 16:12:24    962s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1832.2M
[03/14 16:12:24    962s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.080, MEM:1832.2M
[03/14 16:12:24    962s] OPERPROF:     Starting CMU at level 3, MEM:1832.2M
[03/14 16:12:24    962s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1832.2M
[03/14 16:12:24    962s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1832.2M
[03/14 16:12:24    962s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1832.2MB).
[03/14 16:12:24    962s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1832.2M
[03/14 16:12:24    962s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:12:24    962s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 16:12:24    962s] 	Cell FILL1_LL, site bcore.
[03/14 16:12:24    962s] 	Cell FILL_NW_HH, site bcore.
[03/14 16:12:24    962s] 	Cell FILL_NW_LL, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHCD1, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHCD2, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHCD4, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHCD8, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHD1, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHD2, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHD4, site bcore.
[03/14 16:12:24    962s] 	Cell LVLLHD8, site bcore.
[03/14 16:12:24    962s] .
[03/14 16:12:24    962s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1832.2M
[03/14 16:12:25    962s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.095, MEM:1832.2M
[03/14 16:12:25    962s] 
[03/14 16:12:25    962s] Creating Lib Analyzer ...
[03/14 16:12:25    962s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:12:25    962s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:12:25    962s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:12:25    962s] 
[03/14 16:12:26    963s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:04 mem=1854.3M
[03/14 16:12:26    963s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:04 mem=1854.3M
[03/14 16:12:26    963s] Creating Lib Analyzer, finished. 
[03/14 16:12:26    963s] Effort level <high> specified for reg2reg path_group
[03/14 16:12:28    965s]              0V	    VSS
[03/14 16:12:28    965s]            0.9V	    VDD
[03/14 16:12:29    967s] Processing average sequential pin duty cycle 
[03/14 16:12:29    967s] Processing average sequential pin duty cycle 
[03/14 16:12:29    967s] Initializing cpe interface
[03/14 16:12:31    968s] Processing average sequential pin duty cycle 
[03/14 16:12:34    971s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1529.6M, totSessionCpu=0:16:12 **
[03/14 16:12:34    971s] **INFO: DRVs not fixed with -incr option
[03/14 16:12:34    971s] Existing Dirty Nets : 0
[03/14 16:12:34    971s] New Signature Flow (optDesignCheckOptions) ....
[03/14 16:12:34    971s] #Taking db snapshot
[03/14 16:12:34    971s] #Taking db snapshot ... done
[03/14 16:12:34    971s] OPERPROF: Starting checkPlace at level 1, MEM:1890.9M
[03/14 16:12:34    971s] z: 2, totalTracks: 1
[03/14 16:12:34    971s] z: 4, totalTracks: 1
[03/14 16:12:34    971s] z: 6, totalTracks: 1
[03/14 16:12:34    971s] z: 8, totalTracks: 1
[03/14 16:12:34    971s] #spOpts: N=65 
[03/14 16:12:34    971s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1890.9M
[03/14 16:12:34    971s] Info: 27 insts are soft-fixed.
[03/14 16:12:34    971s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1890.9M
[03/14 16:12:34    971s] Begin checking placement ... (start mem=1890.9M, init mem=1890.9M)
[03/14 16:12:34    971s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1890.9M
[03/14 16:12:34    971s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1890.9M
[03/14 16:12:34    971s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1890.9M
[03/14 16:12:34    971s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.072, MEM:1890.9M
[03/14 16:12:34    971s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1890.9M
[03/14 16:12:34    971s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:1890.9M
[03/14 16:12:34    971s] *info: Placed = 26293          (Fixed = 91)
[03/14 16:12:34    971s] *info: Unplaced = 0           
[03/14 16:12:34    971s] Placement Density:61.38%(123342/200962)
[03/14 16:12:34    971s] Placement Density (including fixed std cells):61.38%(123342/200962)
[03/14 16:12:34    971s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.9M
[03/14 16:12:34    971s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1888.7M
[03/14 16:12:34    971s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1888.7M)
[03/14 16:12:34    971s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.227, MEM:1888.7M
[03/14 16:12:34    971s]  Initial DC engine is -> aae
[03/14 16:12:34    971s]  
[03/14 16:12:34    971s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/14 16:12:34    971s]  
[03/14 16:12:34    971s]  
[03/14 16:12:34    971s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/14 16:12:34    971s]  
[03/14 16:12:34    971s] Reset EOS DB
[03/14 16:12:34    971s] Ignoring AAE DB Resetting ...
[03/14 16:12:34    971s]  Set Options for AAE Based Opt flow 
[03/14 16:12:34    971s] *** optDesign -postRoute ***
[03/14 16:12:34    971s] DRC Margin: user margin 0.0; extra margin 0
[03/14 16:12:34    971s] Setup Target Slack: user slack 0
[03/14 16:12:34    971s] Hold Target Slack: user slack 0
[03/14 16:12:34    971s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 16:12:34    971s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/14 16:12:34    972s] All LLGs are deleted
[03/14 16:12:34    972s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1888.7M
[03/14 16:12:34    972s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1888.7M
[03/14 16:12:34    972s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1888.7M
[03/14 16:12:34    972s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1888.7M
[03/14 16:12:34    972s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1890.9M
[03/14 16:12:34    972s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1890.9M
[03/14 16:12:34    972s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1890.9M
[03/14 16:12:34    972s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.092, MEM:1890.9M
[03/14 16:12:34    972s] Include MVT Delays for Hold Opt
[03/14 16:12:34    972s] Deleting Cell Server ...
[03/14 16:12:34    972s] Deleting Lib Analyzer.
[03/14 16:12:34    972s] ** INFO : this run is activating 'postRoute' automaton
[03/14 16:12:34    972s] 
[03/14 16:12:34    972s] Power view               = WC_VIEW
[03/14 16:12:34    972s] Number of VT partitions  = 2
[03/14 16:12:34    972s] Standard cells in design = 811
[03/14 16:12:34    972s] Instances in design      = 26293
[03/14 16:12:34    972s] 
[03/14 16:12:34    972s] Instance distribution across the VT partitions:
[03/14 16:12:34    972s] 
[03/14 16:12:34    972s]  LVT : inst = 10245 (39.0%), cells = 335 (41.31%)
[03/14 16:12:34    972s]    Lib tcbn65gpluswc        : inst = 10245 (39.0%)
[03/14 16:12:34    972s] 
[03/14 16:12:34    972s]  HVT : inst = 16048 (61.0%), cells = 461 (56.84%)
[03/14 16:12:34    972s]    Lib tcbn65gpluswc        : inst = 16048 (61.0%)
[03/14 16:12:34    972s] 
[03/14 16:12:34    972s] Reporting took 0 sec
[03/14 16:12:34    972s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27454 access done (mem: 1890.898M)
[03/14 16:12:34    972s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:12:34    972s] Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:12:34    972s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:12:34    972s] RC Extraction called in multi-corner(2) mode.
[03/14 16:12:34    972s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:12:34    972s] Process corner(s) are loaded.
[03/14 16:12:34    972s]  Corner: Cmax
[03/14 16:12:34    972s]  Corner: Cmin
[03/14 16:12:34    972s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:12:34    972s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:12:34    972s]       RC Corner Indexes            0       1   
[03/14 16:12:34    972s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:12:34    972s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:12:34    972s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:12:34    972s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:12:34    972s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:12:34    972s] Shrink Factor                : 1.00000
[03/14 16:12:35    972s] LayerId::1 widthSet size::4
[03/14 16:12:35    972s] LayerId::2 widthSet size::4
[03/14 16:12:35    972s] LayerId::3 widthSet size::4
[03/14 16:12:35    972s] LayerId::4 widthSet size::4
[03/14 16:12:35    972s] LayerId::5 widthSet size::4
[03/14 16:12:35    972s] LayerId::6 widthSet size::4
[03/14 16:12:35    972s] LayerId::7 widthSet size::4
[03/14 16:12:35    972s] LayerId::8 widthSet size::4
[03/14 16:12:35    972s] Initializing multi-corner capacitance tables ... 
[03/14 16:12:35    972s] Initializing multi-corner resistance tables ...
[03/14 16:12:35    972s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:12:35    973s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1880.9M)
[03/14 16:12:35    973s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:12:35    973s] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1946.5M)
[03/14 16:12:36    973s] Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1946.5M)
[03/14 16:12:36    973s] Extracted 30.0006% (CPU Time= 0:00:01.2  MEM= 1946.5M)
[03/14 16:12:36    974s] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1946.5M)
[03/14 16:12:36    974s] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1946.5M)
[03/14 16:12:36    974s] Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1946.5M)
[03/14 16:12:37    974s] Extracted 70.0006% (CPU Time= 0:00:02.0  MEM= 1946.5M)
[03/14 16:12:37    975s] Extracted 80.0006% (CPU Time= 0:00:02.4  MEM= 1950.5M)
[03/14 16:12:37    975s] Extracted 90.0005% (CPU Time= 0:00:02.8  MEM= 1950.5M)
[03/14 16:12:39    976s] Extracted 100% (CPU Time= 0:00:04.0  MEM= 1950.5M)
[03/14 16:12:39    976s] Number of Extracted Resistors     : 456693
[03/14 16:12:39    976s] Number of Extracted Ground Cap.   : 452910
[03/14 16:12:39    976s] Number of Extracted Coupling Cap. : 713552
[03/14 16:12:39    976s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1919.238M)
[03/14 16:12:39    976s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:12:39    976s]  Corner: Cmax
[03/14 16:12:39    976s]  Corner: Cmin
[03/14 16:12:39    976s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1919.2M)
[03/14 16:12:39    976s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:12:39    977s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27454 access done (mem: 1919.238M)
[03/14 16:12:39    977s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1919.238M)
[03/14 16:12:39    977s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1919.238M)
[03/14 16:12:39    977s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:12:40    978s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1919.238M)
[03/14 16:12:40    978s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=1919.238M)
[03/14 16:12:40    978s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1919.238M)
[03/14 16:12:40    978s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1901.512M)
[03/14 16:12:40    978s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1901.5M)
[03/14 16:12:40    978s] LayerId::1 widthSet size::4
[03/14 16:12:40    978s] LayerId::2 widthSet size::4
[03/14 16:12:40    978s] LayerId::3 widthSet size::4
[03/14 16:12:40    978s] LayerId::4 widthSet size::4
[03/14 16:12:40    978s] LayerId::5 widthSet size::4
[03/14 16:12:40    978s] LayerId::6 widthSet size::4
[03/14 16:12:40    978s] LayerId::7 widthSet size::4
[03/14 16:12:40    978s] LayerId::8 widthSet size::4
[03/14 16:12:40    978s] Initializing multi-corner capacitance tables ... 
[03/14 16:12:40    978s] Initializing multi-corner resistance tables ...
[03/14 16:12:40    979s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274945 ; uaWl: 0.983723 ; uaWlH: 0.227854 ; aWlH: 0.012518 ; Pmax: 0.827800 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:12:40    979s] End AAE Lib Interpolated Model. (MEM=1901.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:40    979s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 16:12:40    979s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 16:12:40    979s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[03/14 16:12:40    979s] Starting delay calculation for Hold views
[03/14 16:12:40    979s] #################################################################################
[03/14 16:12:40    979s] # Design Stage: PostRoute
[03/14 16:12:40    979s] # Design Name: fullchip
[03/14 16:12:40    979s] # Design Mode: 65nm
[03/14 16:12:40    979s] # Analysis Mode: MMMC OCV 
[03/14 16:12:40    979s] # Parasitics Mode: SPEF/RCDB
[03/14 16:12:40    979s] # Signoff Settings: SI Off 
[03/14 16:12:40    979s] #################################################################################
[03/14 16:12:40    979s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:12:40    979s] Calculate late delays in OCV mode...
[03/14 16:12:40    979s] Calculate early delays in OCV mode...
[03/14 16:12:40    979s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/14 16:12:40    979s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/14 16:12:40    979s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 16:12:40    979s] End AAE Lib Interpolated Model. (MEM=18.2383 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:40    979s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:12:40    979s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27476. 
[03/14 16:12:40    979s] Total number of fetched objects 27476
[03/14 16:12:40    979s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/14 16:12:40    979s] End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
[03/14 16:12:40    979s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.6 REAL=0:00:05.0)
[03/14 16:12:40    979s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 0.0M) ***
[03/14 16:12:40    979s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:00:43.2 mem=0.0M)
[03/14 16:12:40    979s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:00:43.2 mem=0.0M ***
[03/14 16:12:40    979s] *** QThread HoldInit [finish] : cpu/real = 0:00:08.0/0:00:07.9 (1.0), mem = 0.0M
[03/14 16:12:40    979s] 
[03/14 16:12:40    979s] =============================================================================================
[03/14 16:12:40    979s]  Step TAT Report for QThreadWorker #1
[03/14 16:12:40    979s] =============================================================================================
[03/14 16:12:40    979s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:12:40    979s] ---------------------------------------------------------------------------------------------
[03/14 16:12:40    979s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:12:40    979s] [ TimingUpdate           ]      1   0:00:01.0  (  12.9 % )     0:00:05.8 /  0:00:05.9    1.0
[03/14 16:12:40    979s] [ FullDelayCalc          ]      1   0:00:04.8  (  60.7 % )     0:00:04.8 /  0:00:04.8    1.0
[03/14 16:12:40    979s] [ SlackTraversorInit     ]      1   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 16:12:40    979s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:12:40    979s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:12:40    979s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:12:40    979s] [ MISC                   ]          0:00:01.5  (  18.9 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 16:12:40    979s] ---------------------------------------------------------------------------------------------
[03/14 16:12:40    979s]  QThreadWorker #1 TOTAL             0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:08.0    1.0
[03/14 16:12:40    979s] ---------------------------------------------------------------------------------------------
[03/14 16:12:40    979s] 
[03/14 16:12:48    986s]  
_______________________________________________________________________
[03/14 16:12:49    987s] Starting delay calculation for Setup views
[03/14 16:12:49    987s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:12:50    987s] #################################################################################
[03/14 16:12:50    987s] # Design Stage: PostRoute
[03/14 16:12:50    987s] # Design Name: fullchip
[03/14 16:12:50    987s] # Design Mode: 65nm
[03/14 16:12:50    987s] # Analysis Mode: MMMC OCV 
[03/14 16:12:50    987s] # Parasitics Mode: SPEF/RCDB
[03/14 16:12:50    987s] # Signoff Settings: SI On 
[03/14 16:12:50    987s] #################################################################################
[03/14 16:12:50    987s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:12:50    987s] Setting infinite Tws ...
[03/14 16:12:50    987s] First Iteration Infinite Tw... 
[03/14 16:12:50    987s] Calculate early delays in OCV mode...
[03/14 16:12:50    987s] Calculate late delays in OCV mode...
[03/14 16:12:50    987s] Topological Sorting (REAL = 0:00:00.0, MEM = 1899.5M, InitMEM = 1899.5M)
[03/14 16:12:50    987s] Start delay calculation (fullDC) (1 T). (MEM=1899.51)
[03/14 16:12:51    988s] End AAE Lib Interpolated Model. (MEM=1911.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:12:57    994s] Total number of fetched objects 27476
[03/14 16:12:57    994s] AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
[03/14 16:12:57    994s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:12:57    994s] End delay calculation. (MEM=1949.27 CPU=0:00:06.3 REAL=0:00:06.0)
[03/14 16:12:57    994s] End delay calculation (fullDC). (MEM=1949.27 CPU=0:00:07.0 REAL=0:00:07.0)
[03/14 16:12:57    994s] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 1949.3M) ***
[03/14 16:12:59    996s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1949.3M)
[03/14 16:12:59    996s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:12:59    996s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1949.3M)
[03/14 16:12:59    996s] 
[03/14 16:12:59    996s] Executing IPO callback for view pruning ..
[03/14 16:12:59    996s] Starting SI iteration 2
[03/14 16:12:59    996s] Calculate early delays in OCV mode...
[03/14 16:12:59    996s] Calculate late delays in OCV mode...
[03/14 16:12:59    996s] Start delay calculation (fullDC) (1 T). (MEM=1879.38)
[03/14 16:12:59    996s] End AAE Lib Interpolated Model. (MEM=1879.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:13:01    998s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:13:01    998s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
[03/14 16:13:01    998s] Total number of fetched objects 27476
[03/14 16:13:01    998s] AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
[03/14 16:13:01    998s] End delay calculation. (MEM=1885.54 CPU=0:00:01.8 REAL=0:00:02.0)
[03/14 16:13:01    998s] End delay calculation (fullDC). (MEM=1885.54 CPU=0:00:01.9 REAL=0:00:02.0)
[03/14 16:13:01    998s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1885.5M) ***
[03/14 16:13:02   1000s] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:16:40 mem=1885.5M)
[03/14 16:13:02   1000s] End AAE Lib Interpolated Model. (MEM=1885.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:13:02   1000s] ** Profile ** Start :  cpu=0:00:00.0, mem=1885.5M
[03/14 16:13:03   1000s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1885.5M
[03/14 16:13:03   1000s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1885.5M
[03/14 16:13:03   1000s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1885.5M
[03/14 16:13:03   1000s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1885.5M
[03/14 16:13:04   1001s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1900.8M
[03/14 16:13:04   1001s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.200 | -37.167 | -13.033 |
|    Violating Paths:|  1197   |  1101   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1515.8M, totSessionCpu=0:16:41 **
[03/14 16:13:04   1001s] Setting latch borrow mode to budget during optimization.
[03/14 16:13:05   1003s] Info: Done creating the CCOpt slew target map.
[03/14 16:13:05   1003s] *** Timing NOT met, worst failing slack is -0.296
[03/14 16:13:05   1003s] *** Check timing (0:00:00.0)
[03/14 16:13:05   1003s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:13:05   1003s] optDesignOneStep: Power Flow
[03/14 16:13:05   1003s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:13:05   1003s] Begin: GigaOpt Optimization in WNS mode
[03/14 16:13:05   1003s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/14 16:13:06   1003s] Info: 195 clock nets excluded from IPO operation.
[03/14 16:13:06   1003s] End AAE Lib Interpolated Model. (MEM=1862.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:13:06   1003s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:43.3/0:27:42.0 (0.6), mem = 1862.8M
[03/14 16:13:06   1003s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.8
[03/14 16:13:06   1003s] (I,S,L,T): WC_VIEW: 78.3079, 22.8941, 1.0437, 102.246
[03/14 16:13:06   1003s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:13:06   1003s] ### Creating PhyDesignMc. totSessionCpu=0:16:43 mem=1862.8M
[03/14 16:13:06   1003s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:13:06   1003s] OPERPROF: Starting DPlace-Init at level 1, MEM:1862.8M
[03/14 16:13:06   1003s] z: 2, totalTracks: 1
[03/14 16:13:06   1003s] z: 4, totalTracks: 1
[03/14 16:13:06   1003s] z: 6, totalTracks: 1
[03/14 16:13:06   1003s] z: 8, totalTracks: 1
[03/14 16:13:06   1003s] #spOpts: N=65 mergeVia=F 
[03/14 16:13:06   1003s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1862.8M
[03/14 16:13:06   1003s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1862.8M
[03/14 16:13:06   1003s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1862.8MB).
[03/14 16:13:06   1003s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.116, MEM:1862.8M
[03/14 16:13:06   1003s] TotalInstCnt at PhyDesignMc Initialization: 26,293
[03/14 16:13:06   1003s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:44 mem=1862.8M
[03/14 16:13:06   1003s] ### Creating RouteCongInterface, started
[03/14 16:13:06   1003s] ### Creating LA Mngr. totSessionCpu=0:16:44 mem=1983.1M
[03/14 16:13:07   1004s] ### Creating LA Mngr, finished. totSessionCpu=0:16:45 mem=1999.1M
[03/14 16:13:07   1005s] ### Creating RouteCongInterface, finished
[03/14 16:13:07   1005s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:13:07   1005s] 
[03/14 16:13:07   1005s] Creating Lib Analyzer ...
[03/14 16:13:07   1005s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:13:07   1005s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:13:07   1005s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:13:07   1005s] 
[03/14 16:13:08   1006s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:46 mem=1999.1M
[03/14 16:13:08   1006s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:46 mem=1999.1M
[03/14 16:13:08   1006s] Creating Lib Analyzer, finished. 
[03/14 16:13:13   1011s] *info: 195 clock nets excluded
[03/14 16:13:13   1011s] *info: 2 special nets excluded.
[03/14 16:13:13   1011s] *info: 115 no-driver nets excluded.
[03/14 16:13:16   1013s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9026.4
[03/14 16:13:16   1013s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 16:13:16   1014s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -50.199 Density 61.40
[03/14 16:13:16   1014s] Optimizer WNS Pass 0
[03/14 16:13:16   1014s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.166|
|HEPG      |-0.082|-37.166|
|All Paths |-0.296|-50.199|
+----------+------+-------+

[03/14 16:13:16   1014s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2018.2M
[03/14 16:13:16   1014s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2018.2M
[03/14 16:13:16   1014s] Active Path Group: reg2reg  
[03/14 16:13:17   1014s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:17   1014s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:13:17   1014s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:17   1014s] |  -0.082|   -0.296| -37.166|  -50.199|    61.40%|   0:00:01.0| 2018.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:13:17   1014s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:13:23   1020s] |  -0.078|   -0.296| -37.396|  -50.429|    61.44%|   0:00:06.0| 2050.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:13:23   1020s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:13:24   1021s] |  -0.078|   -0.296| -37.388|  -50.421|    61.46%|   0:00:01.0| 2053.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:13:24   1021s] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/14 16:13:24   1021s] Starting generalSmallTnsOpt
[03/14 16:13:24   1021s] Ending generalSmallTnsOpt End
[03/14 16:13:24   1021s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:27   1024s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3868_CTS_24 (CKBD2)
[03/14 16:13:27   1024s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3869_CTS_24 (CKBD2)
[03/14 16:13:27   1024s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3870_CTS_24 (CKBD2)
[03/14 16:13:27   1024s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3871_CTS_37 (CKBD2)
[03/14 16:13:27   1024s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3872_CTS_37 (CKBD2)
[03/14 16:13:27   1024s] skewClock sized 0 and inserted 5 insts
[03/14 16:13:27   1024s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:27   1024s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:13:27   1024s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:31   1029s] |  -0.070|   -0.296| -36.594|  -49.627|    61.45%|   0:00:07.0| 2085.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:13:31   1029s] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/14 16:13:32   1029s] |  -0.070|   -0.296| -36.536|  -49.570|    61.45%|   0:00:01.0| 2085.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:13:32   1029s] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/14 16:13:37   1035s] Starting generalSmallTnsOpt
[03/14 16:13:37   1035s] Ending generalSmallTnsOpt End
[03/14 16:13:37   1035s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:40   1038s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3920_CTS_37 (CKBD2)
[03/14 16:13:40   1038s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3921_CTS_24 (CKBD2)
[03/14 16:13:40   1038s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3922_CTS_36 (BUFFD2)
[03/14 16:13:40   1038s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3923_CTS_24 (CKBD2)
[03/14 16:13:40   1038s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3924_CTS_24 (CKBD2)
[03/14 16:13:40   1038s] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3925_CTS_24 (CKBD2)
[03/14 16:13:40   1038s] skewClock sized 0 and inserted 6 insts
[03/14 16:13:41   1038s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:41   1038s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:13:41   1038s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:47   1045s] |  -0.066|   -0.296| -36.783|  -49.817|    61.53%|   0:00:15.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:13:47   1045s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 16:13:48   1045s] |  -0.065|   -0.296| -36.907|  -49.940|    61.54%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:48   1045s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:49   1046s] |  -0.065|   -0.296| -36.839|  -49.872|    61.54%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:49   1046s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:49   1047s] |  -0.065|   -0.296| -36.791|  -49.825|    61.55%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:49   1047s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:50   1047s] |  -0.065|   -0.296| -36.780|  -49.813|    61.55%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:50   1047s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:50   1047s] |  -0.065|   -0.296| -36.766|  -49.800|    61.55%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:50   1047s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:55   1052s] |  -0.065|   -0.296| -36.697|  -49.731|    61.60%|   0:00:05.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:55   1052s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:56   1053s] |  -0.065|   -0.296| -36.662|  -49.695|    61.63%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:13:56   1053s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 16:13:56   1053s] Starting generalSmallTnsOpt
[03/14 16:13:56   1053s] Ending generalSmallTnsOpt End
[03/14 16:13:56   1054s] |  -0.066|   -0.296| -36.654|  -49.687|    61.63%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:13:56   1054s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 16:13:56   1054s] |  -0.066|   -0.296| -36.654|  -49.687|    61.63%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:13:56   1054s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 16:13:56   1054s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:13:56   1054s] 
[03/14 16:13:56   1054s] *** Finish Core Optimize Step (cpu=0:00:39.9 real=0:00:40.0 mem=2134.0M) ***
[03/14 16:13:56   1054s] 
[03/14 16:13:56   1054s] *** Finished Optimize Step Cumulative (cpu=0:00:40.0 real=0:00:40.0 mem=2134.0M) ***
[03/14 16:13:56   1054s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-36.654|
|HEPG      |-0.066|-36.654|
|All Paths |-0.296|-49.687|
+----------+------+-------+

[03/14 16:13:56   1054s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -49.687 Density 61.63
[03/14 16:13:56   1054s] Update Timing Windows (Threshold 0.015) ...
[03/14 16:13:56   1054s] Re Calculate Delays on 75 Nets
[03/14 16:13:57   1054s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-36.647|
|HEPG      |-0.066|-36.647|
|All Paths |-0.296|-49.681|
+----------+------+-------+

[03/14 16:13:57   1054s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:13:57   1054s] Layer 3 has 206 constrained nets 
[03/14 16:13:57   1054s] Layer 7 has 33 constrained nets 
[03/14 16:13:57   1054s] **** End NDR-Layer Usage Statistics ****
[03/14 16:13:57   1054s] 
[03/14 16:13:57   1054s] *** Finish Post Route Setup Fixing (cpu=0:00:40.6 real=0:00:41.0 mem=2134.0M) ***
[03/14 16:13:57   1054s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9026.4
[03/14 16:13:57   1054s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2114.9M
[03/14 16:13:57   1054s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.101, MEM:2114.9M
[03/14 16:13:57   1054s] TotalInstCnt at PhyDesignMc Destruction: 26,422
[03/14 16:13:57   1054s] (I,S,L,T): WC_VIEW: 78.5392, 23.0136, 1.05144, 102.604
[03/14 16:13:57   1054s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.8
[03/14 16:13:57   1054s] *** SetupOpt [finish] : cpu/real = 0:00:51.3/0:00:51.2 (1.0), totSession cpu/real = 0:17:34.6/0:28:33.2 (0.6), mem = 2114.9M
[03/14 16:13:57   1054s] 
[03/14 16:13:57   1054s] =============================================================================================
[03/14 16:13:57   1054s]  Step TAT Report for WnsOpt #2
[03/14 16:13:57   1054s] =============================================================================================
[03/14 16:13:57   1054s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:13:57   1054s] ---------------------------------------------------------------------------------------------
[03/14 16:13:57   1054s] [ SkewClock              ]      2   0:00:06.1  (  12.0 % )     0:00:06.8 /  0:00:06.8    1.0
[03/14 16:13:57   1054s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:13:57   1054s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 16:13:57   1054s] [ LibAnalyzerInit        ]      2   0:00:02.0  (   3.9 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 16:13:57   1054s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:13:57   1054s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.0
[03/14 16:13:57   1054s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 16:13:57   1054s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:13:57   1054s] [ TransformInit          ]      1   0:00:07.0  (  13.6 % )     0:00:07.9 /  0:00:07.9    1.0
[03/14 16:13:57   1054s] [ SpefRCNetCheck         ]      1   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 16:13:57   1054s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/14 16:13:57   1054s] [ OptSingleIteration     ]     40   0:00:00.1  (   0.2 % )     0:00:32.9 /  0:00:33.0    1.0
[03/14 16:13:57   1054s] [ OptGetWeight           ]     40   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:13:57   1054s] [ OptEval                ]     40   0:00:29.2  (  56.9 % )     0:00:29.2 /  0:00:29.2    1.0
[03/14 16:13:57   1054s] [ OptCommit              ]     40   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.8    1.0
[03/14 16:13:57   1054s] [ IncrTimingUpdate       ]     39   0:00:01.3  (   2.5 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:13:57   1054s] [ PostCommitDelayUpdate  ]     43   0:00:00.2  (   0.4 % )     0:00:01.1 /  0:00:01.2    1.0
[03/14 16:13:57   1054s] [ IncrDelayCalc          ]    158   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:00.9    1.0
[03/14 16:13:57   1054s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:13:57   1054s] [ SetupOptGetWorkingSet  ]    106   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.1
[03/14 16:13:57   1054s] [ SetupOptGetActiveNode  ]    106   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 16:13:57   1054s] [ SetupOptSlackGraph     ]     40   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    0.9
[03/14 16:13:57   1054s] [ MISC                   ]          0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:13:57   1054s] ---------------------------------------------------------------------------------------------
[03/14 16:13:57   1054s]  WnsOpt #2 TOTAL                    0:00:51.2  ( 100.0 % )     0:00:51.2 /  0:00:51.3    1.0
[03/14 16:13:57   1054s] ---------------------------------------------------------------------------------------------
[03/14 16:13:57   1054s] 
[03/14 16:13:57   1054s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:13:57   1054s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2114.9M
[03/14 16:13:57   1054s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2114.9M
[03/14 16:13:57   1054s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2114.9M
[03/14 16:13:57   1054s] z: 2, totalTracks: 1
[03/14 16:13:57   1054s] z: 4, totalTracks: 1
[03/14 16:13:57   1054s] z: 6, totalTracks: 1
[03/14 16:13:57   1054s] z: 8, totalTracks: 1
[03/14 16:13:57   1054s] #spOpts: N=65 
[03/14 16:13:57   1054s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2114.9M
[03/14 16:13:57   1054s] Info: 38 insts are soft-fixed.
[03/14 16:13:57   1054s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.091, MEM:2114.9M
[03/14 16:13:57   1054s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2114.9MB).
[03/14 16:13:57   1054s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.123, MEM:2114.9M
[03/14 16:13:57   1054s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.124, MEM:2114.9M
[03/14 16:13:57   1054s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.7
[03/14 16:13:57   1054s] OPERPROF:   Starting RefinePlace at level 2, MEM:2114.9M
[03/14 16:13:57   1054s] *** Starting refinePlace (0:17:35 mem=2114.9M) ***
[03/14 16:13:57   1054s] Total net bbox length = 3.690e+05 (1.735e+05 1.955e+05) (ext = 5.739e+03)
[03/14 16:13:57   1054s] Info: 38 insts are soft-fixed.
[03/14 16:13:57   1054s] 
[03/14 16:13:57   1054s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:13:57   1054s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:13:57   1054s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2114.9M
[03/14 16:13:57   1054s] Starting refinePlace ...
[03/14 16:13:57   1054s] ** Cut row section cpu time 0:00:00.0.
[03/14 16:13:57   1054s]    Spread Effort: high, post-route mode, useDDP on.
[03/14 16:13:57   1055s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2114.9MB) @(0:17:35 - 0:17:35).
[03/14 16:13:57   1055s] Move report: preRPlace moves 375 insts, mean move: 0.44 um, max move: 2.80 um
[03/14 16:13:57   1055s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4879_0): (315.20, 427.60) --> (314.20, 429.40)
[03/14 16:13:57   1055s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/14 16:13:57   1055s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:13:57   1055s] 
[03/14 16:13:57   1055s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:13:58   1055s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:13:58   1055s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2114.9MB) @(0:17:35 - 0:17:36).
[03/14 16:13:58   1055s] Move report: Detail placement moves 375 insts, mean move: 0.44 um, max move: 2.80 um
[03/14 16:13:58   1055s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4879_0): (315.20, 427.60) --> (314.20, 429.40)
[03/14 16:13:58   1055s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2114.9MB
[03/14 16:13:58   1055s] Statistics of distance of Instance movement in refine placement:
[03/14 16:13:58   1055s]   maximum (X+Y) =         2.80 um
[03/14 16:13:58   1055s]   inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4879_0) with max move: (315.2, 427.6) -> (314.2, 429.4)
[03/14 16:13:58   1055s]   mean    (X+Y) =         0.44 um
[03/14 16:13:58   1055s] Summary Report:
[03/14 16:13:58   1055s] Instances move: 375 (out of 26369 movable)
[03/14 16:13:58   1055s] Instances flipped: 0
[03/14 16:13:58   1055s] Mean displacement: 0.44 um
[03/14 16:13:58   1055s] Max displacement: 2.80 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4879_0) (315.2, 427.6) -> (314.2, 429.4)
[03/14 16:13:58   1055s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/14 16:13:58   1055s] Total instances moved : 375
[03/14 16:13:58   1055s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.870, REAL:0.865, MEM:2114.9M
[03/14 16:13:58   1055s] Total net bbox length = 3.691e+05 (1.736e+05 1.955e+05) (ext = 5.739e+03)
[03/14 16:13:58   1055s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2114.9MB
[03/14 16:13:58   1055s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2114.9MB) @(0:17:35 - 0:17:36).
[03/14 16:13:58   1055s] *** Finished refinePlace (0:17:36 mem=2114.9M) ***
[03/14 16:13:58   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.7
[03/14 16:13:58   1055s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.930, REAL:0.928, MEM:2114.9M
[03/14 16:13:58   1055s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2114.9M
[03/14 16:13:58   1055s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.095, MEM:2114.9M
[03/14 16:13:58   1055s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.140, REAL:1.147, MEM:2114.9M
[03/14 16:13:58   1055s] End: GigaOpt Optimization in WNS mode
[03/14 16:13:58   1055s] Skipping post route harden opt
[03/14 16:13:58   1055s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:13:58   1055s] optDesignOneStep: Power Flow
[03/14 16:13:58   1055s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:13:58   1055s] Deleting Lib Analyzer.
[03/14 16:13:58   1055s] Begin: GigaOpt Optimization in TNS mode
[03/14 16:13:58   1055s] Info: 206 clock nets excluded from IPO operation.
[03/14 16:13:58   1055s] End AAE Lib Interpolated Model. (MEM=2009.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:13:58   1055s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:35.9/0:28:34.6 (0.6), mem = 2009.9M
[03/14 16:13:58   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.9
[03/14 16:13:58   1056s] (I,S,L,T): WC_VIEW: 78.5392, 23.0136, 1.05144, 102.604
[03/14 16:13:58   1056s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:13:58   1056s] ### Creating PhyDesignMc. totSessionCpu=0:17:36 mem=2009.9M
[03/14 16:13:58   1056s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:13:58   1056s] OPERPROF: Starting DPlace-Init at level 1, MEM:2009.9M
[03/14 16:13:58   1056s] z: 2, totalTracks: 1
[03/14 16:13:58   1056s] z: 4, totalTracks: 1
[03/14 16:13:58   1056s] z: 6, totalTracks: 1
[03/14 16:13:58   1056s] z: 8, totalTracks: 1
[03/14 16:13:58   1056s] #spOpts: N=65 
[03/14 16:13:58   1056s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2009.9M
[03/14 16:13:58   1056s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:2009.9M
[03/14 16:13:58   1056s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2009.9MB).
[03/14 16:13:58   1056s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.123, MEM:2009.9M
[03/14 16:13:59   1056s] TotalInstCnt at PhyDesignMc Initialization: 26,433
[03/14 16:13:59   1056s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:36 mem=2009.9M
[03/14 16:13:59   1056s] ### Creating RouteCongInterface, started
[03/14 16:13:59   1056s] ### Creating RouteCongInterface, finished
[03/14 16:13:59   1056s] 
[03/14 16:13:59   1056s] Creating Lib Analyzer ...
[03/14 16:13:59   1056s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:13:59   1056s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:13:59   1056s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:13:59   1056s] 
[03/14 16:14:00   1057s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:38 mem=2011.9M
[03/14 16:14:00   1057s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:38 mem=2011.9M
[03/14 16:14:00   1057s] Creating Lib Analyzer, finished. 
[03/14 16:14:05   1062s] *info: 206 clock nets excluded
[03/14 16:14:05   1062s] *info: 2 special nets excluded.
[03/14 16:14:05   1062s] *info: 115 no-driver nets excluded.
[03/14 16:14:07   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9026.5
[03/14 16:14:07   1065s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 16:14:07   1065s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -49.681 Density 61.64
[03/14 16:14:07   1065s] Optimizer TNS Opt
[03/14 16:14:07   1065s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-36.647|
|HEPG      |-0.066|-36.647|
|All Paths |-0.296|-49.681|
+----------+------+-------+

[03/14 16:14:07   1065s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2031.0M
[03/14 16:14:07   1065s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2031.0M
[03/14 16:14:08   1065s] Active Path Group: reg2reg  
[03/14 16:14:08   1065s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:08   1065s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:14:08   1065s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:08   1065s] |  -0.066|   -0.296| -36.647|  -49.681|    61.64%|   0:00:00.0| 2031.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:14:08   1065s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 16:14:12   1069s] |  -0.066|   -0.296| -35.931|  -48.964|    61.62%|   0:00:04.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:14:12   1069s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 16:14:14   1072s] |  -0.066|   -0.296| -35.380|  -48.414|    61.62%|   0:00:02.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:14:14   1072s] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/14 16:14:16   1073s] |  -0.066|   -0.296| -35.006|  -48.039|    61.62%|   0:00:02.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:14:16   1073s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 16:14:16   1073s] |  -0.066|   -0.296| -34.946|  -47.979|    61.62%|   0:00:00.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:14:16   1073s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 16:14:16   1074s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:19   1076s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3978_CTS_6 (BUFFD1)
[03/14 16:14:19   1076s] skewClock sized 0 and inserted 1 insts
[03/14 16:14:19   1077s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:19   1077s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:14:19   1077s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:19   1077s] |  -0.066|   -0.296| -34.558|  -47.592|    61.62%|   0:00:03.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 16:14:19   1077s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 16:14:20   1077s] |  -0.066|   -0.296| -34.521|  -47.555|    61.62%|   0:00:01.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 16:14:20   1077s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_22_/E                             |
[03/14 16:14:21   1078s] |  -0.066|   -0.296| -34.506|  -47.539|    61.62%|   0:00:01.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:14:21   1078s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 16:14:21   1078s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:23   1080s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:23   1080s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:14:23   1080s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:23   1081s] |  -0.066|   -0.296| -34.506|  -47.539|    61.62%|   0:00:02.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 16:14:23   1081s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 16:14:23   1081s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:14:23   1081s] 
[03/14 16:14:23   1081s] *** Finish Core Optimize Step (cpu=0:00:15.8 real=0:00:15.0 mem=2115.4M) ***
[03/14 16:14:23   1081s] 
[03/14 16:14:23   1081s] *** Finished Optimize Step Cumulative (cpu=0:00:15.9 real=0:00:15.0 mem=2115.4M) ***
[03/14 16:14:23   1081s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-34.506|
|HEPG      |-0.066|-34.506|
|All Paths |-0.296|-47.539|
+----------+------+-------+

[03/14 16:14:23   1081s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -47.539 Density 61.62
[03/14 16:14:23   1081s] Update Timing Windows (Threshold 0.015) ...
[03/14 16:14:23   1081s] Re Calculate Delays on 15 Nets
[03/14 16:14:23   1081s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-34.506|
|HEPG      |-0.066|-34.506|
|All Paths |-0.296|-47.539|
+----------+------+-------+

[03/14 16:14:23   1081s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:14:23   1081s] Layer 3 has 207 constrained nets 
[03/14 16:14:23   1081s] Layer 7 has 33 constrained nets 
[03/14 16:14:23   1081s] **** End NDR-Layer Usage Statistics ****
[03/14 16:14:23   1081s] 
[03/14 16:14:23   1081s] *** Finish Post Route Setup Fixing (cpu=0:00:16.3 real=0:00:16.0 mem=2115.4M) ***
[03/14 16:14:23   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9026.5
[03/14 16:14:23   1081s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2096.3M
[03/14 16:14:24   1081s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.097, MEM:2096.3M
[03/14 16:14:24   1081s] TotalInstCnt at PhyDesignMc Destruction: 26,427
[03/14 16:14:24   1081s] (I,S,L,T): WC_VIEW: 78.4951, 23.0139, 1.05041, 102.559
[03/14 16:14:24   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.9
[03/14 16:14:24   1081s] *** SetupOpt [finish] : cpu/real = 0:00:25.6/0:00:25.6 (1.0), totSession cpu/real = 0:18:01.5/0:29:00.1 (0.6), mem = 2096.3M
[03/14 16:14:24   1081s] 
[03/14 16:14:24   1081s] =============================================================================================
[03/14 16:14:24   1081s]  Step TAT Report for TnsOpt #3
[03/14 16:14:24   1081s] =============================================================================================
[03/14 16:14:24   1081s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:14:24   1081s] ---------------------------------------------------------------------------------------------
[03/14 16:14:24   1081s] [ SkewClock              ]      2   0:00:04.7  (  18.5 % )     0:00:05.1 /  0:00:05.1    1.0
[03/14 16:14:24   1081s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[03/14 16:14:24   1081s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   4.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 16:14:24   1081s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:14:24   1081s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:14:24   1081s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:14:24   1081s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:14:24   1081s] [ TransformInit          ]      1   0:00:07.0  (  27.5 % )     0:00:08.1 /  0:00:08.1    1.0
[03/14 16:14:24   1081s] [ SpefRCNetCheck         ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:14:24   1081s] [ OptSingleIteration     ]     32   0:00:00.1  (   0.3 % )     0:00:10.0 /  0:00:10.0    1.0
[03/14 16:14:24   1081s] [ OptGetWeight           ]     32   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:14:24   1081s] [ OptEval                ]     32   0:00:07.4  (  29.0 % )     0:00:07.4 /  0:00:07.4    1.0
[03/14 16:14:24   1081s] [ OptCommit              ]     32   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.5    1.0
[03/14 16:14:24   1081s] [ IncrTimingUpdate       ]     37   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 16:14:24   1081s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[03/14 16:14:24   1081s] [ IncrDelayCalc          ]     51   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:14:24   1081s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:14:24   1081s] [ SetupOptGetWorkingSet  ]     38   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:14:24   1081s] [ SetupOptGetActiveNode  ]     38   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/14 16:14:24   1081s] [ SetupOptSlackGraph     ]     32   0:00:00.8  (   3.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:14:24   1081s] [ MISC                   ]          0:00:01.4  (   5.3 % )     0:00:01.4 /  0:00:01.3    1.0
[03/14 16:14:24   1081s] ---------------------------------------------------------------------------------------------
[03/14 16:14:24   1081s]  TnsOpt #3 TOTAL                    0:00:25.6  ( 100.0 % )     0:00:25.6 /  0:00:25.6    1.0
[03/14 16:14:24   1081s] ---------------------------------------------------------------------------------------------
[03/14 16:14:24   1081s] 
[03/14 16:14:24   1081s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:14:24   1081s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2096.3M
[03/14 16:14:24   1081s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2096.3M
[03/14 16:14:24   1081s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2096.3M
[03/14 16:14:24   1081s] z: 2, totalTracks: 1
[03/14 16:14:24   1081s] z: 4, totalTracks: 1
[03/14 16:14:24   1081s] z: 6, totalTracks: 1
[03/14 16:14:24   1081s] z: 8, totalTracks: 1
[03/14 16:14:24   1081s] #spOpts: N=65 
[03/14 16:14:24   1081s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2096.3M
[03/14 16:14:24   1081s] Info: 39 insts are soft-fixed.
[03/14 16:14:24   1081s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.089, MEM:2096.3M
[03/14 16:14:24   1081s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2096.3MB).
[03/14 16:14:24   1081s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.122, MEM:2096.3M
[03/14 16:14:24   1081s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.122, MEM:2096.3M
[03/14 16:14:24   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.8
[03/14 16:14:24   1081s] OPERPROF:   Starting RefinePlace at level 2, MEM:2096.3M
[03/14 16:14:24   1081s] *** Starting refinePlace (0:18:02 mem=2096.3M) ***
[03/14 16:14:24   1081s] Total net bbox length = 3.691e+05 (1.736e+05 1.955e+05) (ext = 5.739e+03)
[03/14 16:14:24   1081s] Info: 39 insts are soft-fixed.
[03/14 16:14:24   1081s] 
[03/14 16:14:24   1081s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:14:24   1081s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:14:24   1081s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2096.3M
[03/14 16:14:24   1081s] Starting refinePlace ...
[03/14 16:14:24   1081s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:14:24   1081s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2096.3MB) @(0:18:02 - 0:18:02).
[03/14 16:14:24   1081s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:14:24   1081s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:14:24   1081s] 
[03/14 16:14:24   1081s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:14:24   1082s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:14:24   1082s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2096.3MB) @(0:18:02 - 0:18:02).
[03/14 16:14:24   1082s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:14:24   1082s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2096.3MB
[03/14 16:14:24   1082s] Statistics of distance of Instance movement in refine placement:
[03/14 16:14:24   1082s]   maximum (X+Y) =         0.00 um
[03/14 16:14:24   1082s]   mean    (X+Y) =         0.00 um
[03/14 16:14:24   1082s] Summary Report:
[03/14 16:14:24   1082s] Instances move: 0 (out of 26364 movable)
[03/14 16:14:24   1082s] Instances flipped: 0
[03/14 16:14:24   1082s] Mean displacement: 0.00 um
[03/14 16:14:24   1082s] Max displacement: 0.00 um 
[03/14 16:14:24   1082s] Total instances moved : 0
[03/14 16:14:24   1082s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.500, REAL:0.493, MEM:2096.3M
[03/14 16:14:24   1082s] Total net bbox length = 3.691e+05 (1.736e+05 1.955e+05) (ext = 5.739e+03)
[03/14 16:14:24   1082s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2096.3MB
[03/14 16:14:24   1082s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2096.3MB) @(0:18:02 - 0:18:02).
[03/14 16:14:24   1082s] *** Finished refinePlace (0:18:02 mem=2096.3M) ***
[03/14 16:14:24   1082s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.8
[03/14 16:14:24   1082s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.560, REAL:0.557, MEM:2096.3M
[03/14 16:14:24   1082s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2096.3M
[03/14 16:14:25   1082s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.104, MEM:2096.3M
[03/14 16:14:25   1082s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.780, REAL:0.783, MEM:2096.3M
[03/14 16:14:25   1082s] End: GigaOpt Optimization in TNS mode
[03/14 16:14:25   1083s]   Timing/DRV Snapshot: (REF)
[03/14 16:14:25   1083s]      Weighted WNS: -0.089
[03/14 16:14:25   1083s]       All  PG WNS: -0.297
[03/14 16:14:25   1083s]       High PG WNS: -0.066
[03/14 16:14:25   1083s]       All  PG TNS: -47.539
[03/14 16:14:25   1083s]       High PG TNS: -34.506
[03/14 16:14:25   1083s]          Tran DRV: 0
[03/14 16:14:25   1083s]           Cap DRV: 0
[03/14 16:14:25   1083s]        Fanout DRV: 0
[03/14 16:14:25   1083s]            Glitch: 0
[03/14 16:14:25   1083s]    Category Slack: { [L, -0.297] [H, -0.066] }
[03/14 16:14:25   1083s] 
[03/14 16:14:25   1083s] ### Creating LA Mngr. totSessionCpu=0:18:03 mem=2012.3M
[03/14 16:14:25   1083s] ### Creating LA Mngr, finished. totSessionCpu=0:18:03 mem=2012.3M
[03/14 16:14:25   1083s] Default Rule : ""
[03/14 16:14:25   1083s] Non Default Rules :
[03/14 16:14:25   1083s] Worst Slack : -0.066 ns
[03/14 16:14:25   1083s] 
[03/14 16:14:25   1083s] Start Layer Assignment ...
[03/14 16:14:25   1083s] WNS(-0.066ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/14 16:14:25   1083s] 
[03/14 16:14:25   1083s] Select 7 cadidates out of 27704.
[03/14 16:14:25   1083s] Total Assign Layers on 2 Nets (cpu 0:00:00.2).
[03/14 16:14:25   1083s] GigaOpt: setting up router preferences
[03/14 16:14:25   1083s]         design wns: -0.0660
[03/14 16:14:25   1083s]         slack threshold: 1.3840
[03/14 16:14:26   1083s] GigaOpt: 0 nets assigned router directives
[03/14 16:14:26   1083s] 
[03/14 16:14:26   1083s] Start Assign Priority Nets ...
[03/14 16:14:26   1083s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/14 16:14:26   1083s] Existing Priority Nets 0 (0.0%)
[03/14 16:14:26   1083s] Total Assign Priority Nets 824 (3.0%)
[03/14 16:14:26   1083s] ### Creating LA Mngr. totSessionCpu=0:18:04 mem=2052.4M
[03/14 16:14:26   1083s] ### Creating LA Mngr, finished. totSessionCpu=0:18:04 mem=2052.4M
[03/14 16:14:26   1083s] Default Rule : ""
[03/14 16:14:26   1083s] Non Default Rules :
[03/14 16:14:26   1083s] Worst Slack : -0.296 ns
[03/14 16:14:26   1083s] 
[03/14 16:14:26   1083s] Start Layer Assignment ...
[03/14 16:14:26   1083s] WNS(-0.296ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/14 16:14:26   1083s] 
[03/14 16:14:26   1083s] Select 5 cadidates out of 27704.
[03/14 16:14:26   1083s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[03/14 16:14:26   1083s] GigaOpt: setting up router preferences
[03/14 16:14:26   1083s]         design wns: -0.2965
[03/14 16:14:26   1083s]         slack threshold: 1.1535
[03/14 16:14:26   1083s] GigaOpt: 0 nets assigned router directives
[03/14 16:14:26   1083s] 
[03/14 16:14:26   1083s] Start Assign Priority Nets ...
[03/14 16:14:26   1083s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/14 16:14:26   1084s] Existing Priority Nets 0 (0.0%)
[03/14 16:14:26   1084s] Total Assign Priority Nets 824 (3.0%)
[03/14 16:14:26   1084s] ** Profile ** Start :  cpu=0:00:00.0, mem=2108.6M
[03/14 16:14:26   1084s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2108.6M
[03/14 16:14:26   1084s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.088, MEM:2108.6M
[03/14 16:14:26   1084s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2108.6M
[03/14 16:14:27   1084s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2108.6M
[03/14 16:14:27   1084s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2108.6M
[03/14 16:14:27   1084s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.066  | -0.297  |
|           TNS (ns):| -47.541 | -34.508 | -13.033 |
|    Violating Paths:|  1152   |  1056   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2108.6M
[03/14 16:14:27   1084s] **optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1622.9M, totSessionCpu=0:18:05 **
[03/14 16:14:27   1084s] -routeWithEco false                       # bool, default=false
[03/14 16:14:27   1084s] -routeWithEco true                        # bool, default=false, user setting
[03/14 16:14:27   1084s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:14:27   1084s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:14:27   1085s] -routeWithTimingDriven false              # bool, default=false
[03/14 16:14:27   1085s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:14:27   1085s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/14 16:14:27   1085s] Existing Dirty Nets : 272
[03/14 16:14:27   1085s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/14 16:14:27   1085s] Reset Dirty Nets : 272
[03/14 16:14:27   1085s] 
[03/14 16:14:27   1085s] globalDetailRoute
[03/14 16:14:27   1085s] 
[03/14 16:14:27   1085s] #setNanoRouteMode -drouteAutoStop true
[03/14 16:14:27   1085s] #setNanoRouteMode -drouteFixAntenna true
[03/14 16:14:27   1085s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/14 16:14:27   1085s] #setNanoRouteMode -routeSelectedNetOnly false
[03/14 16:14:27   1085s] #setNanoRouteMode -routeWithEco true
[03/14 16:14:27   1085s] #setNanoRouteMode -routeWithSiDriven false
[03/14 16:14:27   1085s] ### Time Record (globalDetailRoute) is installed.
[03/14 16:14:27   1085s] #Start globalDetailRoute on Tue Mar 14 16:14:27 2023
[03/14 16:14:27   1085s] #
[03/14 16:14:27   1085s] ### Time Record (Pre Callback) is installed.
[03/14 16:14:27   1085s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 86387 access done (mem: 1964.617M)
[03/14 16:14:27   1085s] ### Time Record (Pre Callback) is uninstalled.
[03/14 16:14:27   1085s] ### Time Record (DB Import) is installed.
[03/14 16:14:27   1085s] ### Time Record (Timing Data Generation) is installed.
[03/14 16:14:27   1085s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 16:14:28   1085s] ### Net info: total nets: 27704
[03/14 16:14:28   1085s] ### Net info: dirty nets: 7
[03/14 16:14:28   1085s] ### Net info: marked as disconnected nets: 0
[03/14 16:14:28   1086s] #num needed restored net=0
[03/14 16:14:28   1086s] #need_extraction net=0 (total=27704)
[03/14 16:14:28   1086s] ### Net info: fully routed nets: 27577
[03/14 16:14:28   1086s] ### Net info: trivial (< 2 pins) nets: 115
[03/14 16:14:28   1086s] ### Net info: unrouted nets: 12
[03/14 16:14:28   1086s] ### Net info: re-extraction nets: 0
[03/14 16:14:28   1086s] ### Net info: ignored nets: 0
[03/14 16:14:28   1086s] ### Net info: skip routing nets: 0
[03/14 16:14:29   1086s] #Processed 1307 dirty instances, 451 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/14 16:14:29   1086s] #(868 insts marked dirty, reset pre-exisiting dirty flag on 901 insts, 1851 nets marked need extraction)
[03/14 16:14:29   1086s] ### Time Record (DB Import) is uninstalled.
[03/14 16:14:29   1086s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 16:14:29   1086s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/14 16:14:29   1086s] #       d2857f6f1197a5e9dbdec37d87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/14 16:14:29   1086s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[03/14 16:14:29   1086s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[03/14 16:14:29   1086s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91d50b24d328ce4
[03/14 16:14:29   1086s] #       9eb0d2a4852c40e2e6ced7fe36bd3b6c69d22fe70c6579ca7df104e09fd9a1
[03/14 16:14:29   1086s] #
[03/14 16:14:29   1086s] #Skip comparing routing design signature in db-snapshot flow
[03/14 16:14:29   1086s] #RTESIG:78da8d91cb6ac3301045bbce570c4a162e34aeae5e236f0bdd3621b4dd06972a25e0c420
[03/14 16:14:29   1086s] #       c98bfc7d4d2874632ccf760e770e77d69bcfd703093435789b24f311f4765012d0722b95
[03/14 16:14:29   1086s] #       e46734c771f5f12256ebcd6eff0e34244e6d9782a02a87786de3ed89861422a590f3f9fa
[03/14 16:14:29   1086s] #       f3f8072a4fa8e57da83a757d9ba7396d28c72150f5d5f7dd2462952b229e49b443ee47ab
[03/14 16:14:29   1086s] #       94e3b898c4bc9574979f8982d696606abb40dd360be2d89421a3b80c39e8520f70c6fcff
[03/14 16:14:29   1086s] #       67a60938f6c53046b1787869cbe61e207109dfe7e152d0f2ce964f2e69d4f39cfbc32fa7
[03/14 16:14:29   1086s] #       c9e654
[03/14 16:14:29   1086s] #
[03/14 16:14:29   1086s] ### Time Record (Global Routing) is installed.
[03/14 16:14:29   1086s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:14:29   1086s] ### Time Record (Data Preparation) is installed.
[03/14 16:14:29   1086s] #Start routing data preparation on Tue Mar 14 16:14:29 2023
[03/14 16:14:29   1086s] #
[03/14 16:14:29   1086s] #Minimum voltage of a net in the design = 0.000.
[03/14 16:14:29   1086s] #Maximum voltage of a net in the design = 1.100.
[03/14 16:14:29   1086s] #Voltage range [0.000 - 1.100] has 27702 nets.
[03/14 16:14:29   1086s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 16:14:29   1086s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 16:14:29   1086s] ### Time Record (Cell Pin Access) is installed.
[03/14 16:14:29   1086s] #Initial pin access analysis.
[03/14 16:14:29   1086s] #Detail pin access analysis.
[03/14 16:14:29   1086s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 16:14:30   1087s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 16:14:30   1087s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:14:30   1087s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:14:30   1087s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:14:30   1087s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:14:30   1087s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:14:30   1087s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:14:30   1087s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:14:30   1087s] #Regenerating Ggrids automatically.
[03/14 16:14:30   1087s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 16:14:30   1087s] #Using automatically generated G-grids.
[03/14 16:14:31   1088s] #Done routing data preparation.
[03/14 16:14:31   1088s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1534.23 (MB), peak = 1776.64 (MB)
[03/14 16:14:31   1088s] ### Time Record (Data Preparation) is uninstalled.
[03/14 16:14:31   1088s] ### Time Record (Special Wire Merging) is installed.
[03/14 16:14:31   1088s] #Merging special wires: starts on Tue Mar 14 16:14:31 2023 with memory = 1534.46 (MB), peak = 1776.64 (MB)
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:31   1088s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 296.27500 183.71000 ) on M1 for NET core_instance/ofifo_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 362.12000 180.10000 ) on M1 for NET core_instance/CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 201.87500 180.11000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 194.52000 180.11000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 187.52000 180.11000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 314.20500 160.20000 ) on M1 for NET core_instance/CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 322.20500 158.60000 ) on M1 for NET core_instance/CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 316.60500 153.00000 ) on M1 for NET core_instance/CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 170.47500 183.71000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 163.12000 183.71000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 171.60500 180.20000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.92000 178.29000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 160.32000 178.29000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 179.40500 174.60000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 178.20500 174.60000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 167.20500 165.80000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 177.20500 153.00000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 175.80500 151.40000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 181.20500 145.80000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.72000 297.09000 ) on M1 for NET core_instance/mac_array_instance/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 16:14:31   1088s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/14 16:14:31   1088s] #To increase the message display limit, refer to the product command reference manual.
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Connectivity extraction summary:
[03/14 16:14:31   1088s] #1837 routed nets are extracted.
[03/14 16:14:31   1088s] #    1378 (4.97%) extracted nets are partially routed.
[03/14 16:14:31   1088s] #25740 routed net(s) are imported.
[03/14 16:14:31   1088s] #12 (0.04%) nets are without wires.
[03/14 16:14:31   1088s] #115 nets are fixed|skipped|trivial (not extracted).
[03/14 16:14:31   1088s] #Total number of nets = 27704.
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Found 0 nets for post-route si or timing fixing.
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Finished routing data preparation on Tue Mar 14 16:14:31 2023
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Cpu time = 00:00:02
[03/14 16:14:31   1088s] #Elapsed time = 00:00:02
[03/14 16:14:31   1088s] #Increased memory = 5.90 (MB)
[03/14 16:14:31   1088s] #Total memory = 1534.46 (MB)
[03/14 16:14:31   1088s] #Peak memory = 1776.64 (MB)
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] ### Time Record (Global Routing) is installed.
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Start global routing on Tue Mar 14 16:14:31 2023
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Start global routing initialization on Tue Mar 14 16:14:31 2023
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Number of eco nets is 1380
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] #Start global routing data preparation on Tue Mar 14 16:14:31 2023
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 14 16:14:31 2023 with memory = 1534.47 (MB), peak = 1776.64 (MB)
[03/14 16:14:31   1088s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:31   1088s] #Start routing resource analysis on Tue Mar 14 16:14:31 2023
[03/14 16:14:31   1088s] #
[03/14 16:14:31   1088s] ### init_is_bin_blocked starts on Tue Mar 14 16:14:31 2023 with memory = 1534.47 (MB), peak = 1776.64 (MB)
[03/14 16:14:31   1088s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:31   1088s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 14 16:14:31 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### adjust_flow_cap starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### adjust_partial_route_blockage starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### set_via_blocked starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### copy_flow starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] #Routing resource analysis is done on Tue Mar 14 16:14:32 2023
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] ### report_flow_cap starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] #  Resource Analysis:
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 16:14:32   1089s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 16:14:32   1089s] #  --------------------------------------------------------------
[03/14 16:14:32   1089s] #  M1             H        2252          79       24335    67.01%
[03/14 16:14:32   1089s] #  M2             V        2266          84       24335     0.65%
[03/14 16:14:32   1089s] #  M3             H        2331           0       24335     0.01%
[03/14 16:14:32   1089s] #  M4             V        2286          64       24335     0.00%
[03/14 16:14:32   1089s] #  M5             H        2331           0       24335     0.00%
[03/14 16:14:32   1089s] #  M6             V        2350           0       24335     0.00%
[03/14 16:14:32   1089s] #  M7             H         583           0       24335     0.00%
[03/14 16:14:32   1089s] #  M8             V         587           0       24335     0.00%
[03/14 16:14:32   1089s] #  --------------------------------------------------------------
[03/14 16:14:32   1089s] #  Total                  14986       1.21%      194680     8.46%
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] #  230 nets (0.83%) with 1 preferred extra spacing.
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### analyze_m2_tracks starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### report_initial_resource starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### mark_pg_pins_accessibility starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### set_net_region starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] #Global routing data preparation is done on Tue Mar 14 16:14:32 2023
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] #
[03/14 16:14:32   1089s] ### prepare_level starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### init level 1 starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### Level 1 hgrid = 157 X 155
[03/14 16:14:32   1089s] ### prepare_level_flow starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1089s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1089s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1090s] #
[03/14 16:14:32   1090s] #Global routing initialization is done on Tue Mar 14 16:14:32 2023
[03/14 16:14:32   1090s] #
[03/14 16:14:32   1090s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1090s] #
[03/14 16:14:32   1090s] #start global routing iteration 1...
[03/14 16:14:32   1090s] ### init_flow_edge starts on Tue Mar 14 16:14:32 2023 with memory = 1537.02 (MB), peak = 1776.64 (MB)
[03/14 16:14:32   1090s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:32   1090s] ### routing at level 1 (topmost level) iter 0
[03/14 16:14:33   1090s] ### measure_qor starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### measure_congestion starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #start global routing iteration 2...
[03/14 16:14:33   1090s] ### routing at level 1 (topmost level) iter 1
[03/14 16:14:33   1090s] ### measure_qor starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### measure_congestion starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] ### route_end starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
[03/14 16:14:33   1090s] #Total number of routable nets = 27589.
[03/14 16:14:33   1090s] #Total number of nets in the design = 27704.
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #1392 routable nets have only global wires.
[03/14 16:14:33   1090s] #26197 routable nets have only detail routed wires.
[03/14 16:14:33   1090s] #41 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 16:14:33   1090s] #222 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #Routed nets constraints summary:
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #      Default                 33            8                 7            1351  
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #        Total                 33            8                 7            1351  
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #Routing constraints summary of the whole design:
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #      Default                230           33                28           27326  
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #        Total                230           33                28           27326  
[03/14 16:14:33   1090s] #-------------------------------------------------------------------------------
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] ### cal_base_flow starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### init_flow_edge starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### cal_flow starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### report_overcon starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #                 OverCon       OverCon          
[03/14 16:14:33   1090s] #                  #Gcell        #Gcell    %Gcell
[03/14 16:14:33   1090s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/14 16:14:33   1090s] #  ------------------------------------------------------------
[03/14 16:14:33   1090s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.52  
[03/14 16:14:33   1090s] #  M2            4(0.02%)      2(0.01%)   (0.02%)     0.48  
[03/14 16:14:33   1090s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.30  
[03/14 16:14:33   1090s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.14  
[03/14 16:14:33   1090s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/14 16:14:33   1090s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/14 16:14:33   1090s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/14 16:14:33   1090s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/14 16:14:33   1090s] #  ------------------------------------------------------------
[03/14 16:14:33   1090s] #     Total      4(0.00%)      2(0.00%)   (0.00%)
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/14 16:14:33   1090s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### cal_base_flow starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### init_flow_edge starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### cal_flow starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### export_cong_map starts on Tue Mar 14 16:14:33 2023 with memory = 1537.97 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### PDZT_Export::export_cong_map starts on Tue Mar 14 16:14:33 2023 with memory = 1537.98 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### import_cong_map starts on Tue Mar 14 16:14:33 2023 with memory = 1537.98 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### update starts on Tue Mar 14 16:14:33 2023 with memory = 1537.98 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] #Complete Global Routing.
[03/14 16:14:33   1090s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:14:33   1090s] #Total wire length = 463997 um.
[03/14 16:14:33   1090s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M1 = 5774 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M2 = 151001 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M3 = 189072 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M4 = 97180 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M5 = 15512 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M7 = 1318 um.
[03/14 16:14:33   1090s] #Total wire length on LAYER M8 = 3728 um.
[03/14 16:14:33   1090s] #Total number of vias = 178751
[03/14 16:14:33   1090s] #Total number of multi-cut vias = 104157 ( 58.3%)
[03/14 16:14:33   1090s] #Total number of single cut vias = 74594 ( 41.7%)
[03/14 16:14:33   1090s] #Up-Via Summary (total 178751):
[03/14 16:14:33   1090s] #                   single-cut          multi-cut      Total
[03/14 16:14:33   1090s] #-----------------------------------------------------------
[03/14 16:14:33   1090s] # M1             64124 ( 69.4%)     28285 ( 30.6%)      92409
[03/14 16:14:33   1090s] # M2              8931 ( 12.9%)     60073 ( 87.1%)      69004
[03/14 16:14:33   1090s] # M3              1441 (  9.0%)     14577 ( 91.0%)      16018
[03/14 16:14:33   1090s] # M4                63 (  7.2%)       811 ( 92.8%)        874
[03/14 16:14:33   1090s] # M5                 9 (  5.0%)       170 ( 95.0%)        179
[03/14 16:14:33   1090s] # M6                16 ( 11.3%)       125 ( 88.7%)        141
[03/14 16:14:33   1090s] # M7                10 (  7.9%)       116 ( 92.1%)        126
[03/14 16:14:33   1090s] #-----------------------------------------------------------
[03/14 16:14:33   1090s] #                74594 ( 41.7%)    104157 ( 58.3%)     178751 
[03/14 16:14:33   1090s] #
[03/14 16:14:33   1090s] #Total number of involved priority nets 25
[03/14 16:14:33   1090s] #Maximum src to sink distance for priority net 141.0
[03/14 16:14:33   1090s] #Average of max src_to_sink distance for priority net 50.5
[03/14 16:14:33   1090s] #Average of ave src_to_sink distance for priority net 28.3
[03/14 16:14:33   1090s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### report_overcon starts on Tue Mar 14 16:14:33 2023 with memory = 1538.40 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1090s] ### report_overcon starts on Tue Mar 14 16:14:33 2023 with memory = 1538.40 (MB), peak = 1776.64 (MB)
[03/14 16:14:33   1090s] #Max overcon = 2 tracks.
[03/14 16:14:33   1090s] #Total overcon = 0.00%.
[03/14 16:14:33   1090s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 16:14:33   1090s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1091s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[03/14 16:14:33   1091s] #
[03/14 16:14:33   1091s] #Global routing statistics:
[03/14 16:14:33   1091s] #Cpu time = 00:00:02
[03/14 16:14:33   1091s] #Elapsed time = 00:00:02
[03/14 16:14:33   1091s] #Increased memory = 3.93 (MB)
[03/14 16:14:33   1091s] #Total memory = 1538.40 (MB)
[03/14 16:14:33   1091s] #Peak memory = 1776.64 (MB)
[03/14 16:14:33   1091s] #
[03/14 16:14:33   1091s] #Finished global routing on Tue Mar 14 16:14:33 2023
[03/14 16:14:33   1091s] #
[03/14 16:14:33   1091s] #
[03/14 16:14:33   1091s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:14:34   1091s] ### Time Record (Track Assignment) is installed.
[03/14 16:14:34   1091s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:14:34   1091s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.93 (MB), peak = 1776.64 (MB)
[03/14 16:14:34   1091s] ### Time Record (Track Assignment) is installed.
[03/14 16:14:34   1091s] #Start Track Assignment.
[03/14 16:14:35   1092s] #Done with 165 horizontal wires in 2 hboxes and 161 vertical wires in 2 hboxes.
[03/14 16:14:36   1094s] #Done with 8 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
[03/14 16:14:37   1094s] #Complete Track Assignment.
[03/14 16:14:37   1094s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:14:37   1094s] #Total wire length = 464764 um.
[03/14 16:14:37   1094s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M1 = 5851 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M2 = 151370 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M3 = 189378 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M4 = 97186 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M5 = 15512 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M6 = 411 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M7 = 1323 um.
[03/14 16:14:37   1094s] #Total wire length on LAYER M8 = 3732 um.
[03/14 16:14:37   1094s] #Total number of vias = 178751
[03/14 16:14:37   1094s] #Total number of multi-cut vias = 104157 ( 58.3%)
[03/14 16:14:37   1094s] #Total number of single cut vias = 74594 ( 41.7%)
[03/14 16:14:37   1094s] #Up-Via Summary (total 178751):
[03/14 16:14:37   1094s] #                   single-cut          multi-cut      Total
[03/14 16:14:37   1094s] #-----------------------------------------------------------
[03/14 16:14:37   1094s] # M1             64124 ( 69.4%)     28285 ( 30.6%)      92409
[03/14 16:14:37   1094s] # M2              8931 ( 12.9%)     60073 ( 87.1%)      69004
[03/14 16:14:37   1094s] # M3              1441 (  9.0%)     14577 ( 91.0%)      16018
[03/14 16:14:37   1094s] # M4                63 (  7.2%)       811 ( 92.8%)        874
[03/14 16:14:37   1094s] # M5                 9 (  5.0%)       170 ( 95.0%)        179
[03/14 16:14:37   1094s] # M6                16 ( 11.3%)       125 ( 88.7%)        141
[03/14 16:14:37   1094s] # M7                10 (  7.9%)       116 ( 92.1%)        126
[03/14 16:14:37   1094s] #-----------------------------------------------------------
[03/14 16:14:37   1094s] #                74594 ( 41.7%)    104157 ( 58.3%)     178751 
[03/14 16:14:37   1094s] #
[03/14 16:14:37   1094s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:14:37   1094s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1609.62 (MB), peak = 1776.64 (MB)
[03/14 16:14:37   1094s] #
[03/14 16:14:37   1094s] #number of short segments in preferred routing layers
[03/14 16:14:37   1094s] #	M3        M4        M7        M8        Total 
[03/14 16:14:37   1094s] #	12        6         2         1         21        
[03/14 16:14:37   1094s] #
[03/14 16:14:37   1094s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 16:14:37   1094s] #Cpu time = 00:00:08
[03/14 16:14:37   1094s] #Elapsed time = 00:00:08
[03/14 16:14:37   1094s] #Increased memory = 81.74 (MB)
[03/14 16:14:37   1094s] #Total memory = 1610.30 (MB)
[03/14 16:14:37   1094s] #Peak memory = 1776.64 (MB)
[03/14 16:14:37   1094s] ### Time Record (Detail Routing) is installed.
[03/14 16:14:37   1095s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:14:38   1096s] #
[03/14 16:14:38   1096s] #Start Detail Routing..
[03/14 16:14:38   1096s] #start initial detail routing ...
[03/14 16:14:38   1096s] ### Design has 0 dirty nets, 3769 dirty-areas)
[03/14 16:15:01   1119s] # ECO: 6.1% of the total area was rechecked for DRC, and 20.4% required routing.
[03/14 16:15:01   1119s] #   number of violations = 125
[03/14 16:15:01   1119s] #
[03/14 16:15:01   1119s] #    By Layer and Type :
[03/14 16:15:01   1119s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/14 16:15:01   1119s] #	M1           17        0        7        5        0       29
[03/14 16:15:01   1119s] #	M2           12        9       69        1        4       95
[03/14 16:15:01   1119s] #	M3            0        0        0        0        0        0
[03/14 16:15:01   1119s] #	M4            0        0        1        0        0        1
[03/14 16:15:01   1119s] #	Totals       29        9       77        6        4      125
[03/14 16:15:01   1119s] #868 out of 26428 instances (3.3%) need to be verified(marked ipoed), dirty area = 1.8%.
[03/14 16:15:01   1119s] #0.0% of the total area is being checked for drcs
[03/14 16:15:01   1119s] #0.0% of the total area was checked
[03/14 16:15:01   1119s] #   number of violations = 125
[03/14 16:15:01   1119s] #
[03/14 16:15:01   1119s] #    By Layer and Type :
[03/14 16:15:01   1119s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/14 16:15:01   1119s] #	M1           17        0        7        5        0       29
[03/14 16:15:01   1119s] #	M2           12        9       69        1        4       95
[03/14 16:15:01   1119s] #	M3            0        0        0        0        0        0
[03/14 16:15:01   1119s] #	M4            0        0        1        0        0        1
[03/14 16:15:01   1119s] #	Totals       29        9       77        6        4      125
[03/14 16:15:01   1119s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1656.36 (MB), peak = 1776.64 (MB)
[03/14 16:15:02   1120s] #start 1st optimization iteration ...
[03/14 16:15:06   1123s] #   number of violations = 20
[03/14 16:15:06   1123s] #
[03/14 16:15:06   1123s] #    By Layer and Type :
[03/14 16:15:06   1123s] #	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
[03/14 16:15:06   1123s] #	M1           10        0        2        0        0       12
[03/14 16:15:06   1123s] #	M2            1        1        3        1        1        7
[03/14 16:15:06   1123s] #	M3            0        0        0        0        0        0
[03/14 16:15:06   1123s] #	M4            0        0        1        0        0        1
[03/14 16:15:06   1123s] #	Totals       11        1        6        1        1       20
[03/14 16:15:06   1123s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1704.06 (MB), peak = 1776.64 (MB)
[03/14 16:15:06   1123s] #start 2nd optimization iteration ...
[03/14 16:15:06   1124s] #   number of violations = 17
[03/14 16:15:06   1124s] #
[03/14 16:15:06   1124s] #    By Layer and Type :
[03/14 16:15:06   1124s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[03/14 16:15:06   1124s] #	M1           10        0        2        0       12
[03/14 16:15:06   1124s] #	M2            1        1        1        1        4
[03/14 16:15:06   1124s] #	M3            0        0        0        0        0
[03/14 16:15:06   1124s] #	M4            0        0        1        0        1
[03/14 16:15:06   1124s] #	Totals       11        1        4        1       17
[03/14 16:15:06   1124s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.12 (MB), peak = 1776.64 (MB)
[03/14 16:15:06   1124s] #start 3rd optimization iteration ...
[03/14 16:15:07   1124s] #   number of violations = 0
[03/14 16:15:07   1124s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.86 (MB), peak = 1776.64 (MB)
[03/14 16:15:07   1125s] #Complete Detail Routing.
[03/14 16:15:07   1125s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:15:07   1125s] #Total wire length = 464194 um.
[03/14 16:15:07   1125s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M1 = 5685 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M2 = 150673 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M3 = 189408 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M4 = 97473 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M5 = 15509 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M6 = 413 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:15:07   1125s] #Total wire length on LAYER M8 = 3721 um.
[03/14 16:15:07   1125s] #Total number of vias = 180294
[03/14 16:15:07   1125s] #Total number of multi-cut vias = 102461 ( 56.8%)
[03/14 16:15:07   1125s] #Total number of single cut vias = 77833 ( 43.2%)
[03/14 16:15:07   1125s] #Up-Via Summary (total 180294):
[03/14 16:15:07   1125s] #                   single-cut          multi-cut      Total
[03/14 16:15:07   1125s] #-----------------------------------------------------------
[03/14 16:15:07   1125s] # M1             65154 ( 70.2%)     27623 ( 29.8%)      92777
[03/14 16:15:07   1125s] # M2             10815 ( 15.5%)     59132 ( 84.5%)      69947
[03/14 16:15:07   1125s] # M3              1768 ( 10.9%)     14484 ( 89.1%)      16252
[03/14 16:15:07   1125s] # M4                69 (  7.9%)       806 ( 92.1%)        875
[03/14 16:15:07   1125s] # M5                 3 (  1.7%)       175 ( 98.3%)        178
[03/14 16:15:07   1125s] # M6                15 ( 10.7%)       125 ( 89.3%)        140
[03/14 16:15:07   1125s] # M7                 9 (  7.2%)       116 ( 92.8%)        125
[03/14 16:15:07   1125s] #-----------------------------------------------------------
[03/14 16:15:07   1125s] #                77833 ( 43.2%)    102461 ( 56.8%)     180294 
[03/14 16:15:07   1125s] #
[03/14 16:15:07   1125s] #Total number of DRC violations = 0
[03/14 16:15:07   1125s] ### Time Record (Detail Routing) is uninstalled.
[03/14 16:15:07   1125s] #Cpu time = 00:00:30
[03/14 16:15:07   1125s] #Elapsed time = 00:00:30
[03/14 16:15:07   1125s] #Increased memory = -63.69 (MB)
[03/14 16:15:07   1125s] #Total memory = 1546.74 (MB)
[03/14 16:15:07   1125s] #Peak memory = 1776.64 (MB)
[03/14 16:15:07   1125s] ### Time Record (Antenna Fixing) is installed.
[03/14 16:15:07   1125s] #
[03/14 16:15:07   1125s] #start routing for process antenna violation fix ...
[03/14 16:15:08   1125s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:15:09   1126s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1548.29 (MB), peak = 1776.64 (MB)
[03/14 16:15:09   1126s] #
[03/14 16:15:09   1126s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:15:09   1126s] #Total wire length = 464194 um.
[03/14 16:15:09   1126s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M1 = 5685 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M2 = 150673 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M3 = 189408 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M4 = 97473 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M5 = 15509 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M6 = 413 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:15:09   1126s] #Total wire length on LAYER M8 = 3721 um.
[03/14 16:15:09   1126s] #Total number of vias = 180294
[03/14 16:15:09   1126s] #Total number of multi-cut vias = 102461 ( 56.8%)
[03/14 16:15:09   1126s] #Total number of single cut vias = 77833 ( 43.2%)
[03/14 16:15:09   1126s] #Up-Via Summary (total 180294):
[03/14 16:15:09   1126s] #                   single-cut          multi-cut      Total
[03/14 16:15:09   1126s] #-----------------------------------------------------------
[03/14 16:15:09   1126s] # M1             65154 ( 70.2%)     27623 ( 29.8%)      92777
[03/14 16:15:09   1126s] # M2             10815 ( 15.5%)     59132 ( 84.5%)      69947
[03/14 16:15:09   1126s] # M3              1768 ( 10.9%)     14484 ( 89.1%)      16252
[03/14 16:15:09   1126s] # M4                69 (  7.9%)       806 ( 92.1%)        875
[03/14 16:15:09   1126s] # M5                 3 (  1.7%)       175 ( 98.3%)        178
[03/14 16:15:09   1126s] # M6                15 ( 10.7%)       125 ( 89.3%)        140
[03/14 16:15:09   1126s] # M7                 9 (  7.2%)       116 ( 92.8%)        125
[03/14 16:15:09   1126s] #-----------------------------------------------------------
[03/14 16:15:09   1126s] #                77833 ( 43.2%)    102461 ( 56.8%)     180294 
[03/14 16:15:09   1126s] #
[03/14 16:15:09   1126s] #Total number of DRC violations = 0
[03/14 16:15:09   1126s] #Total number of net violated process antenna rule = 0
[03/14 16:15:09   1126s] #
[03/14 16:15:09   1127s] #
[03/14 16:15:10   1127s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:15:10   1127s] #Total wire length = 464194 um.
[03/14 16:15:10   1127s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M1 = 5685 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M2 = 150673 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M3 = 189408 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M4 = 97473 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M5 = 15509 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M6 = 413 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:15:10   1127s] #Total wire length on LAYER M8 = 3721 um.
[03/14 16:15:10   1127s] #Total number of vias = 180294
[03/14 16:15:10   1127s] #Total number of multi-cut vias = 102461 ( 56.8%)
[03/14 16:15:10   1127s] #Total number of single cut vias = 77833 ( 43.2%)
[03/14 16:15:10   1127s] #Up-Via Summary (total 180294):
[03/14 16:15:10   1127s] #                   single-cut          multi-cut      Total
[03/14 16:15:10   1127s] #-----------------------------------------------------------
[03/14 16:15:10   1127s] # M1             65154 ( 70.2%)     27623 ( 29.8%)      92777
[03/14 16:15:10   1127s] # M2             10815 ( 15.5%)     59132 ( 84.5%)      69947
[03/14 16:15:10   1127s] # M3              1768 ( 10.9%)     14484 ( 89.1%)      16252
[03/14 16:15:10   1127s] # M4                69 (  7.9%)       806 ( 92.1%)        875
[03/14 16:15:10   1127s] # M5                 3 (  1.7%)       175 ( 98.3%)        178
[03/14 16:15:10   1127s] # M6                15 ( 10.7%)       125 ( 89.3%)        140
[03/14 16:15:10   1127s] # M7                 9 (  7.2%)       116 ( 92.8%)        125
[03/14 16:15:10   1127s] #-----------------------------------------------------------
[03/14 16:15:10   1127s] #                77833 ( 43.2%)    102461 ( 56.8%)     180294 
[03/14 16:15:10   1127s] #
[03/14 16:15:10   1127s] #Total number of DRC violations = 0
[03/14 16:15:10   1127s] #Total number of net violated process antenna rule = 0
[03/14 16:15:10   1127s] #
[03/14 16:15:10   1127s] ### Time Record (Antenna Fixing) is uninstalled.
[03/14 16:15:10   1127s] #detailRoute Statistics:
[03/14 16:15:10   1127s] #Cpu time = 00:00:33
[03/14 16:15:10   1127s] #Elapsed time = 00:00:33
[03/14 16:15:10   1127s] #Increased memory = -61.70 (MB)
[03/14 16:15:10   1127s] #Total memory = 1548.73 (MB)
[03/14 16:15:10   1127s] #Peak memory = 1776.64 (MB)
[03/14 16:15:10   1127s] #Skip updating routing design signature in db-snapshot flow
[03/14 16:15:10   1127s] ### Time Record (DB Export) is installed.
[03/14 16:15:10   1128s] ### Time Record (DB Export) is uninstalled.
[03/14 16:15:10   1128s] ### Time Record (Post Callback) is installed.
[03/14 16:15:10   1128s] ### Time Record (Post Callback) is uninstalled.
[03/14 16:15:10   1128s] #
[03/14 16:15:10   1128s] #globalDetailRoute statistics:
[03/14 16:15:10   1128s] #Cpu time = 00:00:43
[03/14 16:15:10   1128s] #Elapsed time = 00:00:43
[03/14 16:15:10   1128s] #Increased memory = -116.76 (MB)
[03/14 16:15:10   1128s] #Total memory = 1506.15 (MB)
[03/14 16:15:10   1128s] #Peak memory = 1776.64 (MB)
[03/14 16:15:10   1128s] #Number of warnings = 21
[03/14 16:15:10   1128s] #Total number of warnings = 46
[03/14 16:15:10   1128s] #Number of fails = 0
[03/14 16:15:10   1128s] #Total number of fails = 0
[03/14 16:15:10   1128s] #Complete globalDetailRoute on Tue Mar 14 16:15:10 2023
[03/14 16:15:10   1128s] #
[03/14 16:15:10   1128s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 16:15:10   1128s] ### 
[03/14 16:15:10   1128s] ###   Scalability Statistics
[03/14 16:15:10   1128s] ### 
[03/14 16:15:10   1128s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:15:10   1128s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/14 16:15:10   1128s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:15:10   1128s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 16:15:10   1128s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 16:15:10   1128s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/14 16:15:10   1128s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:15:10   1128s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:15:10   1128s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/14 16:15:10   1128s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 16:15:10   1128s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/14 16:15:10   1128s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[03/14 16:15:10   1128s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.0|
[03/14 16:15:10   1128s] ###   Detail Routing                |        00:00:30|        00:00:30|             1.0|
[03/14 16:15:10   1128s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/14 16:15:10   1128s] ###   Entire Command                |        00:00:43|        00:00:43|             1.0|
[03/14 16:15:10   1128s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:15:10   1128s] ### 
[03/14 16:15:10   1128s] **optDesign ... cpu = 0:02:46, real = 0:02:46, mem = 1467.6M, totSessionCpu=0:18:48 **
[03/14 16:15:10   1128s] -routeWithEco false                       # bool, default=false
[03/14 16:15:10   1128s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:15:10   1128s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:15:10   1128s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:15:10   1128s] New Signature Flow (restoreNanoRouteOptions) ....
[03/14 16:15:10   1128s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:15:10   1128s] Extraction called for design 'fullchip' of instances=26428 and nets=27704 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:15:10   1128s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:15:10   1128s] RC Extraction called in multi-corner(2) mode.
[03/14 16:15:10   1128s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:15:11   1128s] Process corner(s) are loaded.
[03/14 16:15:11   1128s]  Corner: Cmax
[03/14 16:15:11   1128s]  Corner: Cmin
[03/14 16:15:11   1128s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:15:11   1128s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:15:11   1128s]       RC Corner Indexes            0       1   
[03/14 16:15:11   1128s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:15:11   1128s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:15:11   1128s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:15:11   1128s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:15:11   1128s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:15:11   1128s] Shrink Factor                : 1.00000
[03/14 16:15:11   1128s] LayerId::1 widthSet size::4
[03/14 16:15:11   1128s] LayerId::2 widthSet size::4
[03/14 16:15:11   1128s] LayerId::3 widthSet size::4
[03/14 16:15:11   1128s] LayerId::4 widthSet size::4
[03/14 16:15:11   1128s] LayerId::5 widthSet size::4
[03/14 16:15:11   1128s] LayerId::6 widthSet size::4
[03/14 16:15:11   1128s] LayerId::7 widthSet size::4
[03/14 16:15:11   1128s] LayerId::8 widthSet size::4
[03/14 16:15:11   1128s] Initializing multi-corner capacitance tables ... 
[03/14 16:15:11   1128s] Initializing multi-corner resistance tables ...
[03/14 16:15:11   1129s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275616 ; uaWl: 0.981948 ; uaWlH: 0.227164 ; aWlH: 0.013483 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:15:11   1129s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1934.2M)
[03/14 16:15:12   1129s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:15:12   1129s] Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1999.8M)
[03/14 16:15:12   1129s] Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1999.8M)
[03/14 16:15:12   1130s] Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 1999.8M)
[03/14 16:15:12   1130s] Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1999.8M)
[03/14 16:15:12   1130s] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1999.8M)
[03/14 16:15:13   1130s] Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1999.8M)
[03/14 16:15:13   1130s] Extracted 70.0005% (CPU Time= 0:00:02.0  MEM= 1999.8M)
[03/14 16:15:13   1131s] Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 2003.8M)
[03/14 16:15:14   1131s] Extracted 90.0006% (CPU Time= 0:00:02.9  MEM= 2003.8M)
[03/14 16:15:15   1132s] Extracted 100% (CPU Time= 0:00:04.0  MEM= 2003.8M)
[03/14 16:15:15   1132s] Number of Extracted Resistors     : 458817
[03/14 16:15:15   1132s] Number of Extracted Ground Cap.   : 454613
[03/14 16:15:15   1132s] Number of Extracted Coupling Cap. : 716700
[03/14 16:15:15   1132s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1972.527M)
[03/14 16:15:15   1132s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:15:15   1132s]  Corner: Cmax
[03/14 16:15:15   1132s]  Corner: Cmin
[03/14 16:15:15   1132s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1972.5M)
[03/14 16:15:15   1132s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:15:15   1133s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27589 access done (mem: 1972.527M)
[03/14 16:15:16   1133s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1972.527M)
[03/14 16:15:16   1133s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1972.527M)
[03/14 16:15:16   1133s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:15:16   1134s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 1972.527M)
[03/14 16:15:16   1134s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1972.527M)
[03/14 16:15:16   1134s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1972.527M)
[03/14 16:15:16   1134s] **optDesign ... cpu = 0:02:52, real = 0:02:52, mem = 1472.9M, totSessionCpu=0:18:54 **
[03/14 16:15:16   1134s] Starting delay calculation for Setup views
[03/14 16:15:16   1134s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:15:17   1134s] #################################################################################
[03/14 16:15:17   1134s] # Design Stage: PostRoute
[03/14 16:15:17   1134s] # Design Name: fullchip
[03/14 16:15:17   1134s] # Design Mode: 65nm
[03/14 16:15:17   1134s] # Analysis Mode: MMMC OCV 
[03/14 16:15:17   1134s] # Parasitics Mode: SPEF/RCDB
[03/14 16:15:17   1134s] # Signoff Settings: SI On 
[03/14 16:15:17   1134s] #################################################################################
[03/14 16:15:17   1135s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:15:17   1135s] Setting infinite Tws ...
[03/14 16:15:17   1135s] First Iteration Infinite Tw... 
[03/14 16:15:17   1135s] Calculate early delays in OCV mode...
[03/14 16:15:17   1135s] Calculate late delays in OCV mode...
[03/14 16:15:17   1135s] Topological Sorting (REAL = 0:00:00.0, MEM = 1948.1M, InitMEM = 1944.1M)
[03/14 16:15:17   1135s] Start delay calculation (fullDC) (1 T). (MEM=1948.11)
[03/14 16:15:18   1135s] LayerId::1 widthSet size::4
[03/14 16:15:18   1135s] LayerId::2 widthSet size::4
[03/14 16:15:18   1135s] LayerId::3 widthSet size::4
[03/14 16:15:18   1135s] LayerId::4 widthSet size::4
[03/14 16:15:18   1135s] LayerId::5 widthSet size::4
[03/14 16:15:18   1135s] LayerId::6 widthSet size::4
[03/14 16:15:18   1135s] LayerId::7 widthSet size::4
[03/14 16:15:18   1135s] LayerId::8 widthSet size::4
[03/14 16:15:18   1135s] Initializing multi-corner capacitance tables ... 
[03/14 16:15:18   1136s] Initializing multi-corner resistance tables ...
[03/14 16:15:18   1136s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275616 ; uaWl: 0.981948 ; uaWlH: 0.227164 ; aWlH: 0.013483 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:15:18   1136s] End AAE Lib Interpolated Model. (MEM=1959.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:15:18   1136s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 1959.723M)
[03/14 16:15:18   1136s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1959.7M)
[03/14 16:15:25   1143s] Total number of fetched objects 27611
[03/14 16:15:25   1143s] AAE_INFO-618: Total number of nets in the design is 27704,  99.6 percent of the nets selected for SI analysis
[03/14 16:15:25   1143s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:15:25   1143s] End delay calculation. (MEM=2007.41 CPU=0:00:06.6 REAL=0:00:06.0)
[03/14 16:15:25   1143s] End delay calculation (fullDC). (MEM=2007.41 CPU=0:00:07.8 REAL=0:00:08.0)
[03/14 16:15:25   1143s] *** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 2007.4M) ***
[03/14 16:15:27   1145s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2007.4M)
[03/14 16:15:27   1145s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:15:27   1145s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2007.4M)
[03/14 16:15:27   1145s] Starting SI iteration 2
[03/14 16:15:27   1145s] Calculate early delays in OCV mode...
[03/14 16:15:27   1145s] Calculate late delays in OCV mode...
[03/14 16:15:27   1145s] Start delay calculation (fullDC) (1 T). (MEM=1968.52)
[03/14 16:15:27   1145s] End AAE Lib Interpolated Model. (MEM=1968.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:15:29   1147s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:15:29   1147s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27611. 
[03/14 16:15:29   1147s] Total number of fetched objects 27611
[03/14 16:15:29   1147s] AAE_INFO-618: Total number of nets in the design is 27704,  11.9 percent of the nets selected for SI analysis
[03/14 16:15:29   1147s] End delay calculation. (MEM=1974.68 CPU=0:00:01.8 REAL=0:00:02.0)
[03/14 16:15:29   1147s] End delay calculation (fullDC). (MEM=1974.68 CPU=0:00:02.0 REAL=0:00:02.0)
[03/14 16:15:29   1147s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1974.7M) ***
[03/14 16:15:31   1149s] *** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:19:09 mem=1974.7M)
[03/14 16:15:31   1149s] End AAE Lib Interpolated Model. (MEM=1974.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:15:31   1149s] ** Profile ** Start :  cpu=0:00:00.0, mem=1974.7M
[03/14 16:15:31   1149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1974.7M
[03/14 16:15:31   1149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.092, MEM:1974.7M
[03/14 16:15:31   1149s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1974.7M
[03/14 16:15:32   1150s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1974.7M
[03/14 16:15:32   1150s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1989.9M
[03/14 16:15:32   1150s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.179 | -35.134 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1989.9M
[03/14 16:15:32   1150s] **optDesign ... cpu = 0:03:09, real = 0:03:08, mem = 1552.3M, totSessionCpu=0:19:11 **
[03/14 16:15:32   1150s] **optDesign ... cpu = 0:03:09, real = 0:03:08, mem = 1552.3M, totSessionCpu=0:19:11 **
[03/14 16:15:32   1150s] Executing marking Critical Nets1
[03/14 16:15:32   1150s] *** Timing NOT met, worst failing slack is -0.297
[03/14 16:15:32   1150s] *** Check timing (0:00:00.0)
[03/14 16:15:32   1150s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/14 16:15:32   1150s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/14 16:15:32   1150s] Info: 207 clock nets excluded from IPO operation.
[03/14 16:15:32   1150s] End AAE Lib Interpolated Model. (MEM=1951.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:15:32   1150s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:10.7/0:30:08.7 (0.6), mem = 1951.9M
[03/14 16:15:32   1150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.10
[03/14 16:15:32   1150s] (I,S,L,T): WC_VIEW: 78.4954, 23.0133, 1.05041, 102.559
[03/14 16:15:32   1150s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:15:32   1150s] ### Creating PhyDesignMc. totSessionCpu=0:19:11 mem=1951.9M
[03/14 16:15:32   1150s] OPERPROF: Starting DPlace-Init at level 1, MEM:1951.9M
[03/14 16:15:32   1150s] z: 2, totalTracks: 1
[03/14 16:15:32   1150s] z: 4, totalTracks: 1
[03/14 16:15:32   1150s] z: 6, totalTracks: 1
[03/14 16:15:32   1150s] z: 8, totalTracks: 1
[03/14 16:15:32   1150s] #spOpts: N=65 mergeVia=F 
[03/14 16:15:32   1150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1951.9M
[03/14 16:15:33   1150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1951.9M
[03/14 16:15:33   1150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1951.9MB).
[03/14 16:15:33   1150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.115, MEM:1951.9M
[03/14 16:15:33   1151s] TotalInstCnt at PhyDesignMc Initialization: 26,428
[03/14 16:15:33   1151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:11 mem=1951.9M
[03/14 16:15:33   1151s] ### Creating RouteCongInterface, started
[03/14 16:15:33   1151s] ### Creating RouteCongInterface, finished
[03/14 16:15:38   1156s] *info: 207 clock nets excluded
[03/14 16:15:38   1156s] *info: 2 special nets excluded.
[03/14 16:15:38   1156s] *info: 115 no-driver nets excluded.
[03/14 16:15:41   1159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9026.6
[03/14 16:15:41   1159s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 16:15:41   1159s] ** GigaOpt Optimizer WNS Slack -0.297 TNS Slack -48.180 Density 61.63
[03/14 16:15:41   1159s] Optimizer TNS Opt
[03/14 16:15:41   1159s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-13.045|
|reg2reg   |-0.072|-35.135|
|HEPG      |-0.072|-35.135|
|All Paths |-0.297|-48.180|
+----------+------+-------+

[03/14 16:15:41   1159s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2035.3M
[03/14 16:15:41   1159s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2035.3M
[03/14 16:15:41   1159s] Active Path Group: reg2reg  
[03/14 16:15:41   1159s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:15:41   1159s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 16:15:41   1159s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:15:41   1159s] |  -0.072|   -0.297| -35.135|  -48.180|    61.63%|   0:00:00.0| 2051.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:15:41   1159s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 16:15:42   1160s] |  -0.072|   -0.297| -35.135|  -48.180|    61.63%|   0:00:01.0| 2070.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 16:15:42   1160s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 16:15:42   1160s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 16:15:42   1160s] 
[03/14 16:15:42   1160s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2070.4M) ***
[03/14 16:15:42   1160s]   Timing Snapshot: (TGT)
[03/14 16:15:42   1160s]      Weighted WNS: -0.095
[03/14 16:15:42   1160s]       All  PG WNS: -0.297
[03/14 16:15:42   1160s]       High PG WNS: -0.072
[03/14 16:15:42   1160s]       All  PG TNS: -48.180
[03/14 16:15:42   1160s]       High PG TNS: -35.135
[03/14 16:15:42   1160s]    Category Slack: { [L, -0.297] [H, -0.072] }
[03/14 16:15:42   1160s] 
[03/14 16:15:42   1160s] Checking setup slack degradation ...
[03/14 16:15:42   1160s] 
[03/14 16:15:42   1160s] Recovery Manager:
[03/14 16:15:42   1160s]   Low  Effort WNS Jump: 0.000 (REF: -0.297, TGT: -0.297, Threshold: 0.145) - Skip
[03/14 16:15:42   1160s]   High Effort WNS Jump: 0.006 (REF: -0.066, TGT: -0.072, Threshold: 0.073) - Skip
[03/14 16:15:42   1160s]   Low  Effort TNS Jump: 0.641 (REF: -47.539, TGT: -48.180, Threshold: 50.000) - Skip
[03/14 16:15:42   1160s]   High Effort TNS Jump: 0.629 (REF: -34.506, TGT: -35.135, Threshold: 25.000) - Skip
[03/14 16:15:42   1160s] 
[03/14 16:15:42   1160s] 
[03/14 16:15:42   1160s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2070.4M) ***
[03/14 16:15:42   1160s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-13.045|
|reg2reg   |-0.072|-35.135|
|HEPG      |-0.072|-35.135|
|All Paths |-0.297|-48.180|
+----------+------+-------+

[03/14 16:15:42   1160s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-13.045|
|reg2reg   |-0.072|-35.135|
|HEPG      |-0.072|-35.135|
|All Paths |-0.297|-48.180|
+----------+------+-------+

[03/14 16:15:42   1160s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:15:42   1160s] Layer 3 has 207 constrained nets 
[03/14 16:15:42   1160s] Layer 5 has 2 constrained nets 
[03/14 16:15:42   1160s] Layer 7 has 33 constrained nets 
[03/14 16:15:42   1160s] **** End NDR-Layer Usage Statistics ****
[03/14 16:15:42   1160s] 
[03/14 16:15:42   1160s] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2070.4M) ***
[03/14 16:15:42   1160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9026.6
[03/14 16:15:42   1160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2051.3M
[03/14 16:15:42   1160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:2051.3M
[03/14 16:15:42   1160s] TotalInstCnt at PhyDesignMc Destruction: 26,428
[03/14 16:15:43   1161s] (I,S,L,T): WC_VIEW: 78.4954, 23.0133, 1.05041, 102.559
[03/14 16:15:43   1161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.10
[03/14 16:15:43   1161s] *** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:19:21.0/0:30:19.0 (0.6), mem = 2051.3M
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] =============================================================================================
[03/14 16:15:43   1161s]  Step TAT Report for TnsOpt #4
[03/14 16:15:43   1161s] =============================================================================================
[03/14 16:15:43   1161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:15:43   1161s] ---------------------------------------------------------------------------------------------
[03/14 16:15:43   1161s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:15:43   1161s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:15:43   1161s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:15:43   1161s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:15:43   1161s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:15:43   1161s] [ TransformInit          ]      1   0:00:07.0  (  68.1 % )     0:00:07.0 /  0:00:07.0    1.0
[03/14 16:15:43   1161s] [ SpefRCNetCheck         ]      1   0:00:00.8  (   7.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:15:43   1161s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 16:15:43   1161s] [ OptGetWeight           ]      7   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 16:15:43   1161s] [ OptEval                ]      7   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.8
[03/14 16:15:43   1161s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:15:43   1161s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:15:43   1161s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:15:43   1161s] [ SetupOptGetWorkingSet  ]      7   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 16:15:43   1161s] [ SetupOptGetActiveNode  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:15:43   1161s] [ SetupOptSlackGraph     ]      7   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/14 16:15:43   1161s] [ MISC                   ]          0:00:01.0  (   9.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 16:15:43   1161s] ---------------------------------------------------------------------------------------------
[03/14 16:15:43   1161s]  TnsOpt #4 TOTAL                    0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:10.3    1.0
[03/14 16:15:43   1161s] ---------------------------------------------------------------------------------------------
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] End: GigaOpt Optimization in post-eco TNS mode
[03/14 16:15:43   1161s] Running postRoute recovery in postEcoRoute mode
[03/14 16:15:43   1161s] **optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1681.1M, totSessionCpu=0:19:21 **
[03/14 16:15:43   1161s]   Timing/DRV Snapshot: (TGT)
[03/14 16:15:43   1161s]      Weighted WNS: -0.095
[03/14 16:15:43   1161s]       All  PG WNS: -0.297
[03/14 16:15:43   1161s]       High PG WNS: -0.072
[03/14 16:15:43   1161s]       All  PG TNS: -48.180
[03/14 16:15:43   1161s]       High PG TNS: -35.135
[03/14 16:15:43   1161s]          Tran DRV: 0
[03/14 16:15:43   1161s]           Cap DRV: 0
[03/14 16:15:43   1161s]        Fanout DRV: 0
[03/14 16:15:43   1161s]            Glitch: 0
[03/14 16:15:43   1161s]    Category Slack: { [L, -0.297] [H, -0.072] }
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] Checking setup slack degradation ...
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] Recovery Manager:
[03/14 16:15:43   1161s]   Low  Effort WNS Jump: 0.000 (REF: -0.297, TGT: -0.297, Threshold: 0.145) - Skip
[03/14 16:15:43   1161s]   High Effort WNS Jump: 0.006 (REF: -0.066, TGT: -0.072, Threshold: 0.073) - Skip
[03/14 16:15:43   1161s]   Low  Effort TNS Jump: 0.641 (REF: -47.539, TGT: -48.180, Threshold: 50.000) - Skip
[03/14 16:15:43   1161s]   High Effort TNS Jump: 0.629 (REF: -34.506, TGT: -35.135, Threshold: 25.000) - Skip
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] Checking DRV degradation...
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] Recovery Manager:
[03/14 16:15:43   1161s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:15:43   1161s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:15:43   1161s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:15:43   1161s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/14 16:15:43   1161s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2018.34M, totSessionCpu=0:19:22).
[03/14 16:15:43   1161s] **optDesign ... cpu = 0:03:20, real = 0:03:19, mem = 1681.4M, totSessionCpu=0:19:22 **
[03/14 16:15:43   1161s] 
[03/14 16:15:43   1161s] Latch borrow mode reset to max_borrow
[03/14 16:15:45   1163s] <optDesign CMD> Restore Using all VT Cells
[03/14 16:15:45   1163s] cleaningup cpe interface
[03/14 16:15:45   1163s] Reported timing to dir ./timingReports
[03/14 16:15:45   1163s] **optDesign ... cpu = 0:03:21, real = 0:03:21, mem = 1667.5M, totSessionCpu=0:19:23 **
[03/14 16:15:45   1163s] End AAE Lib Interpolated Model. (MEM=2018.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:15:45   1163s] Begin: glitch net info
[03/14 16:15:45   1163s] glitch slack range: number of glitch nets
[03/14 16:15:45   1163s] glitch slack < -0.32 : 0
[03/14 16:15:45   1163s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:15:45   1163s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:15:45   1163s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:15:45   1163s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:15:45   1163s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:15:45   1163s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:15:45   1163s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:15:45   1163s] -0.04 < glitch slack : 0
[03/14 16:15:45   1163s] End: glitch net info
[03/14 16:15:45   1163s] ** Profile ** Start :  cpu=0:00:00.0, mem=2018.3M
[03/14 16:15:45   1163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2018.3M
[03/14 16:15:45   1163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.107, MEM:2018.3M
[03/14 16:15:45   1163s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2018.3M
[03/14 16:15:46   1163s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2028.4M
[03/14 16:15:46   1164s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2020.4M
[03/14 16:15:48   1165s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2018.4M
[03/14 16:15:48   1165s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.179 | -35.134 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2018.4M
[03/14 16:15:48   1165s] **optDesign ... cpu = 0:03:23, real = 0:03:24, mem = 1658.1M, totSessionCpu=0:19:25 **
[03/14 16:15:48   1165s]  ReSet Options after AAE Based Opt flow 
[03/14 16:15:48   1165s] *** Finished optDesign ***
[03/14 16:15:48   1165s] cleaningup cpe interface
[03/14 16:15:48   1165s] cleaningup cpe interface
[03/14 16:15:48   1165s] Info: pop threads available for lower-level modules during optimization.
[03/14 16:15:48   1165s] Deleting Lib Analyzer.
[03/14 16:15:48   1165s] Info: Destroy the CCOpt slew target map.
[03/14 16:15:48   1165s] clean pInstBBox. size 0
[03/14 16:15:48   1165s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 16:15:48   1165s] All LLGs are deleted
[03/14 16:15:48   1165s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2018.3M
[03/14 16:15:48   1165s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.2M
[03/14 16:15:48   1165s] 
[03/14 16:15:48   1165s] =============================================================================================
[03/14 16:15:48   1165s]  Final TAT Report for optDesign
[03/14 16:15:48   1165s] =============================================================================================
[03/14 16:15:48   1165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:15:48   1165s] ---------------------------------------------------------------------------------------------
[03/14 16:15:48   1165s] [ WnsOpt                 ]      1   0:00:44.4  (  21.8 % )     0:00:51.2 /  0:00:51.3    1.0
[03/14 16:15:48   1165s] [ TnsOpt                 ]      2   0:00:30.8  (  15.1 % )     0:00:35.9 /  0:00:35.9    1.0
[03/14 16:15:48   1165s] [ SkewClock              ]      4   0:00:11.9  (   5.9 % )     0:00:11.9 /  0:00:11.9    1.0
[03/14 16:15:48   1165s] [ ViewPruning            ]      9   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:15:48   1165s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 16:15:48   1165s] [ RefinePlace            ]      2   0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 16:15:48   1165s] [ LayerAssignment        ]      2   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 16:15:48   1165s] [ EcoRoute               ]      1   0:00:43.2  (  21.2 % )     0:00:43.2 /  0:00:43.3    1.0
[03/14 16:15:48   1165s] [ ExtractRC              ]      2   0:00:11.4  (   5.6 % )     0:00:11.4 /  0:00:12.4    1.1
[03/14 16:15:48   1165s] [ TimingUpdate           ]     10   0:00:06.4  (   3.1 % )     0:00:30.8 /  0:00:31.0    1.0
[03/14 16:15:48   1165s] [ FullDelayCalc          ]      2   0:00:24.3  (  11.9 % )     0:00:24.4 /  0:00:24.6    1.0
[03/14 16:15:48   1165s] [ QThreadMaster          ]      1   0:00:08.0  (   3.9 % )     0:00:08.0 /  0:00:07.0    0.9
[03/14 16:15:48   1165s] [ OptSummaryReport       ]      4   0:00:00.6  (   0.3 % )     0:00:06.0 /  0:00:05.0    0.8
[03/14 16:15:48   1165s] [ TimingReport           ]      4   0:00:01.6  (   0.8 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 16:15:48   1165s] [ DrvReport              ]      4   0:00:03.4  (   1.7 % )     0:00:03.4 /  0:00:02.4    0.7
[03/14 16:15:48   1165s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:15:48   1165s] [ PropagateActivity      ]      1   0:00:01.6  (   0.8 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 16:15:48   1165s] [ MISC                   ]          0:00:12.5  (   6.1 % )     0:00:12.5 /  0:00:12.3    1.0
[03/14 16:15:48   1165s] ---------------------------------------------------------------------------------------------
[03/14 16:15:48   1165s]  optDesign TOTAL                    0:03:23.6  ( 100.0 % )     0:03:23.6 /  0:03:22.9    1.0
[03/14 16:15:48   1165s] ---------------------------------------------------------------------------------------------
[03/14 16:15:48   1165s] 
[03/14 16:15:48   1165s] Deleting Cell Server ...
[03/14 16:15:48   1165s] <CMD> saveDesign route.enc
[03/14 16:15:48   1165s] The in-memory database contained RC information but was not saved. To save 
[03/14 16:15:48   1165s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/14 16:15:48   1165s] so it should only be saved when it is really desired.
[03/14 16:15:48   1165s] #% Begin save design ... (date=03/14 16:15:48, mem=1582.7M)
[03/14 16:15:48   1165s] % Begin Save ccopt configuration ... (date=03/14 16:15:48, mem=1585.7M)
[03/14 16:15:48   1165s] % End Save ccopt configuration ... (date=03/14 16:15:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1586.4M, current mem=1586.4M)
[03/14 16:15:48   1165s] % Begin Save netlist data ... (date=03/14 16:15:48, mem=1586.4M)
[03/14 16:15:48   1165s] Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
[03/14 16:15:49   1165s] % End Save netlist data ... (date=03/14 16:15:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=1586.6M, current mem=1586.6M)
[03/14 16:15:49   1165s] Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
[03/14 16:15:49   1165s] % Begin Save AAE data ... (date=03/14 16:15:49, mem=1587.5M)
[03/14 16:15:49   1165s] Saving AAE Data ...
[03/14 16:15:49   1165s] % End Save AAE data ... (date=03/14 16:15:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.5M, current mem=1587.5M)
[03/14 16:15:49   1166s] Saving /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
[03/14 16:15:49   1166s] % Begin Save clock tree data ... (date=03/14 16:15:49, mem=1592.4M)
[03/14 16:15:49   1166s] % End Save clock tree data ... (date=03/14 16:15:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.4M, current mem=1592.4M)
[03/14 16:15:49   1166s] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/14 16:15:49   1166s] Saving mode setting ...
[03/14 16:15:49   1166s] Saving global file ...
[03/14 16:15:50   1166s] % Begin Save floorplan data ... (date=03/14 16:15:50, mem=1592.6M)
[03/14 16:15:50   1166s] Saving floorplan file ...
[03/14 16:15:50   1166s] % End Save floorplan data ... (date=03/14 16:15:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1592.9M, current mem=1592.9M)
[03/14 16:15:50   1166s] Saving PG file route.enc.dat/fullchip.pg.gz
[03/14 16:15:50   1166s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1962.2M) ***
[03/14 16:15:50   1166s] Saving Drc markers ...
[03/14 16:15:50   1166s] ... No Drc file written since there is no markers found.
[03/14 16:15:50   1166s] % Begin Save placement data ... (date=03/14 16:15:50, mem=1593.0M)
[03/14 16:15:50   1166s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/14 16:15:50   1166s] Save Adaptive View Pruing View Names to Binary file
[03/14 16:15:50   1166s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1965.2M) ***
[03/14 16:15:50   1166s] % End Save placement data ... (date=03/14 16:15:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1593.0M, current mem=1593.0M)
[03/14 16:15:50   1166s] % Begin Save routing data ... (date=03/14 16:15:50, mem=1593.0M)
[03/14 16:15:50   1166s] Saving route file ...
[03/14 16:15:51   1166s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1962.2M) ***
[03/14 16:15:51   1166s] % End Save routing data ... (date=03/14 16:15:51, total cpu=0:00:00.3, real=0:00:01.0, peak res=1593.2M, current mem=1593.2M)
[03/14 16:15:51   1166s] Saving property file route.enc.dat/fullchip.prop
[03/14 16:15:51   1166s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1965.2M) ***
[03/14 16:15:51   1167s] #Saving pin access data to file route.enc.dat/fullchip.apa ...
[03/14 16:15:52   1167s] #
[03/14 16:15:52   1167s] % Begin Save power constraints data ... (date=03/14 16:15:52, mem=1593.5M)
[03/14 16:15:52   1167s] % End Save power constraints data ... (date=03/14 16:15:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1593.6M, current mem=1593.6M)
[03/14 16:15:54   1169s] Generated self-contained design route.enc.dat
[03/14 16:15:54   1169s] #% End save design ... (date=03/14 16:15:54, total cpu=0:00:03.9, real=0:00:06.0, peak res=1594.8M, current mem=1594.8M)
[03/14 16:15:54   1169s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 16:15:54   1169s] 
[03/14 16:37:07   1398s] <CMD> verifyGeometry
[03/14 16:37:07   1398s]  *** Starting Verify Geometry (MEM: 1992.5) ***
[03/14 16:37:07   1398s] 
[03/14 16:37:07   1398s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/14 16:37:07   1398s]   VERIFY GEOMETRY ...... Starting Verification
[03/14 16:37:07   1398s]   VERIFY GEOMETRY ...... Initializing
[03/14 16:37:07   1398s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/14 16:37:07   1398s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/14 16:37:07   1398s]                   ...... bin size: 2880
[03/14 16:37:07   1398s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/14 16:37:12   1403s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 16:37:12   1403s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 16:37:12   1403s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/14 16:37:12   1403s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 16:37:12   1403s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 2 Viols. 0 Wrngs.
[03/14 16:37:12   1403s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/14 16:37:16   1407s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 16:37:16   1407s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 16:37:16   1407s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 16:37:16   1407s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 16:37:16   1407s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/14 16:37:16   1407s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/14 16:37:19   1410s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 16:37:19   1410s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 16:37:19   1410s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/14 16:37:19   1410s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 16:37:19   1410s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 6 Viols. 0 Wrngs.
[03/14 16:37:19   1410s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/14 16:37:23   1414s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 16:37:23   1414s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 16:37:23   1414s]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/14 16:37:23   1414s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 16:37:23   1414s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 4 Viols. 0 Wrngs.
[03/14 16:37:23   1414s] VG: elapsed time: 16.00
[03/14 16:37:23   1414s] Begin Summary ...
[03/14 16:37:23   1414s]   Cells       : 0
[03/14 16:37:23   1414s]   SameNet     : 0
[03/14 16:37:23   1414s]   Wiring      : 0
[03/14 16:37:23   1414s]   Antenna     : 0
[03/14 16:37:23   1414s]   Short       : 12
[03/14 16:37:23   1414s]   Overlap     : 0
[03/14 16:37:23   1414s] End Summary
[03/14 16:37:23   1414s] 
[03/14 16:37:23   1414s]   Verification Complete : 12 Viols.  0 Wrngs.
[03/14 16:37:23   1414s] 
[03/14 16:37:23   1414s] **********End: VERIFY GEOMETRY**********
[03/14 16:37:23   1414s]  *** verify geometry (CPU: 0:00:15.5  MEM: 189.0M)
[03/14 16:37:23   1414s] 
[03/14 16:37:37   1417s] <CMD> verifyConnectivity
[03/14 16:37:37   1417s] VERIFY_CONNECTIVITY use new engine.
[03/14 16:37:37   1417s] 
[03/14 16:37:37   1417s] ******** Start: VERIFY CONNECTIVITY ********
[03/14 16:37:37   1417s] Start Time: Tue Mar 14 16:37:37 2023
[03/14 16:37:37   1417s] 
[03/14 16:37:37   1417s] Design Name: fullchip
[03/14 16:37:37   1417s] Database Units: 2000
[03/14 16:37:37   1417s] Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
[03/14 16:37:37   1417s] Error Limit = 1000; Warning Limit = 50
[03/14 16:37:37   1417s] Check all nets
[03/14 16:37:37   1417s] **** 16:37:37 **** Processed 5000 nets.
[03/14 16:37:37   1417s] **** 16:37:37 **** Processed 10000 nets.
[03/14 16:37:37   1417s] **** 16:37:37 **** Processed 15000 nets.
[03/14 16:37:38   1417s] **** 16:37:38 **** Processed 20000 nets.
[03/14 16:37:38   1418s] **** 16:37:38 **** Processed 25000 nets.
[03/14 16:37:38   1418s] 
[03/14 16:37:38   1418s] Begin Summary 
[03/14 16:37:38   1418s]   Found no problems or warnings.
[03/14 16:37:38   1418s] End Summary
[03/14 16:37:38   1418s] 
[03/14 16:37:38   1418s] End Time: Tue Mar 14 16:37:38 2023
[03/14 16:37:38   1418s] Time Elapsed: 0:00:01.0
[03/14 16:37:38   1418s] 
[03/14 16:37:38   1418s] ******** End: VERIFY CONNECTIVITY ********
[03/14 16:37:38   1418s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 16:37:38   1418s]   (CPU Time: 0:00:01.6  MEM: -0.523M)
[03/14 16:37:38   1418s] 
[03/14 16:37:48   1420s] <CMD> optDesign -postRoute - drv
[03/14 16:37:48   1420s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.6M, totSessionCpu=0:23:41 **
[03/14 16:37:48   1420s] 
[03/14 16:37:48   1420s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews]
[03/14 16:37:48   1420s]                  [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>]
[03/14 16:37:48   1420s]                  [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
[03/14 16:37:48   1420s]                  [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup]
[03/14 16:37:48   1420s]                  [-targeted] [-timingDebugReport] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[03/14 16:37:48   1420s] 
[03/14 16:37:48   1420s] **ERROR: (IMPTCM-48):	"-" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.6M, totSessionCpu=0:23:41 **
[03/14 16:37:48   1420s] 
[03/14 16:37:48   1420s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews]
[03/14 16:37:48   1420s]                  [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>]
[03/14 16:37:48   1420s]                  [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
[03/14 16:37:48   1420s]                  [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup]
[03/14 16:37:48   1420s]                  [-targeted] [-timingDebugReport] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[03/14 16:37:48   1420s] 
[03/14 16:37:48   1420s] -help                        # Prints out the command usage
[03/14 16:37:48   1420s] -drv                         # DRV Fixing option  (bool, optional)
[03/14 16:37:48   1420s] -excludeNets <fileName>      # List of Nets NOT to optimize  (string, optional)
[03/14 16:37:48   1420s] -expandedViews               # expandedViews option  (bool, optional)
[03/14 16:37:48   1420s] -hold                        # Hold Fixing option  (bool, optional)
[03/14 16:37:48   1420s] -holdVioData <fileName>      # Dump remaining hold violations data
[03/14 16:37:48   1420s]                              # (string, optional)
[03/14 16:37:48   1420s] -idealClock                  # Ideal Clock option  (bool, optional)
[03/14 16:37:48   1420s] -incr                        # Incremental optimization  (bool, optional)
[03/14 16:37:48   1420s] -noEcoRoute                  # No Eco Route with -postRoute  (bool, optional)
[03/14 16:37:48   1420s] -outDir <directoryName>      # Directory for report files  (string, optional)
[03/14 16:37:48   1420s] -postCTS                     # postCTS option  (bool, optional)
[03/14 16:37:48   1420s] -postRoute                   # postRoute option  (bool, optional)
[03/14 16:37:48   1420s] -preCTS                      # preCTS option  (bool, optional)
[03/14 16:37:48   1420s] -prefix <fileNamePrefix>     # File Name Prefix option  (string, optional)
[03/14 16:37:48   1420s] -selectedNets <fileName>     # List of Nets to optimize  (string, optional)
[03/14 16:37:48   1420s] -selectedTerms <fileName>    # List of Terms to optimize  (string, optional)
[03/14 16:37:48   1420s] -setup                       # Setup/DRV Fixing option  (bool, optional)
[03/14 16:37:48   1420s] -targeted                    # Target based optmization option (bool, optional)
[03/14 16:37:48   1420s] -timingDebugReport           # generate machine readable timing report
[03/14 16:37:48   1420s]                              # (bool, optional)
[03/14 16:37:48   1420s] -useTransitionFiles          # Fix max_tran from external file (bool, optional)
[03/14 16:37:48   1420s] 
[03/14 16:37:48   1420s] 
[03/14 16:37:48   1420s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'optDesign'.
Type 'man IMPSYC-194' for more detail.
[03/14 16:37:48   1420s] 
[03/14 16:38:03   1423s] <CMD> optDesign -postRoute -drv
[03/14 16:38:03   1423s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.7M, totSessionCpu=0:23:43 **
[03/14 16:38:03   1423s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 16:38:03   1423s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/14 16:38:04   1423s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 16:38:04   1423s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 16:38:04   1423s] Summary for sequential cells identification: 
[03/14 16:38:04   1423s]   Identified SBFF number: 199
[03/14 16:38:04   1423s]   Identified MBFF number: 0
[03/14 16:38:04   1423s]   Identified SB Latch number: 0
[03/14 16:38:04   1423s]   Identified MB Latch number: 0
[03/14 16:38:04   1423s]   Not identified SBFF number: 0
[03/14 16:38:04   1423s]   Not identified MBFF number: 0
[03/14 16:38:04   1423s]   Not identified SB Latch number: 0
[03/14 16:38:04   1423s]   Not identified MB Latch number: 0
[03/14 16:38:04   1423s]   Number of sequential cells which are not FFs: 104
[03/14 16:38:04   1423s]  Visiting view : WC_VIEW
[03/14 16:38:04   1423s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 16:38:04   1423s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 16:38:04   1423s]  Visiting view : BC_VIEW
[03/14 16:38:04   1423s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 16:38:04   1423s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 16:38:04   1423s]  Setting StdDelay to 14.50
[03/14 16:38:04   1423s] Creating Cell Server, finished. 
[03/14 16:38:04   1423s] 
[03/14 16:38:04   1423s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 16:38:04   1423s] GigaOpt running with 1 threads.
[03/14 16:38:04   1423s] Info: 1 threads available for lower-level modules during optimization.
[03/14 16:38:04   1423s] OPERPROF: Starting DPlace-Init at level 1, MEM:2064.5M
[03/14 16:38:04   1423s] z: 2, totalTracks: 1
[03/14 16:38:04   1423s] z: 4, totalTracks: 1
[03/14 16:38:04   1423s] z: 6, totalTracks: 1
[03/14 16:38:04   1423s] z: 8, totalTracks: 1
[03/14 16:38:04   1423s] #spOpts: N=65 mergeVia=F 
[03/14 16:38:04   1423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2064.5M
[03/14 16:38:04   1423s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2064.5M
[03/14 16:38:04   1423s] Core basic site is core
[03/14 16:38:04   1424s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 16:38:04   1424s] SiteArray: use 2,285,568 bytes
[03/14 16:38:04   1424s] SiteArray: current memory after site array memory allocation 2066.7M
[03/14 16:38:04   1424s] SiteArray: FP blocked sites are writable
[03/14 16:38:04   1424s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 16:38:04   1424s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2066.7M
[03/14 16:38:04   1424s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 16:38:04   1424s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2066.7M
[03/14 16:38:04   1424s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.088, MEM:2066.7M
[03/14 16:38:04   1424s] OPERPROF:     Starting CMU at level 3, MEM:2066.7M
[03/14 16:38:04   1424s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2066.7M
[03/14 16:38:04   1424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.099, MEM:2066.7M
[03/14 16:38:04   1424s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2066.7MB).
[03/14 16:38:04   1424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.146, MEM:2066.7M
[03/14 16:38:04   1424s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 16:38:04   1424s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 16:38:04   1424s] 	Cell FILL1_LL, site bcore.
[03/14 16:38:04   1424s] 	Cell FILL_NW_HH, site bcore.
[03/14 16:38:04   1424s] 	Cell FILL_NW_LL, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHCD1, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHCD2, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHCD4, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHCD8, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHD1, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHD2, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHD4, site bcore.
[03/14 16:38:04   1424s] 	Cell LVLLHD8, site bcore.
[03/14 16:38:04   1424s] .
[03/14 16:38:04   1424s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2066.7M
[03/14 16:38:04   1424s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.107, MEM:2066.7M
[03/14 16:38:04   1424s] 
[03/14 16:38:04   1424s] Creating Lib Analyzer ...
[03/14 16:38:04   1424s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:38:04   1424s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:38:04   1424s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:38:04   1424s] 
[03/14 16:38:05   1425s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:45 mem=2072.7M
[03/14 16:38:05   1425s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:45 mem=2072.7M
[03/14 16:38:05   1425s] Creating Lib Analyzer, finished. 
[03/14 16:38:05   1425s] Effort level <high> specified for reg2reg path_group
[03/14 16:38:07   1427s]              0V	    VSS
[03/14 16:38:07   1427s]            0.9V	    VDD
[03/14 16:38:09   1429s] Processing average sequential pin duty cycle 
[03/14 16:38:09   1429s] Processing average sequential pin duty cycle 
[03/14 16:38:09   1429s] Initializing cpe interface
[03/14 16:38:11   1431s] Processing average sequential pin duty cycle 
[03/14 16:38:14   1434s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1660.1M, totSessionCpu=0:23:54 **
[03/14 16:38:14   1434s] Existing Dirty Nets : 0
[03/14 16:38:14   1434s] New Signature Flow (optDesignCheckOptions) ....
[03/14 16:38:14   1434s] #Taking db snapshot
[03/14 16:38:14   1434s] #Taking db snapshot ... done
[03/14 16:38:14   1434s] OPERPROF: Starting checkPlace at level 1, MEM:2109.3M
[03/14 16:38:14   1434s] z: 2, totalTracks: 1
[03/14 16:38:14   1434s] z: 4, totalTracks: 1
[03/14 16:38:14   1434s] z: 6, totalTracks: 1
[03/14 16:38:14   1434s] z: 8, totalTracks: 1
[03/14 16:38:14   1434s] #spOpts: N=65 
[03/14 16:38:14   1434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2109.3M
[03/14 16:38:14   1434s] Info: 39 insts are soft-fixed.
[03/14 16:38:14   1434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:2109.3M
[03/14 16:38:14   1434s] Begin checking placement ... (start mem=2109.3M, init mem=2109.3M)
[03/14 16:38:14   1434s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.090, REAL:0.083, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:2109.3M
[03/14 16:38:14   1434s] *info: Placed = 26428          (Fixed = 103)
[03/14 16:38:14   1434s] *info: Unplaced = 0           
[03/14 16:38:14   1434s] Placement Density:61.59%(123793/200988)
[03/14 16:38:14   1434s] Placement Density (including fixed std cells):61.59%(123793/200988)
[03/14 16:38:14   1434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:2107.2M
[03/14 16:38:14   1434s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2107.2M)
[03/14 16:38:14   1434s] OPERPROF: Finished checkPlace at level 1, CPU:0.260, REAL:0.262, MEM:2107.2M
[03/14 16:38:14   1434s]  Initial DC engine is -> aae
[03/14 16:38:14   1434s]  
[03/14 16:38:14   1434s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/14 16:38:14   1434s]  
[03/14 16:38:14   1434s]  
[03/14 16:38:14   1434s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/14 16:38:14   1434s]  
[03/14 16:38:14   1434s] Reset EOS DB
[03/14 16:38:14   1434s] Ignoring AAE DB Resetting ...
[03/14 16:38:14   1434s]  Set Options for AAE Based Opt flow 
[03/14 16:38:14   1434s] *** optDesign -postRoute ***
[03/14 16:38:14   1434s] DRC Margin: user margin 0.0; extra margin 0
[03/14 16:38:14   1434s] Setup Target Slack: user slack 0
[03/14 16:38:14   1434s] Hold Target Slack: user slack 0
[03/14 16:38:14   1434s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 16:38:14   1434s] All LLGs are deleted
[03/14 16:38:14   1434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2107.2M
[03/14 16:38:14   1434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2107.2M
[03/14 16:38:14   1434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.2M
[03/14 16:38:14   1434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2107.2M
[03/14 16:38:14   1434s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.084, MEM:2109.3M
[03/14 16:38:14   1434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:2109.3M
[03/14 16:38:14   1434s] Include MVT Delays for Hold Opt
[03/14 16:38:14   1434s] Deleting Cell Server ...
[03/14 16:38:14   1434s] Deleting Lib Analyzer.
[03/14 16:38:14   1434s] ** INFO : this run is activating 'postRoute' automaton
[03/14 16:38:14   1434s] 
[03/14 16:38:14   1434s] Power view               = WC_VIEW
[03/14 16:38:14   1434s] Number of VT partitions  = 2
[03/14 16:38:14   1434s] Standard cells in design = 811
[03/14 16:38:14   1434s] Instances in design      = 26428
[03/14 16:38:14   1434s] 
[03/14 16:38:14   1434s] Instance distribution across the VT partitions:
[03/14 16:38:14   1434s] 
[03/14 16:38:14   1434s]  LVT : inst = 10382 (39.3%), cells = 335 (41.31%)
[03/14 16:38:14   1434s]    Lib tcbn65gpluswc        : inst = 10382 (39.3%)
[03/14 16:38:14   1434s] 
[03/14 16:38:14   1434s]  HVT : inst = 16046 (60.7%), cells = 461 (56.84%)
[03/14 16:38:14   1434s]    Lib tcbn65gpluswc        : inst = 16046 (60.7%)
[03/14 16:38:14   1434s] 
[03/14 16:38:14   1434s] Reporting took 0 sec
[03/14 16:38:15   1434s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 82353 access done (mem: 2109.344M)
[03/14 16:38:15   1434s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:38:15   1434s] Extraction called for design 'fullchip' of instances=26428 and nets=27704 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:38:15   1434s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:38:15   1434s] RC Extraction called in multi-corner(2) mode.
[03/14 16:38:15   1434s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:38:15   1434s] Process corner(s) are loaded.
[03/14 16:38:15   1434s]  Corner: Cmax
[03/14 16:38:15   1434s]  Corner: Cmin
[03/14 16:38:15   1434s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:38:15   1434s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:38:15   1434s]       RC Corner Indexes            0       1   
[03/14 16:38:15   1434s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:38:15   1434s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:38:15   1434s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:38:15   1434s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:38:15   1434s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:38:15   1434s] Shrink Factor                : 1.00000
[03/14 16:38:15   1435s] LayerId::1 widthSet size::4
[03/14 16:38:15   1435s] LayerId::2 widthSet size::4
[03/14 16:38:15   1435s] LayerId::3 widthSet size::4
[03/14 16:38:15   1435s] LayerId::4 widthSet size::4
[03/14 16:38:15   1435s] LayerId::5 widthSet size::4
[03/14 16:38:15   1435s] LayerId::6 widthSet size::4
[03/14 16:38:15   1435s] LayerId::7 widthSet size::4
[03/14 16:38:15   1435s] LayerId::8 widthSet size::4
[03/14 16:38:15   1435s] Initializing multi-corner capacitance tables ... 
[03/14 16:38:15   1435s] Initializing multi-corner resistance tables ...
[03/14 16:38:15   1435s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275616 ; uaWl: 0.981948 ; uaWlH: 0.227164 ; aWlH: 0.013483 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:38:15   1435s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2097.3M)
[03/14 16:38:16   1435s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:38:16   1436s] Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 2163.0M)
[03/14 16:38:16   1436s] Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 2163.0M)
[03/14 16:38:16   1436s] Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 2163.0M)
[03/14 16:38:16   1436s] Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 2163.0M)
[03/14 16:38:17   1436s] Extracted 50.0008% (CPU Time= 0:00:01.7  MEM= 2163.0M)
[03/14 16:38:17   1437s] Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 2163.0M)
[03/14 16:38:17   1437s] Extracted 70.0005% (CPU Time= 0:00:02.1  MEM= 2163.0M)
[03/14 16:38:18   1437s] Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 2167.0M)
[03/14 16:38:18   1438s] Extracted 90.0006% (CPU Time= 0:00:03.0  MEM= 2167.0M)
[03/14 16:38:19   1439s] Extracted 100% (CPU Time= 0:00:04.2  MEM= 2167.0M)
[03/14 16:38:19   1439s] Number of Extracted Resistors     : 458817
[03/14 16:38:19   1439s] Number of Extracted Ground Cap.   : 454613
[03/14 16:38:19   1439s] Number of Extracted Coupling Cap. : 716700
[03/14 16:38:19   1439s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2135.684M)
[03/14 16:38:19   1439s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:38:19   1439s]  Corner: Cmax
[03/14 16:38:19   1439s]  Corner: Cmin
[03/14 16:38:19   1439s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2135.7M)
[03/14 16:38:19   1439s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:38:20   1440s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27589 access done (mem: 2135.684M)
[03/14 16:38:20   1440s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2135.684M)
[03/14 16:38:20   1440s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2135.684M)
[03/14 16:38:20   1440s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:38:20   1441s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 2135.684M)
[03/14 16:38:20   1441s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2135.684M)
[03/14 16:38:20   1441s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:05.0  MEM: 2135.684M)
[03/14 16:38:21   1441s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2117.957M)
[03/14 16:38:21   1441s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2118.0M)
[03/14 16:38:21   1441s] LayerId::1 widthSet size::4
[03/14 16:38:21   1441s] LayerId::2 widthSet size::4
[03/14 16:38:21   1441s] LayerId::3 widthSet size::4
[03/14 16:38:21   1441s] LayerId::4 widthSet size::4
[03/14 16:38:21   1441s] LayerId::5 widthSet size::4
[03/14 16:38:21   1441s] LayerId::6 widthSet size::4
[03/14 16:38:21   1441s] LayerId::7 widthSet size::4
[03/14 16:38:21   1441s] LayerId::8 widthSet size::4
[03/14 16:38:21   1441s] Initializing multi-corner capacitance tables ... 
[03/14 16:38:21   1441s] Initializing multi-corner resistance tables ...
[03/14 16:38:21   1441s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275616 ; uaWl: 0.981948 ; uaWlH: 0.227164 ; aWlH: 0.013483 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:38:21   1441s] Starting delay calculation for Setup views
[03/14 16:38:21   1441s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:38:21   1442s] #################################################################################
[03/14 16:38:21   1442s] # Design Stage: PostRoute
[03/14 16:38:21   1442s] # Design Name: fullchip
[03/14 16:38:21   1442s] # Design Mode: 65nm
[03/14 16:38:21   1442s] # Analysis Mode: MMMC OCV 
[03/14 16:38:21   1442s] # Parasitics Mode: SPEF/RCDB
[03/14 16:38:21   1442s] # Signoff Settings: SI On 
[03/14 16:38:21   1442s] #################################################################################
[03/14 16:38:22   1443s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:38:22   1443s] Setting infinite Tws ...
[03/14 16:38:22   1443s] First Iteration Infinite Tw... 
[03/14 16:38:22   1443s] Calculate early delays in OCV mode...
[03/14 16:38:22   1443s] Calculate late delays in OCV mode...
[03/14 16:38:22   1443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2116.0M, InitMEM = 2116.0M)
[03/14 16:38:22   1443s] Start delay calculation (fullDC) (1 T). (MEM=2115.96)
[03/14 16:38:23   1443s] End AAE Lib Interpolated Model. (MEM=2127.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:38:30   1450s] Total number of fetched objects 27611
[03/14 16:38:30   1450s] AAE_INFO-618: Total number of nets in the design is 27704,  99.6 percent of the nets selected for SI analysis
[03/14 16:38:30   1450s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:38:30   1450s] End delay calculation. (MEM=2183.25 CPU=0:00:06.8 REAL=0:00:07.0)
[03/14 16:38:30   1450s] End delay calculation (fullDC). (MEM=2183.25 CPU=0:00:07.6 REAL=0:00:08.0)
[03/14 16:38:30   1450s] *** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 2183.2M) ***
[03/14 16:38:32   1452s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2183.2M)
[03/14 16:38:32   1452s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:38:32   1452s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2183.2M)
[03/14 16:38:32   1452s] Starting SI iteration 2
[03/14 16:38:32   1453s] Calculate early delays in OCV mode...
[03/14 16:38:32   1453s] Calculate late delays in OCV mode...
[03/14 16:38:32   1453s] Start delay calculation (fullDC) (1 T). (MEM=2106.37)
[03/14 16:38:32   1453s] End AAE Lib Interpolated Model. (MEM=2106.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:38:34   1455s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:38:34   1455s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27611. 
[03/14 16:38:34   1455s] Total number of fetched objects 27611
[03/14 16:38:34   1455s] AAE_INFO-618: Total number of nets in the design is 27704,  11.9 percent of the nets selected for SI analysis
[03/14 16:38:34   1455s] End delay calculation. (MEM=2112.52 CPU=0:00:02.0 REAL=0:00:02.0)
[03/14 16:38:34   1455s] End delay calculation (fullDC). (MEM=2112.52 CPU=0:00:02.1 REAL=0:00:02.0)
[03/14 16:38:34   1455s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2112.5M) ***
[03/14 16:38:36   1456s] *** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:24:17 mem=2112.5M)
[03/14 16:38:36   1456s] End AAE Lib Interpolated Model. (MEM=2112.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:38:36   1456s] ** Profile ** Start :  cpu=0:00:00.0, mem=2112.5M
[03/14 16:38:36   1456s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2112.5M
[03/14 16:38:36   1457s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:2112.5M
[03/14 16:38:36   1457s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2112.5M
[03/14 16:38:37   1457s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2112.5M
[03/14 16:38:37   1458s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2127.8M
[03/14 16:38:37   1458s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.179 | -35.134 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2127.8M
[03/14 16:38:37   1458s] **optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1597.9M, totSessionCpu=0:24:18 **
[03/14 16:38:37   1458s] Setting latch borrow mode to budget during optimization.
[03/14 16:38:39   1460s] Info: Done creating the CCOpt slew target map.
[03/14 16:38:39   1460s] Glitch fixing enabled
[03/14 16:38:39   1460s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:38:39   1460s] optDesignOneStep: Power Flow
[03/14 16:38:39   1460s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:38:39   1460s] Running CCOpt-PRO on entire clock network
[03/14 16:38:39   1460s] Net route status summary:
[03/14 16:38:39   1460s]   Clock:       207 (unrouted=0, trialRouted=0, noStatus=0, routed=207, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:38:39   1460s]   Non-clock: 27497 (unrouted=115, trialRouted=0, noStatus=0, routed=27382, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:38:39   1460s] Clock tree cells fixed by user: 0 out of 206 (0%)
[03/14 16:38:39   1460s] PRO...
[03/14 16:38:39   1460s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/14 16:38:39   1460s] Initializing clock structures...
[03/14 16:38:39   1460s]   Creating own balancer
[03/14 16:38:39   1460s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/14 16:38:39   1460s]   Removing CTS place status from clock tree and sinks.
[03/14 16:38:39   1460s]   Removed CTS place status from 103 clock cells (out of 208 ) and 0 clock sinks (out of 0 ).
[03/14 16:38:39   1460s]   Initializing legalizer
[03/14 16:38:39   1460s]   Using cell based legalization.
[03/14 16:38:39   1460s] OPERPROF: Starting DPlace-Init at level 1, MEM:2099.3M
[03/14 16:38:39   1460s] z: 2, totalTracks: 1
[03/14 16:38:39   1460s] z: 4, totalTracks: 1
[03/14 16:38:39   1460s] z: 6, totalTracks: 1
[03/14 16:38:39   1460s] z: 8, totalTracks: 1
[03/14 16:38:39   1460s] #spOpts: N=65 mergeVia=F 
[03/14 16:38:40   1460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2099.3M
[03/14 16:38:40   1460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:2099.3M
[03/14 16:38:40   1460s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2099.3MB).
[03/14 16:38:40   1460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2099.3M
[03/14 16:38:40   1460s] (I)       Load db... (mem=2099.3M)
[03/14 16:38:40   1460s] (I)       Read data from FE... (mem=2099.3M)
[03/14 16:38:40   1460s] (I)       Read nodes and places... (mem=2099.3M)
[03/14 16:38:40   1460s] (I)       Number of ignored instance 0
[03/14 16:38:40   1460s] (I)       Number of inbound cells 0
[03/14 16:38:40   1460s] (I)       numMoveCells=26428, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/14 16:38:40   1460s] (I)       cell height: 3600, count: 26428
[03/14 16:38:40   1460s] (I)       Done Read nodes and places (cpu=0.040s, mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Read rows... (mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Done Read rows (cpu=0.000s, mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Done Read data from FE (cpu=0.040s, mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Done Load db (cpu=0.040s, mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Constructing placeable region... (mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Constructing bin map
[03/14 16:38:40   1460s] (I)       Initialize bin information with width=36000 height=36000
[03/14 16:38:40   1460s] (I)       Done constructing bin map
[03/14 16:38:40   1460s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 16:38:40   1460s] (I)       Compute region effective width... (mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Done Compute region effective width (cpu=0.000s, mem=2105.7M)
[03/14 16:38:40   1460s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2105.7M)
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]   Reconstructing clock tree datastructures...
[03/14 16:38:40   1460s]     Validating CTS configuration...
[03/14 16:38:40   1460s]     Checking module port directions...
[03/14 16:38:40   1460s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 16:38:40   1460s]     Non-default CCOpt properties:
[03/14 16:38:40   1460s]     adjacent_rows_legal: true (default: false)
[03/14 16:38:40   1460s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/14 16:38:40   1460s]     cell_density is set for at least one key
[03/14 16:38:40   1460s]     cell_halo_rows: 0 (default: 1)
[03/14 16:38:40   1460s]     cell_halo_sites: 0 (default: 4)
[03/14 16:38:40   1460s]     clock_nets_detailed_routed: 1 (default: false)
[03/14 16:38:40   1460s]     cloning_copy_activity: 1 (default: false)
[03/14 16:38:40   1460s]     force_design_routing_status: 1 (default: auto)
[03/14 16:38:40   1460s]     primary_delay_corner: WC (default: )
[03/14 16:38:40   1460s]     route_type is set for at least one key
[03/14 16:38:40   1460s]     target_insertion_delay is set for at least one key
[03/14 16:38:40   1460s]     target_skew is set for at least one key
[03/14 16:38:40   1460s]     target_skew_wire is set for at least one key
[03/14 16:38:40   1460s]     update_io_latency: 0 (default: true)
[03/14 16:38:40   1460s]     Route type trimming info:
[03/14 16:38:40   1460s]       No route type modifications were made.
[03/14 16:38:40   1460s] (I)       Initializing Steiner engine. 
[03/14 16:38:40   1460s] End AAE Lib Interpolated Model. (MEM=2112.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:38:40   1460s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/14 16:38:40   1460s]     Original list had 9 cells:
[03/14 16:38:40   1460s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:38:40   1460s]     Library trimming was not able to trim any cells:
[03/14 16:38:40   1460s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:38:40   1460s]     Accumulated time to calculate placeable region: 0.01
[03/14 16:38:40   1460s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/14 16:38:40   1460s]     Original list had 8 cells:
[03/14 16:38:40   1460s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:38:40   1460s]     Library trimming was not able to trim any cells:
[03/14 16:38:40   1460s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:38:40   1460s]     Accumulated time to calculate placeable region: 0.01
[03/14 16:38:41   1461s]     Clock tree balancer configuration for clock_tree clk:
[03/14 16:38:41   1461s]     Non-default CCOpt properties:
[03/14 16:38:41   1461s]       cell_density: 1 (default: 0.75)
[03/14 16:38:41   1461s]       route_type (leaf): default_route_type_leaf (default: default)
[03/14 16:38:41   1461s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 16:38:41   1461s]       route_type (top): default_route_type_nonleaf (default: default)
[03/14 16:38:41   1461s]     For power domain auto-default:
[03/14 16:38:41   1461s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 16:38:41   1461s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 16:38:41   1461s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 16:38:41   1461s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
[03/14 16:38:41   1461s]     Top Routing info:
[03/14 16:38:41   1461s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:38:41   1461s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/14 16:38:41   1461s]     Trunk Routing info:
[03/14 16:38:41   1461s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:38:41   1461s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 16:38:41   1461s]     Leaf Routing info:
[03/14 16:38:41   1461s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 16:38:41   1461s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 16:38:41   1461s]     For timing_corner WC:setup, late and power domain auto-default:
[03/14 16:38:41   1461s]       Slew time target (leaf):    0.105ns
[03/14 16:38:41   1461s]       Slew time target (trunk):   0.105ns
[03/14 16:38:41   1461s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/14 16:38:41   1461s]       Buffer unit delay: 0.057ns
[03/14 16:38:41   1461s]       Buffer max distance: 562.449um
[03/14 16:38:41   1461s]     Fastest wire driving cells and distances:
[03/14 16:38:41   1461s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 16:38:41   1461s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/14 16:38:41   1461s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     Logic Sizing Table:
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     ----------------------------------------------------------
[03/14 16:38:41   1461s]     Cell    Instance count    Source    Eligible library cells
[03/14 16:38:41   1461s]     ----------------------------------------------------------
[03/14 16:38:41   1461s]       (empty table)
[03/14 16:38:41   1461s]     ----------------------------------------------------------
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     Clock tree balancer configuration for skew_group clk/CON:
[03/14 16:38:41   1461s]       Sources:                     pin clk
[03/14 16:38:41   1461s]       Total number of sinks:       6512
[03/14 16:38:41   1461s]       Delay constrained sinks:     6512
[03/14 16:38:41   1461s]       Non-leaf sinks:              0
[03/14 16:38:41   1461s]       Ignore pins:                 0
[03/14 16:38:41   1461s]      Timing corner WC:setup.late:
[03/14 16:38:41   1461s]       Skew target:                 0.057ns
[03/14 16:38:41   1461s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:38:41   1461s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:38:41   1461s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 16:38:41   1461s]     Primary reporting skew groups are:
[03/14 16:38:41   1461s]     skew_group clk/CON with 6512 clock sinks
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     Via Selection for Estimated Routes (rule default):
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     --------------------------------------------------------------
[03/14 16:38:41   1461s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/14 16:38:41   1461s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/14 16:38:41   1461s]     --------------------------------------------------------------
[03/14 16:38:41   1461s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/14 16:38:41   1461s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/14 16:38:41   1461s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/14 16:38:41   1461s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/14 16:38:41   1461s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/14 16:38:41   1461s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/14 16:38:41   1461s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/14 16:38:41   1461s]     --------------------------------------------------------------
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     No ideal or dont_touch nets found in the clock tree
[03/14 16:38:41   1461s]     No dont_touch hnets found in the clock tree
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     Filtering reasons for cell type: buffer
[03/14 16:38:41   1461s]     =======================================
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:38:41   1461s]     Clock trees    Power domain    Reason                         Library cells
[03/14 16:38:41   1461s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:38:41   1461s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/14 16:38:41   1461s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     Filtering reasons for cell type: inverter
[03/14 16:38:41   1461s]     =========================================
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:38:41   1461s]     Clock trees    Power domain    Reason                         Library cells
[03/14 16:38:41   1461s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:38:41   1461s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/14 16:38:41   1461s]     --------------------------------------------------------------------------------------------------------------------------------
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     
[03/14 16:38:41   1461s]     Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/14 16:38:41   1462s]     CCOpt configuration status: all checks passed.
[03/14 16:38:41   1462s]   Reconstructing clock tree datastructures done.
[03/14 16:38:41   1462s] Initializing clock structures done.
[03/14 16:38:41   1462s] PRO...
[03/14 16:38:41   1462s]   PRO active optimizations:
[03/14 16:38:41   1462s]    - DRV fixing with cell sizing
[03/14 16:38:41   1462s]   
[03/14 16:38:41   1462s]   Detected clock skew data from CTS
[03/14 16:38:41   1462s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 16:38:41   1462s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:38:41   1462s]   Clock DAG stats PRO initial state:
[03/14 16:38:41   1462s]     cell counts      : b=202, i=4, icg=0, nicg=0, l=0, total=206
[03/14 16:38:41   1462s]     cell areas       : b=1297.800um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1317.600um^2
[03/14 16:38:41   1462s]     cell capacitance : b=0.722pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
[03/14 16:38:41   1462s]     sink capacitance : count=6512, total=5.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:38:41   1462s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.911pF, total=4.400pF
[03/14 16:38:41   1462s]     wire lengths     : top=0.000um, trunk=3768.420um, leaf=25031.530um, total=28799.950um
[03/14 16:38:41   1462s]     hp wire lengths  : top=0.000um, trunk=2737.600um, leaf=6823.000um, total=9560.600um
[03/14 16:38:41   1462s]   Clock DAG net violations PRO initial state: none
[03/14 16:38:41   1462s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/14 16:38:41   1462s]     Trunk : target=0.105ns count=94 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {80 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:38:41   1462s]     Leaf  : target=0.105ns count=113 avg=0.063ns sd=0.033ns min=0.018ns max=0.102ns {44 <= 0.063ns, 7 <= 0.084ns, 58 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
[03/14 16:38:41   1462s]   Clock DAG library cell distribution PRO initial state {count}:
[03/14 16:38:41   1462s]      Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 7 CKBD2: 24 BUFFD1: 11 CKBD1: 24 CKBD0: 6 
[03/14 16:38:41   1462s]      Invs: INVD16: 2 INVD4: 1 CKND2: 1 
[03/14 16:38:41   1462s]   Primary reporting skew groups PRO initial state:
[03/14 16:38:41   1462s]     skew_group default.clk/CON: unconstrained
[03/14 16:38:41   1462s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:38:41   1462s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/CP
[03/14 16:38:42   1462s]   Skew group summary PRO initial state:
[03/14 16:38:42   1462s]     skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.6% {0.719, 0.777} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
[03/14 16:38:42   1462s]   Recomputing CTS skew targets...
[03/14 16:38:42   1462s]   Resolving skew group constraints...
[03/14 16:38:42   1463s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/14 16:38:42   1463s]   Resolving skew group constraints done.
[03/14 16:38:42   1463s]   Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 16:38:42   1463s]   Fixing DRVs...
[03/14 16:38:42   1463s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 16:38:42   1463s]   CCOpt-PRO: considered: 207, tested: 207, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   PRO Statistics: Fix DRVs (cell sizing):
[03/14 16:38:42   1463s]   =======================================
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Cell changes by Net Type:
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   -------------------------------------------------------------------------------------------------
[03/14 16:38:42   1463s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 16:38:42   1463s]   -------------------------------------------------------------------------------------------------
[03/14 16:38:42   1463s]   top                0            0           0            0                    0                0
[03/14 16:38:42   1463s]   trunk              0            0           0            0                    0                0
[03/14 16:38:42   1463s]   leaf               0            0           0            0                    0                0
[03/14 16:38:42   1463s]   -------------------------------------------------------------------------------------------------
[03/14 16:38:42   1463s]   Total              0            0           0            0                    0                0
[03/14 16:38:42   1463s]   -------------------------------------------------------------------------------------------------
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 16:38:42   1463s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Clock DAG stats PRO after DRV fixing:
[03/14 16:38:42   1463s]     cell counts      : b=202, i=4, icg=0, nicg=0, l=0, total=206
[03/14 16:38:42   1463s]     cell areas       : b=1297.800um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1317.600um^2
[03/14 16:38:42   1463s]     cell capacitance : b=0.722pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
[03/14 16:38:42   1463s]     sink capacitance : count=6512, total=5.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:38:42   1463s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.911pF, total=4.400pF
[03/14 16:38:42   1463s]     wire lengths     : top=0.000um, trunk=3768.420um, leaf=25031.530um, total=28799.950um
[03/14 16:38:42   1463s]     hp wire lengths  : top=0.000um, trunk=2737.600um, leaf=6823.000um, total=9560.600um
[03/14 16:38:42   1463s]   Clock DAG net violations PRO after DRV fixing: none
[03/14 16:38:42   1463s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/14 16:38:42   1463s]     Trunk : target=0.105ns count=94 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {80 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:38:42   1463s]     Leaf  : target=0.105ns count=113 avg=0.063ns sd=0.033ns min=0.018ns max=0.102ns {44 <= 0.063ns, 7 <= 0.084ns, 58 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
[03/14 16:38:42   1463s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/14 16:38:42   1463s]      Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 7 CKBD2: 24 BUFFD1: 11 CKBD1: 24 CKBD0: 6 
[03/14 16:38:42   1463s]      Invs: INVD16: 2 INVD4: 1 CKND2: 1 
[03/14 16:38:42   1463s]   Primary reporting skew groups PRO after DRV fixing:
[03/14 16:38:42   1463s]     skew_group default.clk/CON: unconstrained
[03/14 16:38:42   1463s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:38:42   1463s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/CP
[03/14 16:38:42   1463s]   Skew group summary PRO after DRV fixing:
[03/14 16:38:42   1463s]     skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.6% {0.719, 0.777} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
[03/14 16:38:42   1463s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Slew Diagnostics: After DRV fixing
[03/14 16:38:42   1463s]   ==================================
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Global Causes:
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   -------------------------------------
[03/14 16:38:42   1463s]   Cause
[03/14 16:38:42   1463s]   -------------------------------------
[03/14 16:38:42   1463s]   DRV fixing with buffering is disabled
[03/14 16:38:42   1463s]   -------------------------------------
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Top 5 overslews:
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   ---------------------------------
[03/14 16:38:42   1463s]   Overslew    Causes    Driving Pin
[03/14 16:38:42   1463s]   ---------------------------------
[03/14 16:38:42   1463s]     (empty table)
[03/14 16:38:42   1463s]   ---------------------------------
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   -------------------
[03/14 16:38:42   1463s]   Cause    Occurences
[03/14 16:38:42   1463s]   -------------------
[03/14 16:38:42   1463s]     (empty table)
[03/14 16:38:42   1463s]   -------------------
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   -------------------
[03/14 16:38:42   1463s]   Cause    Occurences
[03/14 16:38:42   1463s]   -------------------
[03/14 16:38:42   1463s]     (empty table)
[03/14 16:38:42   1463s]   -------------------
[03/14 16:38:42   1463s]   
[03/14 16:38:42   1463s]   Reconnecting optimized routes...
[03/14 16:38:42   1463s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 16:38:42   1463s]   Set dirty flag on 0 insts, 0 nets
[03/14 16:38:42   1463s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 16:38:42   1463s] End AAE Lib Interpolated Model. (MEM=2150.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:38:43   1463s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 16:38:43   1463s]   Clock DAG stats PRO final:
[03/14 16:38:43   1463s]     cell counts      : b=202, i=4, icg=0, nicg=0, l=0, total=206
[03/14 16:38:43   1463s]     cell areas       : b=1297.800um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1317.600um^2
[03/14 16:38:43   1463s]     cell capacitance : b=0.722pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
[03/14 16:38:43   1463s]     sink capacitance : count=6512, total=5.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 16:38:43   1463s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.911pF, total=4.400pF
[03/14 16:38:43   1463s]     wire lengths     : top=0.000um, trunk=3768.420um, leaf=25031.530um, total=28799.950um
[03/14 16:38:43   1463s]     hp wire lengths  : top=0.000um, trunk=2737.600um, leaf=6823.000um, total=9560.600um
[03/14 16:38:43   1463s]   Clock DAG net violations PRO final: none
[03/14 16:38:43   1463s]   Clock DAG primary half-corner transition distribution PRO final:
[03/14 16:38:43   1463s]     Trunk : target=0.105ns count=94 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {80 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 16:38:43   1463s]     Leaf  : target=0.105ns count=113 avg=0.063ns sd=0.033ns min=0.018ns max=0.102ns {44 <= 0.063ns, 7 <= 0.084ns, 58 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
[03/14 16:38:43   1463s]   Clock DAG library cell distribution PRO final {count}:
[03/14 16:38:43   1463s]      Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 7 CKBD2: 24 BUFFD1: 11 CKBD1: 24 CKBD0: 6 
[03/14 16:38:43   1463s]      Invs: INVD16: 2 INVD4: 1 CKND2: 1 
[03/14 16:38:43   1463s]   Primary reporting skew groups PRO final:
[03/14 16:38:43   1463s]     skew_group default.clk/CON: unconstrained
[03/14 16:38:43   1463s]         min path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 16:38:43   1463s]         max path sink: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_6_/CP
[03/14 16:38:43   1463s]   Skew group summary PRO final:
[03/14 16:38:43   1463s]     skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.6% {0.719, 0.777} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
[03/14 16:38:43   1463s] PRO done.
[03/14 16:38:43   1463s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/14 16:38:43   1463s] numClockCells = 208, numClockCellsFixed = 0, numClockCellsRestored = 103, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/14 16:38:43   1463s] Net route status summary:
[03/14 16:38:43   1463s]   Clock:       207 (unrouted=0, trialRouted=0, noStatus=0, routed=207, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:38:43   1463s]   Non-clock: 27497 (unrouted=115, trialRouted=0, noStatus=0, routed=27382, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 16:38:43   1463s] Updating delays...
[03/14 16:38:43   1464s] Updating delays done.
[03/14 16:38:43   1464s] PRO done. (took cpu=0:00:04.0 real=0:00:04.0)
[03/14 16:38:43   1464s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2189.0M
[03/14 16:38:44   1464s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.109, MEM:2189.0M
[03/14 16:38:44   1465s] skipped the cell partition in DRV
[03/14 16:38:44   1465s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 16:38:44   1465s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/14 16:38:44   1465s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:38:44   1465s] optDesignOneStep: Power Flow
[03/14 16:38:44   1465s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 16:38:44   1465s] **INFO: Start fixing DRV (Mem = 2100.97M) ...
[03/14 16:38:44   1465s] Begin: GigaOpt DRV Optimization
[03/14 16:38:44   1465s] Glitch fixing enabled
[03/14 16:38:44   1465s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/14 16:38:44   1465s] Info: 207 clock nets excluded from IPO operation.
[03/14 16:38:44   1465s] End AAE Lib Interpolated Model. (MEM=2100.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:38:44   1465s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:25.3/0:53:20.9 (0.5), mem = 2101.0M
[03/14 16:38:44   1465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9026.11
[03/14 16:38:45   1465s] (I,S,L,T): WC_VIEW: 78.4977, 23.0172, 1.05041, 102.565
[03/14 16:38:45   1465s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 16:38:45   1465s] ### Creating PhyDesignMc. totSessionCpu=0:24:26 mem=2101.0M
[03/14 16:38:45   1465s] OPERPROF: Starting DPlace-Init at level 1, MEM:2101.0M
[03/14 16:38:45   1465s] z: 2, totalTracks: 1
[03/14 16:38:45   1465s] z: 4, totalTracks: 1
[03/14 16:38:45   1465s] z: 6, totalTracks: 1
[03/14 16:38:45   1465s] z: 8, totalTracks: 1
[03/14 16:38:45   1465s] #spOpts: N=65 mergeVia=F 
[03/14 16:38:45   1465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2101.0M
[03/14 16:38:45   1465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.088, MEM:2101.0M
[03/14 16:38:45   1465s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2101.0MB).
[03/14 16:38:45   1465s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.124, MEM:2101.0M
[03/14 16:38:45   1465s] TotalInstCnt at PhyDesignMc Initialization: 26,428
[03/14 16:38:45   1465s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:26 mem=2101.0M
[03/14 16:38:45   1465s] ### Creating RouteCongInterface, started
[03/14 16:38:45   1465s] ### Creating LA Mngr. totSessionCpu=0:24:26 mem=2230.7M
[03/14 16:38:46   1467s] ### Creating LA Mngr, finished. totSessionCpu=0:24:27 mem=2246.7M
[03/14 16:38:46   1467s] ### Creating RouteCongInterface, finished
[03/14 16:38:46   1467s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 16:38:46   1467s] 
[03/14 16:38:46   1467s] Creating Lib Analyzer ...
[03/14 16:38:46   1467s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 16:38:46   1467s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 16:38:46   1467s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 16:38:46   1467s] 
[03/14 16:38:47   1468s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:28 mem=2246.7M
[03/14 16:38:47   1468s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:28 mem=2246.7M
[03/14 16:38:47   1468s] Creating Lib Analyzer, finished. 
[03/14 16:38:50   1470s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/14 16:38:50   1470s] **INFO: Disabling fanout fix in postRoute stage.
[03/14 16:38:50   1470s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2265.7M
[03/14 16:38:50   1470s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2265.7M
[03/14 16:38:50   1471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:38:50   1471s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/14 16:38:50   1471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:38:50   1471s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 16:38:50   1471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:38:51   1471s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:38:51   1472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -48.23|       0|       0|       0|  61.63|          |         |
[03/14 16:38:51   1472s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 16:38:51   1472s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -48.23|       0|       0|       0|  61.63| 0:00:00.0|  2265.7M|
[03/14 16:38:51   1472s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 16:38:51   1472s] **** Begin NDR-Layer Usage Statistics ****
[03/14 16:38:51   1472s] Layer 3 has 207 constrained nets 
[03/14 16:38:51   1472s] Layer 5 has 2 constrained nets 
[03/14 16:38:51   1472s] Layer 7 has 33 constrained nets 
[03/14 16:38:51   1472s] **** End NDR-Layer Usage Statistics ****
[03/14 16:38:51   1472s] 
[03/14 16:38:51   1472s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2265.7M) ***
[03/14 16:38:51   1472s] 
[03/14 16:38:51   1472s] Begin: glitch net info
[03/14 16:38:51   1472s] glitch slack range: number of glitch nets
[03/14 16:38:51   1472s] glitch slack < -0.32 : 0
[03/14 16:38:51   1472s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:38:51   1472s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:38:51   1472s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:38:51   1472s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:38:51   1472s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:38:51   1472s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:38:51   1472s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:38:51   1472s] -0.04 < glitch slack : 0
[03/14 16:38:51   1472s] End: glitch net info
[03/14 16:38:51   1472s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2246.7M
[03/14 16:38:51   1472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.105, MEM:2246.7M
[03/14 16:38:51   1472s] TotalInstCnt at PhyDesignMc Destruction: 26,428
[03/14 16:38:52   1472s] (I,S,L,T): WC_VIEW: 78.4977, 23.0172, 1.05041, 102.565
[03/14 16:38:52   1472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9026.11
[03/14 16:38:52   1472s] *** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:24:32.5/0:53:28.0 (0.5), mem = 2246.7M
[03/14 16:38:52   1472s] 
[03/14 16:38:52   1472s] =============================================================================================
[03/14 16:38:52   1472s]  Step TAT Report for DrvOpt #3
[03/14 16:38:52   1472s] =============================================================================================
[03/14 16:38:52   1472s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:38:52   1472s] ---------------------------------------------------------------------------------------------
[03/14 16:38:52   1472s] [ SlackTraversorInit     ]      1   0:00:00.7  (   9.0 % )     0:00:00.7 /  0:00:00.6    1.0
[03/14 16:38:52   1472s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 16:38:52   1472s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  31.0 % )     0:00:02.3 /  0:00:02.3    1.0
[03/14 16:38:52   1472s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:38:52   1472s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:38:52   1472s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 16:38:52   1472s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 16:38:52   1472s] [ DrvFindVioNets         ]      2   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:38:52   1472s] [ DrvComputeSummary      ]      2   0:00:00.4  (   6.2 % )     0:00:00.4 /  0:00:00.5    1.0
[03/14 16:38:52   1472s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 16:38:52   1472s] [ MISC                   ]          0:00:03.0  (  40.8 % )     0:00:03.0 /  0:00:03.0    1.0
[03/14 16:38:52   1472s] ---------------------------------------------------------------------------------------------
[03/14 16:38:52   1472s]  DrvOpt #3 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 16:38:52   1472s] ---------------------------------------------------------------------------------------------
[03/14 16:38:52   1472s] 
[03/14 16:38:52   1472s] drv optimizer changes nothing and skips refinePlace
[03/14 16:38:52   1472s] End: GigaOpt DRV Optimization
[03/14 16:38:52   1472s] **optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1720.5M, totSessionCpu=0:24:32 **
[03/14 16:38:52   1472s] *info:
[03/14 16:38:52   1472s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2184.66M).
[03/14 16:38:52   1472s] Leakage Power Opt: resetting the buf/inv selection
[03/14 16:38:52   1472s] ** Profile ** Start :  cpu=0:00:00.0, mem=2184.7M
[03/14 16:38:52   1472s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2184.7M
[03/14 16:38:52   1472s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:2184.7M
[03/14 16:38:52   1472s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2184.7M
[03/14 16:38:52   1473s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2194.7M
[03/14 16:38:53   1473s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2194.7M
[03/14 16:38:53   1473s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=2184.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.227 | -35.197 | -13.030 |
|    Violating Paths:|  1157   |  1061   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2194.7M
[03/14 16:38:53   1473s] **optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1721.1M, totSessionCpu=0:24:33 **
[03/14 16:38:53   1473s]   DRV Snapshot: (REF)
[03/14 16:38:53   1473s]          Tran DRV: 0
[03/14 16:38:53   1473s]           Cap DRV: 0
[03/14 16:38:53   1473s]        Fanout DRV: 0
[03/14 16:38:53   1473s]            Glitch: 0
[03/14 16:38:53   1474s]   Timing Snapshot: (REF)
[03/14 16:38:53   1474s]      Weighted WNS: -0.095
[03/14 16:38:53   1474s]       All  PG WNS: -0.297
[03/14 16:38:53   1474s]       High PG WNS: -0.073
[03/14 16:38:53   1474s]       All  PG TNS: -48.228
[03/14 16:38:53   1474s]       High PG TNS: -35.199
[03/14 16:38:53   1474s]    Category Slack: { [L, -0.297] [H, -0.073] }
[03/14 16:38:53   1474s] 
[03/14 16:38:53   1474s] Running postRoute recovery in preEcoRoute mode
[03/14 16:38:53   1474s] **optDesign ... cpu = 0:00:51, real = 0:00:50, mem = 1700.9M, totSessionCpu=0:24:34 **
[03/14 16:38:54   1474s]   DRV Snapshot: (TGT)
[03/14 16:38:54   1474s]          Tran DRV: 0
[03/14 16:38:54   1474s]           Cap DRV: 0
[03/14 16:38:54   1474s]        Fanout DRV: 0
[03/14 16:38:54   1474s]            Glitch: 0
[03/14 16:38:54   1474s] Checking DRV degradation...
[03/14 16:38:54   1474s] 
[03/14 16:38:54   1474s] Recovery Manager:
[03/14 16:38:54   1474s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:38:54   1474s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:38:54   1474s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:38:54   1474s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/14 16:38:54   1474s] 
[03/14 16:38:54   1474s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/14 16:38:54   1474s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2175.13M, totSessionCpu=0:24:35).
[03/14 16:38:54   1474s] **optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1701.9M, totSessionCpu=0:24:35 **
[03/14 16:38:54   1474s] 
[03/14 16:38:54   1475s]   DRV Snapshot: (REF)
[03/14 16:38:54   1475s]          Tran DRV: 0
[03/14 16:38:54   1475s]           Cap DRV: 0
[03/14 16:38:54   1475s]        Fanout DRV: 0
[03/14 16:38:54   1475s]            Glitch: 0
[03/14 16:38:54   1475s] Skipping post route harden opt
[03/14 16:38:54   1475s] ** Profile ** Start :  cpu=0:00:00.0, mem=2175.1M
[03/14 16:38:55   1475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.1M
[03/14 16:38:55   1475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.084, MEM:2175.1M
[03/14 16:38:55   1475s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2175.1M
[03/14 16:38:55   1475s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2185.1M
[03/14 16:38:55   1476s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2185.1M
[03/14 16:38:55   1476s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.227 | -35.197 | -13.030 |
|    Violating Paths:|  1157   |  1061   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2185.1M
[03/14 16:38:55   1476s] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1702.2M, totSessionCpu=0:24:36 **
[03/14 16:38:56   1476s] Running refinePlace -preserveRouting true -hardFence false
[03/14 16:38:56   1476s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2174.1M
[03/14 16:38:56   1476s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2174.1M
[03/14 16:38:56   1476s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2174.1M
[03/14 16:38:56   1476s] z: 2, totalTracks: 1
[03/14 16:38:56   1476s] z: 4, totalTracks: 1
[03/14 16:38:56   1476s] z: 6, totalTracks: 1
[03/14 16:38:56   1476s] z: 8, totalTracks: 1
[03/14 16:38:56   1476s] #spOpts: N=65 
[03/14 16:38:56   1476s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2174.1M
[03/14 16:38:56   1476s] Info: 39 insts are soft-fixed.
[03/14 16:38:56   1476s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.088, MEM:2174.1M
[03/14 16:38:56   1476s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2174.1MB).
[03/14 16:38:56   1476s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.127, MEM:2174.1M
[03/14 16:38:56   1476s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.127, MEM:2174.1M
[03/14 16:38:56   1476s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9026.9
[03/14 16:38:56   1476s] OPERPROF:   Starting RefinePlace at level 2, MEM:2174.1M
[03/14 16:38:56   1476s] *** Starting refinePlace (0:24:37 mem=2174.1M) ***
[03/14 16:38:56   1476s] Total net bbox length = 3.691e+05 (1.736e+05 1.955e+05) (ext = 5.739e+03)
[03/14 16:38:56   1476s] Info: 39 insts are soft-fixed.
[03/14 16:38:56   1476s] 
[03/14 16:38:56   1476s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:38:56   1476s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:38:56   1476s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2174.1M
[03/14 16:38:56   1476s] Starting refinePlace ...
[03/14 16:38:56   1476s]   Spread Effort: high, post-route mode, useDDP on.
[03/14 16:38:56   1476s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2179.4MB) @(0:24:37 - 0:24:37).
[03/14 16:38:56   1476s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:38:56   1476s] wireLenOptFixPriorityInst 6522 inst fixed
[03/14 16:38:56   1476s] 
[03/14 16:38:56   1476s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 16:38:56   1477s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:38:56   1477s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2179.4MB) @(0:24:37 - 0:24:37).
[03/14 16:38:56   1477s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 16:38:56   1477s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2179.4MB
[03/14 16:38:56   1477s] Statistics of distance of Instance movement in refine placement:
[03/14 16:38:56   1477s]   maximum (X+Y) =         0.00 um
[03/14 16:38:56   1477s]   mean    (X+Y) =         0.00 um
[03/14 16:38:56   1477s] Summary Report:
[03/14 16:38:56   1477s] Instances move: 0 (out of 26364 movable)
[03/14 16:38:56   1477s] Instances flipped: 0
[03/14 16:38:56   1477s] Mean displacement: 0.00 um
[03/14 16:38:56   1477s] Max displacement: 0.00 um 
[03/14 16:38:56   1477s] Total instances moved : 0
[03/14 16:38:56   1477s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.500, REAL:0.506, MEM:2179.4M
[03/14 16:38:56   1477s] Total net bbox length = 3.691e+05 (1.736e+05 1.955e+05) (ext = 5.739e+03)
[03/14 16:38:56   1477s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2179.4MB
[03/14 16:38:56   1477s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2179.4MB) @(0:24:37 - 0:24:37).
[03/14 16:38:56   1477s] *** Finished refinePlace (0:24:37 mem=2179.4M) ***
[03/14 16:38:56   1477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9026.9
[03/14 16:38:56   1477s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.580, REAL:0.578, MEM:2179.4M
[03/14 16:38:56   1477s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2179.4M
[03/14 16:38:56   1477s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.101, MEM:2179.4M
[03/14 16:38:56   1477s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.810, REAL:0.806, MEM:2179.4M
[03/14 16:38:56   1477s] -routeWithEco false                       # bool, default=false
[03/14 16:38:56   1477s] -routeWithEco true                        # bool, default=false, user setting
[03/14 16:38:56   1477s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:38:56   1477s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:38:56   1477s] -routeWithTimingDriven false              # bool, default=false
[03/14 16:38:56   1477s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:38:56   1477s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/14 16:38:56   1477s] Existing Dirty Nets : 0
[03/14 16:38:56   1477s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/14 16:38:56   1477s] Reset Dirty Nets : 0
[03/14 16:38:56   1477s] 
[03/14 16:38:56   1477s] globalDetailRoute
[03/14 16:38:56   1477s] 
[03/14 16:38:56   1477s] #setNanoRouteMode -drouteAutoStop true
[03/14 16:38:56   1477s] #setNanoRouteMode -drouteFixAntenna true
[03/14 16:38:56   1477s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/14 16:38:56   1477s] #setNanoRouteMode -routeSelectedNetOnly false
[03/14 16:38:56   1477s] #setNanoRouteMode -routeWithEco true
[03/14 16:38:56   1477s] #setNanoRouteMode -routeWithSiDriven false
[03/14 16:38:56   1477s] ### Time Record (globalDetailRoute) is installed.
[03/14 16:38:56   1477s] #Start globalDetailRoute on Tue Mar 14 16:38:56 2023
[03/14 16:38:56   1477s] #
[03/14 16:38:56   1477s] ### Time Record (Pre Callback) is installed.
[03/14 16:38:56   1477s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27589 access done (mem: 2179.375M)
[03/14 16:38:56   1477s] ### Time Record (Pre Callback) is uninstalled.
[03/14 16:38:56   1477s] ### Time Record (DB Import) is installed.
[03/14 16:38:56   1477s] ### Time Record (Timing Data Generation) is installed.
[03/14 16:38:56   1477s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 16:38:57   1477s] ### Net info: total nets: 27704
[03/14 16:38:57   1477s] ### Net info: dirty nets: 0
[03/14 16:38:57   1477s] ### Net info: marked as disconnected nets: 0
[03/14 16:38:57   1478s] #num needed restored net=0
[03/14 16:38:57   1478s] #need_extraction net=0 (total=27704)
[03/14 16:38:57   1478s] ### Net info: fully routed nets: 27589
[03/14 16:38:57   1478s] ### Net info: trivial (< 2 pins) nets: 115
[03/14 16:38:57   1478s] ### Net info: unrouted nets: 0
[03/14 16:38:57   1478s] ### Net info: re-extraction nets: 0
[03/14 16:38:57   1478s] ### Net info: ignored nets: 0
[03/14 16:38:57   1478s] ### Net info: skip routing nets: 0
[03/14 16:38:58   1478s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/14 16:38:58   1478s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/14 16:38:58   1478s] ### Time Record (DB Import) is uninstalled.
[03/14 16:38:58   1478s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 16:38:58   1478s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/14 16:38:58   1478s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/14 16:38:58   1478s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[03/14 16:38:58   1478s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[03/14 16:38:58   1478s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[03/14 16:38:58   1478s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[03/14 16:38:58   1478s] #
[03/14 16:38:58   1478s] #Skip comparing routing design signature in db-snapshot flow
[03/14 16:38:58   1478s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[03/14 16:38:58   1478s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[03/14 16:38:58   1478s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[03/14 16:38:58   1478s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[03/14 16:38:58   1478s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[03/14 16:38:58   1478s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[03/14 16:38:58   1478s] #
[03/14 16:38:58   1478s] ### Time Record (Global Routing) is installed.
[03/14 16:38:58   1478s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:38:58   1478s] ### Time Record (Data Preparation) is installed.
[03/14 16:38:58   1478s] #Start routing data preparation on Tue Mar 14 16:38:58 2023
[03/14 16:38:58   1478s] #
[03/14 16:38:58   1479s] #Minimum voltage of a net in the design = 0.000.
[03/14 16:38:58   1479s] #Maximum voltage of a net in the design = 1.100.
[03/14 16:38:58   1479s] #Voltage range [0.000 - 1.100] has 27702 nets.
[03/14 16:38:58   1479s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 16:38:58   1479s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 16:38:58   1479s] ### Time Record (Cell Pin Access) is installed.
[03/14 16:38:58   1479s] #Initial pin access analysis.
[03/14 16:38:58   1479s] #Detail pin access analysis.
[03/14 16:38:58   1479s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 16:38:59   1479s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 16:38:59   1479s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:38:59   1479s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:38:59   1479s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:38:59   1479s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:38:59   1479s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 16:38:59   1479s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:38:59   1479s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 16:38:59   1479s] #Regenerating Ggrids automatically.
[03/14 16:38:59   1479s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 16:38:59   1479s] #Using automatically generated G-grids.
[03/14 16:39:00   1480s] #Done routing data preparation.
[03/14 16:39:00   1480s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1679.11 (MB), peak = 1890.10 (MB)
[03/14 16:39:00   1480s] ### Time Record (Data Preparation) is uninstalled.
[03/14 16:39:00   1480s] ### Time Record (Special Wire Merging) is installed.
[03/14 16:39:00   1480s] #Merging special wires: starts on Tue Mar 14 16:39:00 2023 with memory = 1679.36 (MB), peak = 1890.10 (MB)
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/14 16:39:00   1480s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 16:39:00   1480s] #Found 0 nets for post-route si or timing fixing.
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #Finished routing data preparation on Tue Mar 14 16:39:00 2023
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #Cpu time = 00:00:02
[03/14 16:39:00   1480s] #Elapsed time = 00:00:02
[03/14 16:39:00   1480s] #Increased memory = 5.90 (MB)
[03/14 16:39:00   1480s] #Total memory = 1679.36 (MB)
[03/14 16:39:00   1480s] #Peak memory = 1890.10 (MB)
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] ### Time Record (Global Routing) is installed.
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #Start global routing on Tue Mar 14 16:39:00 2023
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #Start global routing initialization on Tue Mar 14 16:39:00 2023
[03/14 16:39:00   1480s] #
[03/14 16:39:00   1480s] #WARNING (NRGR-22) Design is already detail routed.
[03/14 16:39:00   1480s] ### Time Record (Global Routing) is uninstalled.
[03/14 16:39:00   1481s] ### Time Record (Track Assignment) is installed.
[03/14 16:39:01   1481s] ### Time Record (Track Assignment) is uninstalled.
[03/14 16:39:01   1481s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 16:39:01   1481s] #Cpu time = 00:00:03
[03/14 16:39:01   1481s] #Elapsed time = 00:00:03
[03/14 16:39:01   1481s] #Increased memory = 5.90 (MB)
[03/14 16:39:01   1481s] #Total memory = 1679.36 (MB)
[03/14 16:39:01   1481s] #Peak memory = 1890.10 (MB)
[03/14 16:39:01   1481s] ### Time Record (Detail Routing) is installed.
[03/14 16:39:01   1482s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:39:02   1483s] #
[03/14 16:39:02   1483s] #Start Detail Routing..
[03/14 16:39:02   1483s] #start initial detail routing ...
[03/14 16:39:02   1483s] ### Design has 0 dirty nets, has valid drcs
[03/14 16:39:03   1483s] #   number of violations = 12
[03/14 16:39:03   1483s] #
[03/14 16:39:03   1483s] #    By Layer and Type :
[03/14 16:39:03   1483s] #	          SpacV   Totals
[03/14 16:39:03   1483s] #	M1           12       12
[03/14 16:39:03   1483s] #	Totals       12       12
[03/14 16:39:03   1483s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1681.19 (MB), peak = 1890.10 (MB)
[03/14 16:39:04   1484s] #start 1st optimization iteration ...
[03/14 16:39:04   1485s] #   number of violations = 0
[03/14 16:39:04   1485s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1695.60 (MB), peak = 1890.10 (MB)
[03/14 16:39:05   1485s] #Complete Detail Routing.
[03/14 16:39:05   1485s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:39:05   1485s] #Total wire length = 464204 um.
[03/14 16:39:05   1485s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M1 = 5686 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M2 = 150667 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M3 = 189415 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M4 = 97481 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M5 = 15509 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M6 = 413 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:39:05   1485s] #Total wire length on LAYER M8 = 3721 um.
[03/14 16:39:05   1485s] #Total number of vias = 180301
[03/14 16:39:05   1485s] #Total number of multi-cut vias = 102441 ( 56.8%)
[03/14 16:39:05   1485s] #Total number of single cut vias = 77860 ( 43.2%)
[03/14 16:39:05   1485s] #Up-Via Summary (total 180301):
[03/14 16:39:05   1485s] #                   single-cut          multi-cut      Total
[03/14 16:39:05   1485s] #-----------------------------------------------------------
[03/14 16:39:05   1485s] # M1             65163 ( 70.2%)     27614 ( 29.8%)      92777
[03/14 16:39:05   1485s] # M2             10826 ( 15.5%)     59122 ( 84.5%)      69948
[03/14 16:39:05   1485s] # M3              1775 ( 10.9%)     14483 ( 89.1%)      16258
[03/14 16:39:05   1485s] # M4                69 (  7.9%)       806 ( 92.1%)        875
[03/14 16:39:05   1485s] # M5                 3 (  1.7%)       175 ( 98.3%)        178
[03/14 16:39:05   1485s] # M6                15 ( 10.7%)       125 ( 89.3%)        140
[03/14 16:39:05   1485s] # M7                 9 (  7.2%)       116 ( 92.8%)        125
[03/14 16:39:05   1485s] #-----------------------------------------------------------
[03/14 16:39:05   1485s] #                77860 ( 43.2%)    102441 ( 56.8%)     180301 
[03/14 16:39:05   1485s] #
[03/14 16:39:05   1485s] #Total number of DRC violations = 0
[03/14 16:39:05   1485s] ### Time Record (Detail Routing) is uninstalled.
[03/14 16:39:05   1485s] #Cpu time = 00:00:04
[03/14 16:39:05   1485s] #Elapsed time = 00:00:04
[03/14 16:39:05   1485s] #Increased memory = 3.00 (MB)
[03/14 16:39:05   1485s] #Total memory = 1682.36 (MB)
[03/14 16:39:05   1485s] #Peak memory = 1890.10 (MB)
[03/14 16:39:05   1485s] ### Time Record (Antenna Fixing) is installed.
[03/14 16:39:05   1485s] #
[03/14 16:39:05   1485s] #start routing for process antenna violation fix ...
[03/14 16:39:05   1486s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 16:39:06   1486s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1683.90 (MB), peak = 1890.10 (MB)
[03/14 16:39:06   1486s] #
[03/14 16:39:06   1486s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:39:06   1486s] #Total wire length = 464204 um.
[03/14 16:39:06   1486s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M1 = 5686 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M2 = 150667 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M3 = 189415 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M4 = 97481 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M5 = 15509 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M6 = 413 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:39:06   1486s] #Total wire length on LAYER M8 = 3721 um.
[03/14 16:39:06   1486s] #Total number of vias = 180301
[03/14 16:39:06   1486s] #Total number of multi-cut vias = 102441 ( 56.8%)
[03/14 16:39:06   1486s] #Total number of single cut vias = 77860 ( 43.2%)
[03/14 16:39:06   1486s] #Up-Via Summary (total 180301):
[03/14 16:39:06   1486s] #                   single-cut          multi-cut      Total
[03/14 16:39:06   1486s] #-----------------------------------------------------------
[03/14 16:39:06   1486s] # M1             65163 ( 70.2%)     27614 ( 29.8%)      92777
[03/14 16:39:06   1486s] # M2             10826 ( 15.5%)     59122 ( 84.5%)      69948
[03/14 16:39:06   1486s] # M3              1775 ( 10.9%)     14483 ( 89.1%)      16258
[03/14 16:39:06   1486s] # M4                69 (  7.9%)       806 ( 92.1%)        875
[03/14 16:39:06   1486s] # M5                 3 (  1.7%)       175 ( 98.3%)        178
[03/14 16:39:06   1486s] # M6                15 ( 10.7%)       125 ( 89.3%)        140
[03/14 16:39:06   1486s] # M7                 9 (  7.2%)       116 ( 92.8%)        125
[03/14 16:39:06   1486s] #-----------------------------------------------------------
[03/14 16:39:06   1486s] #                77860 ( 43.2%)    102441 ( 56.8%)     180301 
[03/14 16:39:06   1486s] #
[03/14 16:39:06   1486s] #Total number of DRC violations = 0
[03/14 16:39:06   1486s] #Total number of net violated process antenna rule = 0
[03/14 16:39:06   1486s] #
[03/14 16:39:07   1487s] #
[03/14 16:39:07   1487s] #Total number of nets with non-default rule or having extra spacing = 230
[03/14 16:39:07   1487s] #Total wire length = 464204 um.
[03/14 16:39:07   1487s] #Total half perimeter of net bounding box = 403297 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M1 = 5686 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M2 = 150667 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M3 = 189415 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M4 = 97481 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M5 = 15509 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M6 = 413 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M7 = 1312 um.
[03/14 16:39:07   1487s] #Total wire length on LAYER M8 = 3721 um.
[03/14 16:39:07   1487s] #Total number of vias = 180301
[03/14 16:39:07   1487s] #Total number of multi-cut vias = 102441 ( 56.8%)
[03/14 16:39:07   1487s] #Total number of single cut vias = 77860 ( 43.2%)
[03/14 16:39:07   1487s] #Up-Via Summary (total 180301):
[03/14 16:39:07   1487s] #                   single-cut          multi-cut      Total
[03/14 16:39:07   1487s] #-----------------------------------------------------------
[03/14 16:39:07   1487s] # M1             65163 ( 70.2%)     27614 ( 29.8%)      92777
[03/14 16:39:07   1487s] # M2             10826 ( 15.5%)     59122 ( 84.5%)      69948
[03/14 16:39:07   1487s] # M3              1775 ( 10.9%)     14483 ( 89.1%)      16258
[03/14 16:39:07   1487s] # M4                69 (  7.9%)       806 ( 92.1%)        875
[03/14 16:39:07   1487s] # M5                 3 (  1.7%)       175 ( 98.3%)        178
[03/14 16:39:07   1487s] # M6                15 ( 10.7%)       125 ( 89.3%)        140
[03/14 16:39:07   1487s] # M7                 9 (  7.2%)       116 ( 92.8%)        125
[03/14 16:39:07   1487s] #-----------------------------------------------------------
[03/14 16:39:07   1487s] #                77860 ( 43.2%)    102441 ( 56.8%)     180301 
[03/14 16:39:07   1487s] #
[03/14 16:39:07   1487s] #Total number of DRC violations = 0
[03/14 16:39:07   1487s] #Total number of net violated process antenna rule = 0
[03/14 16:39:07   1487s] #
[03/14 16:39:07   1487s] ### Time Record (Antenna Fixing) is uninstalled.
[03/14 16:39:07   1487s] #detailRoute Statistics:
[03/14 16:39:07   1487s] #Cpu time = 00:00:06
[03/14 16:39:07   1487s] #Elapsed time = 00:00:06
[03/14 16:39:07   1487s] #Increased memory = 4.99 (MB)
[03/14 16:39:07   1487s] #Total memory = 1684.34 (MB)
[03/14 16:39:07   1487s] #Peak memory = 1890.10 (MB)
[03/14 16:39:07   1487s] #Skip updating routing design signature in db-snapshot flow
[03/14 16:39:07   1487s] ### Time Record (DB Export) is installed.
[03/14 16:39:08   1488s] ### Time Record (DB Export) is uninstalled.
[03/14 16:39:08   1488s] ### Time Record (Post Callback) is installed.
[03/14 16:39:08   1488s] ### Time Record (Post Callback) is uninstalled.
[03/14 16:39:08   1488s] #
[03/14 16:39:08   1488s] #globalDetailRoute statistics:
[03/14 16:39:08   1488s] #Cpu time = 00:00:11
[03/14 16:39:08   1488s] #Elapsed time = 00:00:11
[03/14 16:39:08   1488s] #Increased memory = -61.99 (MB)
[03/14 16:39:08   1488s] #Total memory = 1650.13 (MB)
[03/14 16:39:08   1488s] #Peak memory = 1890.10 (MB)
[03/14 16:39:08   1488s] #Number of warnings = 1
[03/14 16:39:08   1488s] #Total number of warnings = 47
[03/14 16:39:08   1488s] #Number of fails = 0
[03/14 16:39:08   1488s] #Total number of fails = 0
[03/14 16:39:08   1488s] #Complete globalDetailRoute on Tue Mar 14 16:39:08 2023
[03/14 16:39:08   1488s] #
[03/14 16:39:08   1488s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 16:39:08   1488s] ### 
[03/14 16:39:08   1488s] ###   Scalability Statistics
[03/14 16:39:08   1488s] ### 
[03/14 16:39:08   1488s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:39:08   1488s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/14 16:39:08   1488s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:39:08   1488s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:39:08   1488s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/14 16:39:08   1488s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/14 16:39:08   1488s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/14 16:39:08   1488s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[03/14 16:39:08   1488s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/14 16:39:08   1488s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[03/14 16:39:08   1488s] ### --------------------------------+----------------+----------------+----------------+
[03/14 16:39:08   1488s] ### 
[03/14 16:39:08   1488s] **optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1616.4M, totSessionCpu=0:24:49 **
[03/14 16:39:08   1488s] -routeWithEco false                       # bool, default=false
[03/14 16:39:08   1488s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/14 16:39:08   1488s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/14 16:39:08   1488s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/14 16:39:08   1488s] New Signature Flow (restoreNanoRouteOptions) ....
[03/14 16:39:08   1488s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/14 16:39:08   1488s] Extraction called for design 'fullchip' of instances=26428 and nets=27704 using extraction engine 'postRoute' at effort level 'low' .
[03/14 16:39:08   1488s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/14 16:39:08   1488s] RC Extraction called in multi-corner(2) mode.
[03/14 16:39:08   1488s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 16:39:08   1488s] Process corner(s) are loaded.
[03/14 16:39:08   1488s]  Corner: Cmax
[03/14 16:39:08   1488s]  Corner: Cmin
[03/14 16:39:08   1488s] extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
[03/14 16:39:08   1488s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/14 16:39:08   1488s]       RC Corner Indexes            0       1   
[03/14 16:39:08   1488s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 16:39:08   1488s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/14 16:39:08   1488s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 16:39:08   1488s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 16:39:08   1488s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 16:39:08   1488s] Shrink Factor                : 1.00000
[03/14 16:39:08   1489s] LayerId::1 widthSet size::4
[03/14 16:39:08   1489s] LayerId::2 widthSet size::4
[03/14 16:39:08   1489s] LayerId::3 widthSet size::4
[03/14 16:39:08   1489s] LayerId::4 widthSet size::4
[03/14 16:39:08   1489s] LayerId::5 widthSet size::4
[03/14 16:39:08   1489s] LayerId::6 widthSet size::4
[03/14 16:39:08   1489s] LayerId::7 widthSet size::4
[03/14 16:39:08   1489s] LayerId::8 widthSet size::4
[03/14 16:39:08   1489s] Initializing multi-corner capacitance tables ... 
[03/14 16:39:08   1489s] Initializing multi-corner resistance tables ...
[03/14 16:39:08   1489s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275623 ; uaWl: 0.981948 ; uaWlH: 0.227176 ; aWlH: 0.013483 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:39:09   1489s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2143.1M)
[03/14 16:39:09   1489s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for storing RC.
[03/14 16:39:09   1490s] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 2208.7M)
[03/14 16:39:09   1490s] Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 2208.7M)
[03/14 16:39:10   1490s] Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 2208.7M)
[03/14 16:39:10   1490s] Extracted 40.0008% (CPU Time= 0:00:01.5  MEM= 2208.7M)
[03/14 16:39:10   1490s] Extracted 50.0008% (CPU Time= 0:00:01.7  MEM= 2208.7M)
[03/14 16:39:10   1491s] Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 2208.7M)
[03/14 16:39:10   1491s] Extracted 70.0008% (CPU Time= 0:00:02.1  MEM= 2208.7M)
[03/14 16:39:11   1491s] Extracted 80.0008% (CPU Time= 0:00:02.5  MEM= 2212.7M)
[03/14 16:39:11   1492s] Extracted 90.0008% (CPU Time= 0:00:03.0  MEM= 2212.7M)
[03/14 16:39:12   1493s] Extracted 100% (CPU Time= 0:00:04.1  MEM= 2212.7M)
[03/14 16:39:12   1493s] Number of Extracted Resistors     : 458825
[03/14 16:39:12   1493s] Number of Extracted Ground Cap.   : 454616
[03/14 16:39:12   1493s] Number of Extracted Coupling Cap. : 716700
[03/14 16:39:12   1493s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2181.418M)
[03/14 16:39:12   1493s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/14 16:39:12   1493s]  Corner: Cmax
[03/14 16:39:12   1493s]  Corner: Cmin
[03/14 16:39:12   1493s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2181.4M)
[03/14 16:39:12   1493s] Creating parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb_Filter.rcdb.d' for storing RC.
[03/14 16:39:13   1493s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27589 access done (mem: 2181.418M)
[03/14 16:39:13   1494s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2181.418M)
[03/14 16:39:13   1494s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2181.418M)
[03/14 16:39:13   1494s] processing rcdb (/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d) for hinst (top) of cell (fullchip);
[03/14 16:39:14   1494s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 2181.418M)
[03/14 16:39:14   1494s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2181.418M)
[03/14 16:39:14   1494s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 2181.418M)
[03/14 16:39:14   1494s] **optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1615.0M, totSessionCpu=0:24:55 **
[03/14 16:39:14   1495s] Starting delay calculation for Setup views
[03/14 16:39:14   1495s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 16:39:14   1495s] #################################################################################
[03/14 16:39:14   1495s] # Design Stage: PostRoute
[03/14 16:39:14   1495s] # Design Name: fullchip
[03/14 16:39:14   1495s] # Design Mode: 65nm
[03/14 16:39:14   1495s] # Analysis Mode: MMMC OCV 
[03/14 16:39:14   1495s] # Parasitics Mode: SPEF/RCDB
[03/14 16:39:14   1495s] # Signoff Settings: SI On 
[03/14 16:39:14   1495s] #################################################################################
[03/14 16:39:15   1496s] AAE_INFO: 1 threads acquired from CTE.
[03/14 16:39:15   1496s] Setting infinite Tws ...
[03/14 16:39:15   1496s] First Iteration Infinite Tw... 
[03/14 16:39:15   1496s] Calculate early delays in OCV mode...
[03/14 16:39:15   1496s] Calculate late delays in OCV mode...
[03/14 16:39:15   1496s] Topological Sorting (REAL = 0:00:00.0, MEM = 2157.0M, InitMEM = 2153.0M)
[03/14 16:39:15   1496s] Start delay calculation (fullDC) (1 T). (MEM=2157)
[03/14 16:39:15   1496s] LayerId::1 widthSet size::4
[03/14 16:39:15   1496s] LayerId::2 widthSet size::4
[03/14 16:39:15   1496s] LayerId::3 widthSet size::4
[03/14 16:39:15   1496s] LayerId::4 widthSet size::4
[03/14 16:39:15   1496s] LayerId::5 widthSet size::4
[03/14 16:39:15   1496s] LayerId::6 widthSet size::4
[03/14 16:39:15   1496s] LayerId::7 widthSet size::4
[03/14 16:39:15   1496s] LayerId::8 widthSet size::4
[03/14 16:39:15   1496s] Initializing multi-corner capacitance tables ... 
[03/14 16:39:15   1496s] Initializing multi-corner resistance tables ...
[03/14 16:39:15   1496s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275623 ; uaWl: 0.981948 ; uaWlH: 0.227176 ; aWlH: 0.013483 ; Pmax: 0.827700 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 82 ; 
[03/14 16:39:16   1497s] End AAE Lib Interpolated Model. (MEM=2168.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:39:16   1497s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2168.613M)
[03/14 16:39:16   1497s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2168.6M)
[03/14 16:39:23   1504s] Total number of fetched objects 27611
[03/14 16:39:23   1504s] AAE_INFO-618: Total number of nets in the design is 27704,  99.6 percent of the nets selected for SI analysis
[03/14 16:39:23   1504s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 16:39:23   1504s] End delay calculation. (MEM=2216.3 CPU=0:00:06.9 REAL=0:00:07.0)
[03/14 16:39:23   1504s] End delay calculation (fullDC). (MEM=2216.3 CPU=0:00:08.2 REAL=0:00:08.0)
[03/14 16:39:23   1504s] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 2216.3M) ***
[03/14 16:39:25   1506s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2216.3M)
[03/14 16:39:25   1506s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/14 16:39:25   1506s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2216.3M)
[03/14 16:39:25   1506s] Starting SI iteration 2
[03/14 16:39:25   1506s] Calculate early delays in OCV mode...
[03/14 16:39:25   1506s] Calculate late delays in OCV mode...
[03/14 16:39:25   1506s] Start delay calculation (fullDC) (1 T). (MEM=2177.41)
[03/14 16:39:25   1506s] End AAE Lib Interpolated Model. (MEM=2177.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:39:27   1508s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/14 16:39:27   1508s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27611. 
[03/14 16:39:27   1508s] Total number of fetched objects 27611
[03/14 16:39:27   1508s] AAE_INFO-618: Total number of nets in the design is 27704,  11.9 percent of the nets selected for SI analysis
[03/14 16:39:27   1508s] End delay calculation. (MEM=2183.57 CPU=0:00:01.9 REAL=0:00:02.0)
[03/14 16:39:27   1508s] End delay calculation (fullDC). (MEM=2183.57 CPU=0:00:02.0 REAL=0:00:02.0)
[03/14 16:39:27   1508s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2183.6M) ***
[03/14 16:39:29   1510s] *** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=0:25:11 mem=2183.6M)
[03/14 16:39:29   1510s] End AAE Lib Interpolated Model. (MEM=2183.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:39:29   1510s] ** Profile ** Start :  cpu=0:00:00.0, mem=2183.6M
[03/14 16:39:29   1510s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2183.6M
[03/14 16:39:30   1511s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.108, MEM:2183.6M
[03/14 16:39:30   1511s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2183.6M
[03/14 16:39:30   1511s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2183.6M
[03/14 16:39:31   1512s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2198.8M
[03/14 16:39:31   1512s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.256 | -35.211 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2198.8M
[03/14 16:39:31   1512s] **optDesign ... cpu = 0:01:29, real = 0:01:28, mem = 1692.0M, totSessionCpu=0:25:12 **
[03/14 16:39:31   1512s] **optDesign ... cpu = 0:01:29, real = 0:01:28, mem = 1692.0M, totSessionCpu=0:25:12 **
[03/14 16:39:31   1512s] Executing marking Critical Nets1
[03/14 16:39:31   1512s] Latch borrow mode reset to max_borrow
[03/14 16:39:32   1513s] <optDesign CMD> Restore Using all VT Cells
[03/14 16:39:32   1513s] cleaningup cpe interface
[03/14 16:39:32   1513s] Reported timing to dir ./timingReports
[03/14 16:39:32   1513s] **optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 1680.6M, totSessionCpu=0:25:13 **
[03/14 16:39:32   1513s] End AAE Lib Interpolated Model. (MEM=2160.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 16:39:32   1513s] Begin: glitch net info
[03/14 16:39:32   1513s] glitch slack range: number of glitch nets
[03/14 16:39:32   1513s] glitch slack < -0.32 : 0
[03/14 16:39:32   1513s] -0.32 < glitch slack < -0.28 : 0
[03/14 16:39:32   1513s] -0.28 < glitch slack < -0.24 : 0
[03/14 16:39:32   1513s] -0.24 < glitch slack < -0.2 : 0
[03/14 16:39:32   1513s] -0.2 < glitch slack < -0.16 : 0
[03/14 16:39:32   1513s] -0.16 < glitch slack < -0.12 : 0
[03/14 16:39:32   1513s] -0.12 < glitch slack < -0.08 : 0
[03/14 16:39:32   1513s] -0.08 < glitch slack < -0.04 : 0
[03/14 16:39:32   1513s] -0.04 < glitch slack : 0
[03/14 16:39:32   1513s] End: glitch net info
[03/14 16:39:32   1513s] ** Profile ** Start :  cpu=0:00:00.0, mem=2160.8M
[03/14 16:39:32   1513s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.8M
[03/14 16:39:32   1513s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2160.8M
[03/14 16:39:32   1513s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2160.8M
[03/14 16:39:33   1514s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2170.8M
[03/14 16:39:33   1514s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2162.8M
[03/14 16:39:35   1515s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2160.8M
[03/14 16:39:35   1515s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.256 | -35.211 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2160.8M
[03/14 16:39:35   1515s] **optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 1678.4M, totSessionCpu=0:25:15 **
[03/14 16:39:35   1515s]  ReSet Options after AAE Based Opt flow 
[03/14 16:39:35   1515s] *** Finished optDesign ***
[03/14 16:39:35   1515s] cleaningup cpe interface
[03/14 16:39:35   1515s] cleaningup cpe interface
[03/14 16:39:35   1515s] Info: pop threads available for lower-level modules during optimization.
[03/14 16:39:35   1515s] Deleting Lib Analyzer.
[03/14 16:39:35   1515s] Info: Destroy the CCOpt slew target map.
[03/14 16:39:35   1515s] clean pInstBBox. size 0
[03/14 16:39:35   1515s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 16:39:35   1515s] All LLGs are deleted
[03/14 16:39:35   1515s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.8M
[03/14 16:39:35   1515s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2158.7M
[03/14 16:39:35   1515s] 
[03/14 16:39:35   1515s] =============================================================================================
[03/14 16:39:35   1515s]  Final TAT Report for optDesign
[03/14 16:39:35   1515s] =============================================================================================
[03/14 16:39:35   1515s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 16:39:35   1515s] ---------------------------------------------------------------------------------------------
[03/14 16:39:35   1515s] [ DrvOpt                 ]      1   0:00:07.3  (   7.9 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 16:39:35   1515s] [ ClockDrv               ]      1   0:00:04.2  (   4.6 % )     0:00:04.2 /  0:00:04.2    1.0
[03/14 16:39:35   1515s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 16:39:35   1515s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:39:35   1515s] [ RefinePlace            ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 16:39:35   1515s] [ EcoRoute               ]      1   0:00:11.4  (  12.5 % )     0:00:11.4 /  0:00:11.4    1.0
[03/14 16:39:35   1515s] [ ExtractRC              ]      2   0:00:11.8  (  12.9 % )     0:00:11.8 /  0:00:12.8    1.1
[03/14 16:39:35   1515s] [ TimingUpdate           ]     12   0:00:06.9  (   7.6 % )     0:00:33.8 /  0:00:34.0    1.0
[03/14 16:39:35   1515s] [ FullDelayCalc          ]      2   0:00:26.8  (  29.3 % )     0:00:26.8 /  0:00:27.1    1.0
[03/14 16:39:35   1515s] [ OptSummaryReport       ]      5   0:00:00.8  (   0.8 % )     0:00:07.2 /  0:00:06.3    0.9
[03/14 16:39:35   1515s] [ TimingReport           ]      5   0:00:02.2  (   2.3 % )     0:00:02.2 /  0:00:02.2    1.0
[03/14 16:39:35   1515s] [ DrvReport              ]      5   0:00:04.0  (   4.3 % )     0:00:04.0 /  0:00:03.0    0.7
[03/14 16:39:35   1515s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 16:39:35   1515s] [ PropagateActivity      ]      1   0:00:01.9  (   2.0 % )     0:00:01.9 /  0:00:01.8    1.0
[03/14 16:39:35   1515s] [ MISC                   ]          0:00:13.0  (  14.2 % )     0:00:13.0 /  0:00:12.8    1.0
[03/14 16:39:35   1515s] ---------------------------------------------------------------------------------------------
[03/14 16:39:35   1515s]  optDesign TOTAL                    0:01:31.7  ( 100.0 % )     0:01:31.7 /  0:01:31.7    1.0
[03/14 16:39:35   1515s] ---------------------------------------------------------------------------------------------
[03/14 16:39:35   1515s] 
[03/14 16:39:35   1515s] Deleting Cell Server ...
[03/14 17:50:27   2285s] <CMD> verifyConnectivity
[03/14 17:50:27   2285s] VERIFY_CONNECTIVITY use new engine.
[03/14 17:50:27   2285s] 
[03/14 17:50:27   2285s] ******** Start: VERIFY CONNECTIVITY ********
[03/14 17:50:27   2285s] Start Time: Tue Mar 14 17:50:27 2023
[03/14 17:50:27   2285s] 
[03/14 17:50:27   2285s] Design Name: fullchip
[03/14 17:50:27   2285s] Database Units: 2000
[03/14 17:50:27   2285s] Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
[03/14 17:50:27   2285s] Error Limit = 1000; Warning Limit = 50
[03/14 17:50:27   2285s] Check all nets
[03/14 17:50:27   2285s] **** 17:50:27 **** Processed 5000 nets.
[03/14 17:50:27   2286s] **** 17:50:27 **** Processed 10000 nets.
[03/14 17:50:28   2286s] **** 17:50:28 **** Processed 15000 nets.
[03/14 17:50:28   2286s] **** 17:50:28 **** Processed 20000 nets.
[03/14 17:50:28   2286s] **** 17:50:28 **** Processed 25000 nets.
[03/14 17:50:28   2287s] 
[03/14 17:50:28   2287s] Begin Summary 
[03/14 17:50:28   2287s]   Found no problems or warnings.
[03/14 17:50:28   2287s] End Summary
[03/14 17:50:28   2287s] 
[03/14 17:50:28   2287s] End Time: Tue Mar 14 17:50:28 2023
[03/14 17:50:28   2287s] Time Elapsed: 0:00:01.0
[03/14 17:50:28   2287s] 
[03/14 17:50:28   2287s] ******** End: VERIFY CONNECTIVITY ********
[03/14 17:50:28   2287s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 17:50:28   2287s]   (CPU Time: 0:00:01.6  MEM: -0.668M)
[03/14 17:50:28   2287s] 
[03/14 17:50:33   2288s] <CMD> verifyGeometry
[03/14 17:50:33   2288s]  *** Starting Verify Geometry (MEM: 2158.7) ***
[03/14 17:50:33   2288s] 
[03/14 17:50:33   2288s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/14 17:50:33   2288s]   VERIFY GEOMETRY ...... Starting Verification
[03/14 17:50:33   2288s]   VERIFY GEOMETRY ...... Initializing
[03/14 17:50:33   2288s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/14 17:50:33   2288s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/14 17:50:33   2288s]                   ...... bin size: 2880
[03/14 17:50:33   2288s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/14 17:50:37   2292s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:50:37   2292s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:50:37   2292s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:50:37   2292s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:50:37   2292s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/14 17:50:37   2292s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/14 17:50:40   2295s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:50:40   2295s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:50:40   2295s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:50:40   2295s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:50:40   2295s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/14 17:50:40   2295s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/14 17:50:43   2299s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:50:43   2299s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:50:43   2299s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:50:43   2299s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:50:43   2299s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/14 17:50:43   2299s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/14 17:50:47   2302s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:50:47   2302s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:50:47   2302s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:50:47   2302s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:50:47   2303s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/14 17:50:47   2303s] VG: elapsed time: 14.00
[03/14 17:50:47   2303s] Begin Summary ...
[03/14 17:50:47   2303s]   Cells       : 0
[03/14 17:50:47   2303s]   SameNet     : 0
[03/14 17:50:47   2303s]   Wiring      : 0
[03/14 17:50:47   2303s]   Antenna     : 0
[03/14 17:50:47   2303s]   Short       : 0
[03/14 17:50:47   2303s]   Overlap     : 0
[03/14 17:50:47   2303s] End Summary
[03/14 17:50:47   2303s] 
[03/14 17:50:47   2303s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 17:50:47   2303s] 
[03/14 17:50:47   2303s] **********End: VERIFY GEOMETRY**********
[03/14 17:50:47   2303s]  *** verify geometry (CPU: 0:00:14.8  MEM: 22.9M)
[03/14 17:50:47   2303s] 
[03/14 17:54:58   2348s] <CMD> zoomBox 266.90700 167.62150 378.38250 268.62700
[03/14 17:54:59   2348s] <CMD> zoomBox 278.51650 174.67350 373.27050 260.52800
[03/14 17:55:00   2348s] <CMD> zoomBox -298.13200 -179.06650 623.87750 656.34550
[03/14 17:55:00   2348s] <CMD> zoomBox -411.69750 -248.88400 673.01950 733.95350
[03/14 17:55:00   2349s] <CMD> zoomBox -545.30400 -331.02200 730.83350 825.25750
[03/14 17:55:01   2349s] <CMD> zoomBox -411.69750 -248.88400 673.01950 733.95350
[03/14 17:55:01   2349s] <CMD> zoomBox -49.80650 -26.40200 516.42300 486.64550
[03/14 17:55:01   2349s] <CMD> zoomBox 9.47550 10.04300 490.77050 446.13350
[03/14 17:55:02   2349s] <CMD> zoomBox 59.86500 41.02150 468.96600 411.69850
[03/14 17:55:02   2350s] <CMD> zoomBox 102.69600 67.35300 450.43200 382.42850
[03/14 17:55:02   2350s] <CMD> zoomBox 59.86450 41.02100 468.96600 411.69850
[03/14 17:55:03   2350s] <CMD> zoomBox 9.47450 10.04200 490.77050 446.13350
[03/14 17:55:03   2350s] <CMD> zoomBox -49.80750 -26.40300 516.42300 486.64550
[03/14 17:55:07   2351s] <CMD> verifyGeometry
[03/14 17:55:07   2351s]  *** Starting Verify Geometry (MEM: 2181.6) ***
[03/14 17:55:07   2351s] 
[03/14 17:55:07   2351s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/14 17:55:07   2351s]   VERIFY GEOMETRY ...... Starting Verification
[03/14 17:55:07   2351s]   VERIFY GEOMETRY ...... Initializing
[03/14 17:55:07   2351s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/14 17:55:07   2351s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/14 17:55:07   2351s]                   ...... bin size: 2880
[03/14 17:55:07   2351s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/14 17:55:11   2355s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:55:11   2355s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:55:11   2355s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:55:11   2355s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:55:11   2355s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/14 17:55:11   2355s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/14 17:55:15   2359s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:55:15   2359s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:55:15   2359s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:55:15   2359s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:55:15   2359s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/14 17:55:15   2359s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/14 17:55:18   2362s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:55:18   2362s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:55:18   2362s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:55:18   2362s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:55:18   2362s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/14 17:55:18   2362s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/14 17:55:22   2366s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 17:55:22   2366s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 17:55:22   2366s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 17:55:22   2366s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 17:55:22   2366s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/14 17:55:22   2366s] VG: elapsed time: 15.00
[03/14 17:55:22   2366s] Begin Summary ...
[03/14 17:55:22   2366s]   Cells       : 0
[03/14 17:55:22   2366s]   SameNet     : 0
[03/14 17:55:22   2366s]   Wiring      : 0
[03/14 17:55:22   2366s]   Antenna     : 0
[03/14 17:55:22   2366s]   Short       : 0
[03/14 17:55:22   2366s]   Overlap     : 0
[03/14 17:55:22   2366s] End Summary
[03/14 17:55:22   2366s] 
[03/14 17:55:22   2366s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 17:55:22   2366s] 
[03/14 17:55:22   2366s] **********End: VERIFY GEOMETRY**********
[03/14 17:55:22   2366s]  *** verify geometry (CPU: 0:00:14.7  MEM: 0.0M)
[03/14 17:55:22   2366s] 
[03/14 17:55:22   2366s] <CMD> verifyConnectivity
[03/14 17:55:22   2366s] VERIFY_CONNECTIVITY use new engine.
[03/14 17:55:22   2366s] 
[03/14 17:55:22   2366s] ******** Start: VERIFY CONNECTIVITY ********
[03/14 17:55:22   2366s] Start Time: Tue Mar 14 17:55:22 2023
[03/14 17:55:22   2366s] 
[03/14 17:55:22   2366s] Design Name: fullchip
[03/14 17:55:22   2366s] Database Units: 2000
[03/14 17:55:22   2366s] Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
[03/14 17:55:22   2366s] Error Limit = 1000; Warning Limit = 50
[03/14 17:55:22   2366s] Check all nets
[03/14 17:55:22   2366s] **** 17:55:22 **** Processed 5000 nets.
[03/14 17:55:22   2366s] **** 17:55:22 **** Processed 10000 nets.
[03/14 17:55:22   2366s] **** 17:55:22 **** Processed 15000 nets.
[03/14 17:55:23   2367s] **** 17:55:23 **** Processed 20000 nets.
[03/14 17:55:23   2367s] **** 17:55:23 **** Processed 25000 nets.
[03/14 17:55:23   2367s] 
[03/14 17:55:23   2367s] Begin Summary 
[03/14 17:55:23   2367s]   Found no problems or warnings.
[03/14 17:55:23   2367s] End Summary
[03/14 17:55:23   2367s] 
[03/14 17:55:23   2367s] End Time: Tue Mar 14 17:55:23 2023
[03/14 17:55:23   2367s] Time Elapsed: 0:00:01.0
[03/14 17:55:23   2367s] 
[03/14 17:55:23   2367s] ******** End: VERIFY CONNECTIVITY ********
[03/14 17:55:23   2367s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 17:55:23   2367s]   (CPU Time: 0:00:01.5  MEM: -0.566M)
[03/14 17:55:23   2367s] 
[03/14 17:55:23   2367s] can't read "design": no such variable
[03/14 18:21:23   2654s] <CMD> verifyGeometry
[03/14 18:21:23   2654s]  *** Starting Verify Geometry (MEM: 2181.6) ***
[03/14 18:21:23   2654s] 
[03/14 18:21:23   2654s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/14 18:21:23   2654s]   VERIFY GEOMETRY ...... Starting Verification
[03/14 18:21:23   2654s]   VERIFY GEOMETRY ...... Initializing
[03/14 18:21:23   2654s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/14 18:21:23   2654s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/14 18:21:23   2654s]                   ...... bin size: 2880
[03/14 18:21:23   2654s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/14 18:21:27   2658s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 18:21:27   2658s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 18:21:27   2658s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 18:21:27   2658s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 18:21:27   2658s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/14 18:21:27   2658s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/14 18:21:31   2661s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 18:21:31   2661s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 18:21:31   2661s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 18:21:31   2661s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 18:21:31   2661s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/14 18:21:31   2661s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/14 18:21:34   2665s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 18:21:34   2665s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 18:21:34   2665s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 18:21:34   2665s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 18:21:34   2665s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/14 18:21:34   2665s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/14 18:21:39   2669s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/14 18:21:39   2669s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/14 18:21:39   2669s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/14 18:21:39   2669s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/14 18:21:39   2669s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/14 18:21:39   2669s] VG: elapsed time: 16.00
[03/14 18:21:39   2669s] Begin Summary ...
[03/14 18:21:39   2669s]   Cells       : 0
[03/14 18:21:39   2669s]   SameNet     : 0
[03/14 18:21:39   2669s]   Wiring      : 0
[03/14 18:21:39   2669s]   Antenna     : 0
[03/14 18:21:39   2669s]   Short       : 0
[03/14 18:21:39   2669s]   Overlap     : 0
[03/14 18:21:39   2669s] End Summary
[03/14 18:21:39   2669s] 
[03/14 18:21:39   2669s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 18:21:39   2669s] 
[03/14 18:21:39   2669s] **********End: VERIFY GEOMETRY**********
[03/14 18:21:39   2669s]  *** verify geometry (CPU: 0:00:15.2  MEM: 0.0M)
[03/14 18:21:39   2669s] 
[03/14 18:21:39   2669s] <CMD> verifyConnectivity
[03/14 18:21:39   2669s] VERIFY_CONNECTIVITY use new engine.
[03/14 18:21:39   2669s] 
[03/14 18:21:39   2669s] ******** Start: VERIFY CONNECTIVITY ********
[03/14 18:21:39   2669s] Start Time: Tue Mar 14 18:21:39 2023
[03/14 18:21:39   2669s] 
[03/14 18:21:39   2669s] Design Name: fullchip
[03/14 18:21:39   2669s] Database Units: 2000
[03/14 18:21:39   2669s] Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
[03/14 18:21:39   2669s] Error Limit = 1000; Warning Limit = 50
[03/14 18:21:39   2669s] Check all nets
[03/14 18:21:39   2669s] **** 18:21:39 **** Processed 5000 nets.
[03/14 18:21:39   2669s] **** 18:21:39 **** Processed 10000 nets.
[03/14 18:21:39   2670s] **** 18:21:39 **** Processed 15000 nets.
[03/14 18:21:39   2670s] **** 18:21:39 **** Processed 20000 nets.
[03/14 18:21:40   2670s] **** 18:21:40 **** Processed 25000 nets.
[03/14 18:21:40   2671s] 
[03/14 18:21:40   2671s] Begin Summary 
[03/14 18:21:40   2671s]   Found no problems or warnings.
[03/14 18:21:40   2671s] End Summary
[03/14 18:21:40   2671s] 
[03/14 18:21:40   2671s] End Time: Tue Mar 14 18:21:40 2023
[03/14 18:21:40   2671s] Time Elapsed: 0:00:01.0
[03/14 18:21:40   2671s] 
[03/14 18:21:40   2671s] ******** End: VERIFY CONNECTIVITY ********
[03/14 18:21:40   2671s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 18:21:40   2671s]   (CPU Time: 0:00:01.6  MEM: -0.566M)
[03/14 18:21:40   2671s] 
[03/14 18:21:40   2671s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/14 18:21:41   2672s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/14 18:21:41   2672s] 
[03/14 18:21:41   2672s] Begin Power Analysis
[03/14 18:21:41   2672s] 
[03/14 18:21:41   2672s]              0V	    VSS
[03/14 18:21:41   2672s]            0.9V	    VDD
[03/14 18:21:42   2672s] Begin Processing Timing Library for Power Calculation
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Begin Processing Timing Library for Power Calculation
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Begin Processing Power Net/Grid for Power Calculation
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Begin Processing Timing Window Data for Power Calculation
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Begin Processing User Attributes
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)
[03/14 18:21:42   2672s] 
[03/14 18:21:42   2672s] Begin Processing Signal Activity
[03/14 18:21:42   2672s] 
[03/14 18:21:43   2673s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)
[03/14 18:21:43   2673s] 
[03/14 18:21:43   2673s] Begin Power Computation
[03/14 18:21:43   2673s] 
[03/14 18:21:43   2673s]       ----------------------------------------------------------
[03/14 18:21:43   2673s]       # of cell(s) missing both power/leakage table: 0
[03/14 18:21:43   2673s]       # of cell(s) missing power table: 1
[03/14 18:21:43   2673s]       # of cell(s) missing leakage table: 0
[03/14 18:21:43   2673s]       # of MSMV cell(s) missing power_level: 0
[03/14 18:21:43   2673s]       ----------------------------------------------------------
[03/14 18:21:43   2673s] CellName                                  Missing Table(s)
[03/14 18:21:43   2673s] TIEL                                      internal power, 
[03/14 18:21:43   2673s] 
[03/14 18:21:43   2673s] 
[03/14 18:21:45   2675s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)
[03/14 18:21:45   2675s] 
[03/14 18:21:45   2675s] Begin Processing User Attributes
[03/14 18:21:45   2675s] 
[03/14 18:21:45   2675s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)
[03/14 18:21:45   2675s] 
[03/14 18:21:45   2675s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)
[03/14 18:21:45   2675s] 
[03/14 18:21:45   2675s] *



[03/14 18:21:45   2675s] Total Power
[03/14 18:21:45   2675s] -----------------------------------------------------------------------------------------
[03/14 18:21:45   2675s] Total Internal Power:       82.09723796 	   71.2773%
[03/14 18:21:45   2675s] Total Switching Power:      31.97559590 	   27.7614%
[03/14 18:21:45   2675s] Total Leakage Power:         1.10720519 	    0.9613%
[03/14 18:21:45   2675s] Total Power:               115.18003909
[03/14 18:21:45   2675s] -----------------------------------------------------------------------------------------
[03/14 18:21:45   2675s] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/14 18:21:45   2675s] Creating directory summaryReport.
[03/14 18:21:45   2675s] Start to collect the design information.
[03/14 18:21:45   2675s] Build netlist information for Cell fullchip.
[03/14 18:21:45   2676s] Finished collecting the design information.
[03/14 18:21:45   2676s] Generating standard cells used in the design report.
[03/14 18:21:45   2676s] Analyze library ... 
[03/14 18:21:45   2676s] Analyze netlist ... 
[03/14 18:21:45   2676s] Generate no-driven nets information report.
[03/14 18:21:45   2676s] Analyze timing ... 
[03/14 18:21:45   2676s] Analyze floorplan/placement ... 
[03/14 18:21:45   2676s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.6M
[03/14 18:21:45   2676s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.6M
[03/14 18:21:45   2676s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2183.7M
[03/14 18:21:45   2676s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2183.7M
[03/14 18:21:45   2676s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.087, MEM:2183.7M
[03/14 18:21:45   2676s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:2183.7M
[03/14 18:21:45   2676s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2183.7M
[03/14 18:21:45   2676s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2181.6M
[03/14 18:21:45   2676s] Analysis Routing ...
[03/14 18:21:45   2676s] Report saved in file fullchip.post_route.summary.rpt.
[03/14 18:23:22   2694s] <CMD> streamOut ./outputGenerated//fullchip.gds2
[03/14 18:23:22   2694s] ** NOTE: Created directory path './outputGenerated/' for file './outputGenerated//fullchip.gds2'.
[03/14 18:23:22   2694s] Parse map file...
[03/14 18:23:22   2694s] Writing GDSII file ...
[03/14 18:23:22   2694s] 	****** db unit per micron = 2000 ******
[03/14 18:23:22   2694s] 	****** output gds2 file unit per micron = 2000 ******
[03/14 18:23:22   2694s] 	****** unit scaling factor = 1 ******
[03/14 18:23:22   2694s] Output for instance
[03/14 18:23:22   2694s] Output for bump
[03/14 18:23:22   2694s] Output for physical terminals
[03/14 18:23:22   2694s] Output for logical terminals
[03/14 18:23:22   2694s] Output for regular nets
[03/14 18:23:22   2694s] Output for special nets and metal fills
[03/14 18:23:22   2694s] Output for via structure generation
[03/14 18:23:22   2694s] Statistics for GDS generated (version 3)
[03/14 18:23:22   2694s] ----------------------------------------
[03/14 18:23:22   2694s] Stream Out Layer Mapping Information:
[03/14 18:23:22   2694s] GDS Layer Number          GDS Layer Name
[03/14 18:23:22   2694s] ----------------------------------------
[03/14 18:23:22   2694s]     170                             COMP
[03/14 18:23:22   2694s]     171                          DIEAREA
[03/14 18:23:22   2694s]     8                                 M1
[03/14 18:23:22   2694s]     9                                 M1
[03/14 18:23:22   2694s]     10                                M1
[03/14 18:23:22   2694s]     11                                M1
[03/14 18:23:22   2694s]     14                                M1
[03/14 18:23:22   2694s]     12                                M1
[03/14 18:23:22   2694s]     13                                M1
[03/14 18:23:22   2694s]     15                                M1
[03/14 18:23:22   2694s]     16                                M1
[03/14 18:23:22   2694s]     17                                M1
[03/14 18:23:22   2694s]     29                                M2
[03/14 18:23:22   2694s]     30                                M2
[03/14 18:23:22   2694s]     31                                M2
[03/14 18:23:22   2694s]     32                                M2
[03/14 18:23:22   2694s]     35                                M2
[03/14 18:23:22   2694s]     33                                M2
[03/14 18:23:22   2694s]     34                                M2
[03/14 18:23:22   2694s]     36                                M2
[03/14 18:23:22   2694s]     37                                M2
[03/14 18:23:22   2694s]     38                                M2
[03/14 18:23:22   2694s]     50                                M3
[03/14 18:23:22   2694s]     51                                M3
[03/14 18:23:22   2694s]     52                                M3
[03/14 18:23:22   2694s]     53                                M3
[03/14 18:23:22   2694s]     56                                M3
[03/14 18:23:22   2694s]     54                                M3
[03/14 18:23:22   2694s]     55                                M3
[03/14 18:23:22   2694s]     57                                M3
[03/14 18:23:22   2694s]     58                                M3
[03/14 18:23:22   2694s]     59                                M3
[03/14 18:23:22   2694s]     71                                M4
[03/14 18:23:22   2694s]     72                                M4
[03/14 18:23:22   2694s]     73                                M4
[03/14 18:23:22   2694s]     74                                M4
[03/14 18:23:22   2694s]     77                                M4
[03/14 18:23:22   2694s]     75                                M4
[03/14 18:23:22   2694s]     76                                M4
[03/14 18:23:22   2694s]     78                                M4
[03/14 18:23:22   2694s]     79                                M4
[03/14 18:23:22   2694s]     80                                M4
[03/14 18:23:22   2694s]     92                                M5
[03/14 18:23:22   2694s]     93                                M5
[03/14 18:23:22   2694s]     94                                M5
[03/14 18:23:22   2694s]     95                                M5
[03/14 18:23:22   2694s]     98                                M5
[03/14 18:23:22   2694s]     96                                M5
[03/14 18:23:22   2694s]     97                                M5
[03/14 18:23:22   2694s]     99                                M5
[03/14 18:23:22   2694s]     100                               M5
[03/14 18:23:22   2694s]     101                               M5
[03/14 18:23:22   2694s]     113                               M6
[03/14 18:23:22   2694s]     114                               M6
[03/14 18:23:22   2694s]     115                               M6
[03/14 18:23:22   2694s]     116                               M6
[03/14 18:23:22   2694s]     119                               M6
[03/14 18:23:22   2694s]     117                               M6
[03/14 18:23:22   2694s]     118                               M6
[03/14 18:23:22   2694s]     120                               M6
[03/14 18:23:22   2694s]     121                               M6
[03/14 18:23:22   2694s]     122                               M6
[03/14 18:23:22   2694s]     134                               M7
[03/14 18:23:22   2694s]     135                               M7
[03/14 18:23:22   2694s]     136                               M7
[03/14 18:23:22   2694s]     137                               M7
[03/14 18:23:22   2694s]     140                               M7
[03/14 18:23:22   2694s]     138                               M7
[03/14 18:23:22   2694s]     139                               M7
[03/14 18:23:22   2694s]     141                               M7
[03/14 18:23:22   2694s]     142                               M7
[03/14 18:23:22   2694s]     143                               M7
[03/14 18:23:22   2694s]     155                               M8
[03/14 18:23:22   2694s]     156                               M8
[03/14 18:23:22   2694s]     157                               M8
[03/14 18:23:22   2694s]     158                               M8
[03/14 18:23:22   2694s]     161                               M8
[03/14 18:23:22   2694s]     159                               M8
[03/14 18:23:22   2694s]     160                               M8
[03/14 18:23:22   2694s]     162                               M8
[03/14 18:23:22   2694s]     163                               M8
[03/14 18:23:22   2694s]     164                               M8
[03/14 18:23:22   2694s]     1                                 CO
[03/14 18:23:22   2694s]     2                                 CO
[03/14 18:23:22   2694s]     5                                 CO
[03/14 18:23:22   2694s]     3                                 CO
[03/14 18:23:22   2694s]     4                                 CO
[03/14 18:23:22   2694s]     6                                 CO
[03/14 18:23:22   2694s]     7                                 CO
[03/14 18:23:22   2694s]     22                              VIA1
[03/14 18:23:22   2694s]     23                              VIA1
[03/14 18:23:22   2694s]     26                              VIA1
[03/14 18:23:22   2694s]     24                              VIA1
[03/14 18:23:22   2694s]     25                              VIA1
[03/14 18:23:22   2694s]     27                              VIA1
[03/14 18:23:22   2694s]     28                              VIA1
[03/14 18:23:22   2694s]     43                              VIA2
[03/14 18:23:22   2694s]     44                              VIA2
[03/14 18:23:22   2694s]     47                              VIA2
[03/14 18:23:22   2694s]     45                              VIA2
[03/14 18:23:22   2694s]     46                              VIA2
[03/14 18:23:22   2694s]     48                              VIA2
[03/14 18:23:22   2694s]     49                              VIA2
[03/14 18:23:22   2694s]     64                              VIA3
[03/14 18:23:22   2694s]     65                              VIA3
[03/14 18:23:22   2694s]     68                              VIA3
[03/14 18:23:22   2694s]     66                              VIA3
[03/14 18:23:22   2694s]     67                              VIA3
[03/14 18:23:22   2694s]     69                              VIA3
[03/14 18:23:22   2694s]     70                              VIA3
[03/14 18:23:22   2694s]     85                              VIA4
[03/14 18:23:22   2694s]     86                              VIA4
[03/14 18:23:22   2694s]     89                              VIA4
[03/14 18:23:22   2694s]     87                              VIA4
[03/14 18:23:22   2694s]     88                              VIA4
[03/14 18:23:22   2694s]     90                              VIA4
[03/14 18:23:22   2694s]     91                              VIA4
[03/14 18:23:22   2694s]     106                             VIA5
[03/14 18:23:22   2694s]     107                             VIA5
[03/14 18:23:22   2694s]     110                             VIA5
[03/14 18:23:22   2694s]     108                             VIA5
[03/14 18:23:22   2694s]     109                             VIA5
[03/14 18:23:22   2694s]     111                             VIA5
[03/14 18:23:22   2694s]     112                             VIA5
[03/14 18:23:22   2694s]     127                             VIA6
[03/14 18:23:22   2694s]     128                             VIA6
[03/14 18:23:22   2694s]     131                             VIA6
[03/14 18:23:22   2694s]     129                             VIA6
[03/14 18:23:22   2694s]     130                             VIA6
[03/14 18:23:22   2694s]     132                             VIA6
[03/14 18:23:22   2694s]     133                             VIA6
[03/14 18:23:22   2694s]     148                             VIA7
[03/14 18:23:22   2694s]     149                             VIA7
[03/14 18:23:22   2694s]     152                             VIA7
[03/14 18:23:22   2694s]     150                             VIA7
[03/14 18:23:22   2694s]     151                             VIA7
[03/14 18:23:22   2694s]     153                             VIA7
[03/14 18:23:22   2694s]     154                             VIA7
[03/14 18:23:22   2694s]     18                                M1
[03/14 18:23:22   2694s]     19                                M1
[03/14 18:23:22   2694s]     20                                M1
[03/14 18:23:22   2694s]     21                                M1
[03/14 18:23:22   2694s]     39                                M2
[03/14 18:23:22   2694s]     40                                M2
[03/14 18:23:22   2694s]     41                                M2
[03/14 18:23:22   2694s]     42                                M2
[03/14 18:23:22   2694s]     60                                M3
[03/14 18:23:22   2694s]     61                                M3
[03/14 18:23:22   2694s]     62                                M3
[03/14 18:23:22   2694s]     63                                M3
[03/14 18:23:22   2694s]     81                                M4
[03/14 18:23:22   2694s]     82                                M4
[03/14 18:23:22   2694s]     83                                M4
[03/14 18:23:22   2694s]     84                                M4
[03/14 18:23:22   2694s]     102                               M5
[03/14 18:23:22   2694s]     103                               M5
[03/14 18:23:22   2694s]     104                               M5
[03/14 18:23:22   2694s]     105                               M5
[03/14 18:23:22   2694s]     123                               M6
[03/14 18:23:22   2694s]     124                               M6
[03/14 18:23:22   2694s]     125                               M6
[03/14 18:23:22   2694s]     126                               M6
[03/14 18:23:22   2694s]     144                               M7
[03/14 18:23:22   2694s]     145                               M7
[03/14 18:23:22   2694s]     146                               M7
[03/14 18:23:22   2694s]     147                               M7
[03/14 18:23:22   2694s]     165                               M8
[03/14 18:23:22   2694s]     166                               M8
[03/14 18:23:22   2694s]     167                               M8
[03/14 18:23:22   2694s]     168                               M8
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Stream Out Information Processed for GDS version 3:
[03/14 18:23:22   2694s] Units: 2000 DBU
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Object                             Count
[03/14 18:23:22   2694s] ----------------------------------------
[03/14 18:23:22   2694s] Instances                          26428
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Ports/Pins                           195
[03/14 18:23:22   2694s]     metal layer M2                   112
[03/14 18:23:22   2694s]     metal layer M3                    83
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Nets                              277982
[03/14 18:23:22   2694s]     metal layer M1                  7384
[03/14 18:23:22   2694s]     metal layer M2                160508
[03/14 18:23:22   2694s]     metal layer M3                 88318
[03/14 18:23:22   2694s]     metal layer M4                 20613
[03/14 18:23:22   2694s]     metal layer M5                   694
[03/14 18:23:22   2694s]     metal layer M6                   177
[03/14 18:23:22   2694s]     metal layer M7                   203
[03/14 18:23:22   2694s]     metal layer M8                    85
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s]     Via Instances                 180301
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Special Nets                         759
[03/14 18:23:22   2694s]     metal layer M1                   751
[03/14 18:23:22   2694s]     metal layer M2                     4
[03/14 18:23:22   2694s]     metal layer M4                     4
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s]     Via Instances                   2024
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Metal Fills                            0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s]     Via Instances                      0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Metal FillOPCs                         0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s]     Via Instances                      0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Metal FillDRCs                         0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s]     Via Instances                      0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Text                               27786
[03/14 18:23:22   2694s]     metal layer M1                  1540
[03/14 18:23:22   2694s]     metal layer M2                 19899
[03/14 18:23:22   2694s]     metal layer M3                  5882
[03/14 18:23:22   2694s]     metal layer M4                   438
[03/14 18:23:22   2694s]     metal layer M5                    19
[03/14 18:23:22   2694s]     metal layer M6                     6
[03/14 18:23:22   2694s]     metal layer M7                     2
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Blockages                              0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Custom Text                            0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Custom Box                             0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] Trim Metal                             0
[03/14 18:23:22   2694s] 
[03/14 18:23:22   2694s] ######Streamout is finished!
[03/14 18:23:22   2694s] <CMD> write_lef_abstract ./outputGenerated//fullchip.lef
[03/14 18:23:23   2694s] <CMD> defOut -netlist -routing ./outputGenerated//fullchip.def
[03/14 18:23:23   2694s] Writing DEF file './outputGenerated//fullchip.def', current time is Tue Mar 14 18:23:23 2023 ...
[03/14 18:23:23   2694s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/14 18:23:24   2695s] DEF file './outputGenerated//fullchip.def' is written, current time is Tue Mar 14 18:23:24 2023 ...
[03/14 18:23:24   2695s] <CMD> saveNetlist ./outputGenerated//fullchip.pnr.v
[03/14 18:23:24   2695s] Writing Netlist "./outputGenerated//fullchip.pnr.v" ...
[03/14 18:23:24   2695s] <CMD> setAnalysisMode -setup
[03/14 18:23:24   2695s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/14 18:23:24   2695s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/14 18:23:25   2696s] Extraction setup Started 
[03/14 18:23:25   2696s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/14 18:23:25   2696s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/14 18:23:25   2696s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 18:23:25   2696s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 18:23:25   2696s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 18:23:25   2696s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 18:23:25   2696s] Importing multi-corner RC tables ... 
[03/14 18:23:25   2696s] Summary of Active RC-Corners : 
[03/14 18:23:25   2696s]  
[03/14 18:23:25   2696s]  Analysis View: WC_VIEW
[03/14 18:23:25   2696s]     RC-Corner Name        : Cmax
[03/14 18:23:25   2696s]     RC-Corner Index       : 0
[03/14 18:23:25   2696s]     RC-Corner Temperature : 125 Celsius
[03/14 18:23:25   2696s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/14 18:23:25   2696s]     RC-Corner PreRoute Res Factor         : 1
[03/14 18:23:25   2696s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 18:23:25   2696s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 18:23:25   2696s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 18:23:25   2696s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 18:23:25   2696s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 18:23:25   2696s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 18:23:25   2696s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 18:23:25   2696s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 18:23:25   2696s] Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 27589 access done (mem: 2087.809M)
[03/14 18:23:25   2696s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/14 18:23:25   2696s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2087.809M)
[03/14 18:23:25   2696s] Opening parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' for reading (mem: 2087.809M)
[03/14 18:23:25   2696s] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
Closing parasitic data file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d': 0 access done (mem: 2104.559M)
[03/14 18:23:25   2696s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2104.559M)
[03/14 18:23:25   2696s] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
[03/14 18:23:25   2696s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1892.4M, current mem=1297.8M)
[03/14 18:23:25   2697s] Reading timing constraints file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/.mmmcr1jPsw/modes/CON/CON.sdc' ...
[03/14 18:23:25   2697s] Current (total cpu=0:44:57, real=2:38:03, peak res=1893.7M, current mem=1482.3M)
[03/14 18:23:25   2697s] INFO (CTE): Constraints read successfully.
[03/14 18:23:25   2697s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1493.0M, current mem=1493.0M)
[03/14 18:23:26   2697s] Current (total cpu=0:44:57, real=2:38:04, peak res=1893.7M, current mem=1493.0M)
[03/14 18:23:26   2697s] Reading latency file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/.mmmcr1jPsw/views/WC_VIEW/latency.sdc' ...
[03/14 18:23:26   2697s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 18:23:26   2697s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 18:23:26   2697s] Summary for sequential cells identification: 
[03/14 18:23:26   2697s]   Identified SBFF number: 199
[03/14 18:23:26   2697s]   Identified MBFF number: 0
[03/14 18:23:26   2697s]   Identified SB Latch number: 0
[03/14 18:23:26   2697s]   Identified MB Latch number: 0
[03/14 18:23:26   2697s]   Not identified SBFF number: 0
[03/14 18:23:26   2697s]   Not identified MBFF number: 0
[03/14 18:23:26   2697s]   Not identified SB Latch number: 0
[03/14 18:23:26   2697s]   Not identified MB Latch number: 0
[03/14 18:23:26   2697s]   Number of sequential cells which are not FFs: 104
[03/14 18:23:26   2697s] Total number of combinational cells: 497
[03/14 18:23:26   2697s] Total number of sequential cells: 303
[03/14 18:23:26   2697s] Total number of tristate cells: 11
[03/14 18:23:26   2697s] Total number of level shifter cells: 0
[03/14 18:23:26   2697s] Total number of power gating cells: 0
[03/14 18:23:26   2697s] Total number of isolation cells: 0
[03/14 18:23:26   2697s] Total number of power switch cells: 0
[03/14 18:23:26   2697s] Total number of pulse generator cells: 0
[03/14 18:23:26   2697s] Total number of always on buffers: 0
[03/14 18:23:26   2697s] Total number of retention cells: 0
[03/14 18:23:26   2697s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/14 18:23:26   2697s] Total number of usable buffers: 18
[03/14 18:23:26   2697s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 18:23:26   2697s] Total number of unusable buffers: 9
[03/14 18:23:26   2697s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/14 18:23:26   2697s] Total number of usable inverters: 18
[03/14 18:23:26   2697s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/14 18:23:26   2697s] Total number of unusable inverters: 9
[03/14 18:23:26   2697s] List of identified usable delay cells:
[03/14 18:23:26   2697s] Total number of identified usable delay cells: 0
[03/14 18:23:26   2697s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 18:23:26   2697s] Total number of identified unusable delay cells: 9
[03/14 18:23:26   2697s] Creating Cell Server, finished. 
[03/14 18:23:26   2697s] 
[03/14 18:23:26   2697s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/14 18:23:26   2697s] Deleting Cell Server ...
[03/14 18:23:26   2697s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${output_dir}/${design}_WC.lib
[03/14 18:23:26   2697s] AAE DB initialization (MEM=2060.92 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/14 18:23:26   2697s] Starting SI iteration 1 using Infinite Timing Windows
[03/14 18:23:26   2698s] #################################################################################
[03/14 18:23:26   2698s] # Design Stage: PostRoute
[03/14 18:23:26   2698s] # Design Name: fullchip
[03/14 18:23:26   2698s] # Design Mode: 65nm
[03/14 18:23:26   2698s] # Analysis Mode: MMMC OCV 
[03/14 18:23:26   2698s] # Parasitics Mode: SPEF/RCDB
[03/14 18:23:26   2698s] # Signoff Settings: SI On 
[03/14 18:23:26   2698s] #################################################################################
[03/14 18:23:27   2698s] AAE_INFO: 1 threads acquired from CTE.
[03/14 18:23:27   2699s] Setting infinite Tws ...
[03/14 18:23:27   2699s] First Iteration Infinite Tw... 
[03/14 18:23:27   2699s] Topological Sorting (REAL = 0:00:00.0, MEM = 2080.5M, InitMEM = 2076.5M)
[03/14 18:23:27   2699s] Start delay calculation (fullDC) (1 T). (MEM=2080.51)
[03/14 18:23:27   2699s] Innovus terminated by internal (SEGV) error/signal...
[03/14 18:23:27   2699s] *** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xc8)[0x12e85319]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7f5064522630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7f5068f8423a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7f506812d0ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7f5068135954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7f5068f83897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f506393a555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 21 (Thread 0x7f505fccf700 (LWP 9103)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7f5058443700 (LWP 9104)):
#0  0x00007f50645219dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7f5057c42700 (LWP 9105)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7f5057441700 (LWP 9111)):
#0  0x00007f5064521e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f5056238700 (LWP 9114)):
#0  0x00007f50639dd9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f50639dd894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f505571f700 (LWP 9143)):
#0  0x00007f5063a0bddd in poll () from /lib64/libc.so.6
#1  0x00007f5065416022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f5065417c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f5055774a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f504ef59700 (LWP 9144)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f504e758700 (LWP 9145)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f504df57700 (LWP 9146)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f504d756700 (LWP 9147)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f504cf55700 (LWP 9148)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f504c754700 (LWP 9149)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f504bf53700 (LWP 9150)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f504b752700 (LWP 9151)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f504a4c3700 (LWP 9179)):
#0  0x00007f50645223c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f50331cf700 (LWP 9206)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f5067f50fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f5067b9ce22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f5026e40700 (LWP 11363)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f5027641700 (LWP 11364)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f5027e42700 (LWP 11365)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f50113f1700 (LWP 11366)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f506d4e7400 (LWP 9026)):
#0  0x00007f50639dd659 in waitpid () from /lib64/libc.so.6
#1  0x00007f506395af62 in do_system () from /lib64/libc.so.6
#2  0x00007f506395b311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85319 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007f5068f8423a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007f506812d0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007f5068135954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007f5068f83897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 11366]
[New LWP 11365]
[New LWP 11364]
[New LWP 11363]
[New LWP 9206]
[New LWP 9179]
[New LWP 9151]
[New LWP 9150]
[New LWP 9149]
[New LWP 9148]
[New LWP 9147]
[New LWP 9146]
[New LWP 9145]
[New LWP 9144]
[New LWP 9143]
[New LWP 9114]
[New LWP 9111]
[New LWP 9105]
[New LWP 9104]
[New LWP 9103]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f50639dd659 in waitpid () from /lib64/libc.so.6

Thread 21 (Thread 0x7f505fccf700 (LWP 9103)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7f5058443700 (LWP 9104)):
#0  0x00007f50645219dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7f5057c42700 (LWP 9105)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7f5057441700 (LWP 9111)):
#0  0x00007f5064521e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f5056238700 (LWP 9114)):
#0  0x00007f50639dd9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f50639dd894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f505571f700 (LWP 9143)):
#0  0x00007f5063a0bddd in poll () from /lib64/libc.so.6
#1  0x00007f5065416022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f5065417c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f5055774a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f504ef59700 (LWP 9144)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f504e758700 (LWP 9145)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f504df57700 (LWP 9146)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f504d756700 (LWP 9147)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f504cf55700 (LWP 9148)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f504c754700 (LWP 9149)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f504bf53700 (LWP 9150)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f504b752700 (LWP 9151)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f504a4c3700 (LWP 9179)):
#0  0x00007f50645223c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f50331cf700 (LWP 9206)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f5067f50fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f5067b9ce22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f5026e40700 (LWP 11363)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f5027641700 (LWP 11364)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f5027e42700 (LWP 11365)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f50113f1700 (LWP 11366)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f506d4e7400 (LWP 9026)):
#0  0x00007f50639dd659 in waitpid () from /lib64/libc.so.6
#1  0x00007f506395af62 in do_system () from /lib64/libc.so.6
#2  0x00007f506395b311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85319 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007f5068f8423a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007f506812d0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007f5068135954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007f5068f83897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 9026] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 9026) detached]
[03/14 18:24:16   2700s] 
[03/14 18:24:16   2700s] *** Memory Usage v#1 (Current mem = 2063.512M, initial mem = 283.785M) ***
[03/14 18:24:16   2700s] 
[03/14 18:24:16   2700s] *** Summary of all messages that are not suppressed in this session:
[03/14 18:24:16   2700s] Severity  ID               Count  Summary                                  
[03/14 18:24:16   2700s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/14 18:24:16   2700s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/14 18:24:16   2700s] ERROR     IMPEXT-1029          1  Input or Output to a file, a directory o...
[03/14 18:24:16   2700s] ERROR     IMPEXT-3165          1  Access to parasitic database '%s' failed...
[03/14 18:24:16   2700s] ERROR     IMPEXT-2677          1  Multi-corner RC initialization is aborte...
[03/14 18:24:16   2700s] WARNING   IMPEXT-2710          3  Basic Cap table for layer M%d is ignored...
[03/14 18:24:16   2700s] WARNING   IMPEXT-2760          3  Layer M%d specified in the cap table is ...
[03/14 18:24:16   2700s] WARNING   IMPEXT-2771          3  Via %s specified in the cap table is ign...
[03/14 18:24:16   2700s] WARNING   IMPEXT-2801          3  Resistance values are not provided in th...
[03/14 18:24:16   2700s] WARNING   IMPEXT-3442         10  The version of the capacitance table fil...
[03/14 18:24:16   2700s] WARNING   IMPEXT-3518          9  The lower process node is set (using com...
[03/14 18:24:16   2700s] ERROR     IMPSYC-194           1  Incorrect usage for command '%s'.        
[03/14 18:24:16   2700s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/14 18:24:16   2700s] WARNING   IMPVFG-257           4  verifyGeometry command is replaced by ve...
[03/14 18:24:16   2700s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/14 18:24:16   2700s] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[03/14 18:24:16   2700s] WARNING   IMPCCOPT-2332      540  The property %s is deprecated. It still ...
[03/14 18:24:16   2700s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[03/14 18:24:16   2700s] WARNING   IMPCCOPT-2231        7  CCOpt data structures have been affected...
[03/14 18:24:16   2700s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/14 18:24:16   2700s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[03/14 18:24:16   2700s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/14 18:24:16   2700s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[03/14 18:24:16   2700s] *** Message Summary: 2226 warning(s), 5 error(s)
[03/14 18:24:16   2700s] 
[03/14 18:24:16   2700s] --- Ending "Innovus" (totcpu=0:45:00, real=2:38:54, mem=2063.5M) ---
