/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_ODU_CORE0_2_H__
#define BCHP_AIF_WB_ODU_CORE0_2_H__

/***************************************************************************
 *AIF_WB_ODU_CORE0_2 - AIF WB ODU Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_ODU_CORE0_2_RSTCTL           0x0023c000 /* [RW] RSTCTL */
#define BCHP_AIF_WB_ODU_CORE0_2_HDOFFCTL0        0x0023c004 /* [RW] HDOFFCTL0 */
#define BCHP_AIF_WB_ODU_CORE0_2_HDOFFCTL1        0x0023c008 /* [RW] HDOFFCTL1 */
#define BCHP_AIF_WB_ODU_CORE0_2_HDOFFCTL2        0x0023c00c /* [RW] HDOFFCTL2 */
#define BCHP_AIF_WB_ODU_CORE0_2_HDOFFSTS         0x0023c010 /* [RO] HDOFFSTS */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCTL_PI_SLC0   0x0023c014 /* [RW] DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCTL_PO_SLC0   0x0023c018 /* [RW] DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCTL_PI_SLC1   0x0023c01c /* [RW] DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCTL_PO_SLC1   0x0023c020 /* [RW] DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCTL2          0x0023c024 /* [RW] DGSCTL2 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLP_PI_SLC0   0x0023c028 /* [RW] DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLP_PO_SLC0   0x0023c02c /* [RW] DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLP_PI_SLC1   0x0023c030 /* [RW] DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLP_PO_SLC1   0x0023c034 /* [RW] DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSHIST_PI_SLC0  0x0023c038 /* [RW] DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSHIST_PO_SLC0  0x0023c03c /* [RW] DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSHIST_PI_SLC1  0x0023c040 /* [RW] DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSHIST_PO_SLC1  0x0023c044 /* [RW] DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLPCNT_PI_SLC0 0x0023c048 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLPCNT_PO_SLC0 0x0023c04c /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLPCNT_PI_SLC1 0x0023c050 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCLPCNT_PO_SLC1 0x0023c054 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSACCUM_PI_SLC0 0x0023c058 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSACCUM_PO_SLC0 0x0023c05c /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSACCUM_PI_SLC1 0x0023c060 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSACCUM_PO_SLC1 0x0023c064 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT011_PI_SLC0 0x0023c068 /* [RW] DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT010_PI_SLC0 0x0023c06c /* [RW] DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT001_PI_SLC0 0x0023c070 /* [RW] DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT000_PI_SLC0 0x0023c074 /* [RW] DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT111_PI_SLC0 0x0023c078 /* [RW] DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT110_PI_SLC0 0x0023c07c /* [RW] DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT101_PI_SLC0 0x0023c080 /* [RW] DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT100_PI_SLC0 0x0023c084 /* [RW] DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT011_PO_SLC0 0x0023c088 /* [RW] DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT010_PO_SLC0 0x0023c08c /* [RW] DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT001_PO_SLC0 0x0023c090 /* [RW] DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT000_PO_SLC0 0x0023c094 /* [RW] DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT111_PO_SLC0 0x0023c098 /* [RW] DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT110_PO_SLC0 0x0023c09c /* [RW] DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT101_PO_SLC0 0x0023c0a0 /* [RW] DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT100_PO_SLC0 0x0023c0a4 /* [RW] DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT011_PI_SLC1 0x0023c0a8 /* [RW] DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT010_PI_SLC1 0x0023c0ac /* [RW] DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT001_PI_SLC1 0x0023c0b0 /* [RW] DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT000_PI_SLC1 0x0023c0b4 /* [RW] DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT111_PI_SLC1 0x0023c0b8 /* [RW] DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT110_PI_SLC1 0x0023c0bc /* [RW] DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT101_PI_SLC1 0x0023c0c0 /* [RW] DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT100_PI_SLC1 0x0023c0c4 /* [RW] DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT011_PO_SLC1 0x0023c0c8 /* [RW] DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT010_PO_SLC1 0x0023c0cc /* [RW] DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT001_PO_SLC1 0x0023c0d0 /* [RW] DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT000_PO_SLC1 0x0023c0d4 /* [RW] DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT111_PO_SLC1 0x0023c0d8 /* [RW] DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT110_PO_SLC1 0x0023c0dc /* [RW] DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT101_PO_SLC1 0x0023c0e0 /* [RW] DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLUT100_PO_SLC1 0x0023c0e4 /* [RW] DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLMS_SLC0      0x0023c0e8 /* [RW] DGSLMS_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLMS_SLC1      0x0023c0ec /* [RW] DGSLMS_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSBGLMS_SLC0    0x0023c0f0 /* [RW] DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSBGLMS_SLC1    0x0023c0f4 /* [RW] DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLMSMU_SLC0    0x0023c0f8 /* [RW] DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSLMSMU_SLC1    0x0023c0fc /* [RW] DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCOEFD_SLC0    0x0023c100 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCOEFA_SLC0    0x0023c104 /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCOEFD_SLC1    0x0023c108 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCOEFA_SLC1    0x0023c10c /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCOEFEN_SLC0   0x0023c110 /* [RW] DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSCOEFEN_SLC1   0x0023c114 /* [RW] DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSA_SLC0      0x0023c118 /* [RW] MDACSA_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSA_SLC1      0x0023c11c /* [RW] MDACSA_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSADU_SLC0    0x0023c120 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSADU_SLC1    0x0023c124 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSAOUT_SLC0   0x0023c128 /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSAOUT_SLC1   0x0023c12c /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_ODU_CORE0_2_MDACSASTS        0x0023c130 /* [RO] MDACSASTS */
#define BCHP_AIF_WB_ODU_CORE0_2_DOUTCTL          0x0023c134 /* [RW] DOUTCTL */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRINSEL        0x0023c138 /* [RW] Correlator Input select */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRCTL          0x0023c13c /* [RW] CORRCTL */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRFCW          0x0023c140 /* [RW] Correlator DDFS FCW */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRTHR          0x0023c144 /* [RW] Correlator DDFS THR */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRFCWEN        0x0023c148 /* [RW] Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRLEN0         0x0023c14c /* [RW] Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRLEN1         0x0023c150 /* [RW] Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX0_PI_SLC0 0x0023c154 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX0_PI_SLC0 0x0023c158 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX0_PI_SLC1 0x0023c15c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX0_PI_SLC1 0x0023c160 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX0_PO_SLC0 0x0023c164 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX0_PO_SLC0 0x0023c168 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX0_PO_SLC1 0x0023c16c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX0_PO_SLC1 0x0023c170 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX1_PI_SLC0 0x0023c174 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX1_PI_SLC0 0x0023c178 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX1_PI_SLC1 0x0023c17c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX1_PI_SLC1 0x0023c180 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX1_PO_SLC0 0x0023c184 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX1_PO_SLC0 0x0023c188 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX1_PO_SLC1 0x0023c18c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX1_PO_SLC1 0x0023c190 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX2_PI_SLC0 0x0023c194 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX2_PI_SLC0 0x0023c198 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX2_PI_SLC1 0x0023c19c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX2_PI_SLC1 0x0023c1a0 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX2_PO_SLC0 0x0023c1a4 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX2_PO_SLC0 0x0023c1a8 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX2_PO_SLC1 0x0023c1ac /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX2_PO_SLC1 0x0023c1b0 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX3_PI_SLC0 0x0023c1b4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX3_PI_SLC0 0x0023c1b8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX3_PI_SLC1 0x0023c1bc /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX3_PI_SLC1 0x0023c1c0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX3_PO_SLC0 0x0023c1c4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX3_PO_SLC0 0x0023c1c8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI0_DMX3_PO_SLC1 0x0023c1cc /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRI1_DMX3_PO_SLC1 0x0023c1d0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX0_PI_SLC0 0x0023c1d4 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX0_PI_SLC0 0x0023c1d8 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX0_PI_SLC1 0x0023c1dc /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX0_PI_SLC1 0x0023c1e0 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX0_PO_SLC0 0x0023c1e4 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX0_PO_SLC0 0x0023c1e8 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX0_PO_SLC1 0x0023c1ec /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX0_PO_SLC1 0x0023c1f0 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX1_PI_SLC0 0x0023c1f4 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX1_PI_SLC0 0x0023c1f8 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX1_PI_SLC1 0x0023c1fc /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX1_PI_SLC1 0x0023c200 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX1_PO_SLC0 0x0023c204 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX1_PO_SLC0 0x0023c208 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX1_PO_SLC1 0x0023c20c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX1_PO_SLC1 0x0023c210 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX2_PI_SLC0 0x0023c214 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX2_PI_SLC0 0x0023c218 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX2_PI_SLC1 0x0023c21c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX2_PI_SLC1 0x0023c220 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX2_PO_SLC0 0x0023c224 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX2_PO_SLC0 0x0023c228 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX2_PO_SLC1 0x0023c22c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX2_PO_SLC1 0x0023c230 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX3_PI_SLC0 0x0023c234 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX3_PI_SLC0 0x0023c238 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX3_PI_SLC1 0x0023c23c /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX3_PI_SLC1 0x0023c240 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX3_PO_SLC0 0x0023c244 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX3_PO_SLC0 0x0023c248 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ0_DMX3_PO_SLC1 0x0023c24c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRQ1_DMX3_PO_SLC1 0x0023c250 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX0_PI_SLC0 0x0023c254 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX0_PI_SLC0 0x0023c258 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX0_PI_SLC1 0x0023c25c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX0_PI_SLC1 0x0023c260 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX0_PO_SLC0 0x0023c264 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX0_PO_SLC0 0x0023c268 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX0_PO_SLC1 0x0023c26c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX0_PO_SLC1 0x0023c270 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX1_PI_SLC0 0x0023c274 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX1_PI_SLC0 0x0023c278 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX1_PI_SLC1 0x0023c27c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX1_PI_SLC1 0x0023c280 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX1_PO_SLC0 0x0023c284 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX1_PO_SLC0 0x0023c288 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX1_PO_SLC1 0x0023c28c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX1_PO_SLC1 0x0023c290 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX2_PI_SLC0 0x0023c294 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX2_PI_SLC0 0x0023c298 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX2_PI_SLC1 0x0023c29c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX2_PI_SLC1 0x0023c2a0 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX2_PO_SLC0 0x0023c2a4 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX2_PO_SLC0 0x0023c2a8 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX2_PO_SLC1 0x0023c2ac /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX2_PO_SLC1 0x0023c2b0 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX3_PI_SLC0 0x0023c2b4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX3_PI_SLC0 0x0023c2b8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX3_PI_SLC1 0x0023c2bc /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX3_PI_SLC1 0x0023c2c0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX3_PO_SLC0 0x0023c2c4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX3_PO_SLC0 0x0023c2c8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP0_DMX3_PO_SLC1 0x0023c2cc /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_2_CORRP1_DMX3_PO_SLC1 0x0023c2d0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_2_TIMERCTL0        0x0023c2d4 /* [RW] TIMERCTL0 */
#define BCHP_AIF_WB_ODU_CORE0_2_TIMERCTL1        0x0023c2d8 /* [RW] TIMERCTL1 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSEPCTL_SLC0    0x0023c2dc /* [RW] MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x0023c2e0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x0023c2e4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x0023c2e8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x0023c2ec /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x0023c2f0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x0023c2f4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x0023c2f8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x0023c2fc /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x0023c300 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x0023c304 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x0023c308 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x0023c30c /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x0023c310 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x0023c314 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x0023c318 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x0023c31c /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x0023c320 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x0023c324 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x0023c328 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x0023c32c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x0023c330 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x0023c334 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x0023c338 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x0023c33c /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_DGSEPCTL_SLC1    0x0023c340 /* [RW] MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x0023c344 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x0023c348 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x0023c34c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x0023c350 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x0023c354 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x0023c358 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x0023c35c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x0023c360 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x0023c364 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x0023c368 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x0023c36c /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x0023c370 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x0023c374 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x0023c378 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x0023c37c /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x0023c380 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x0023c384 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x0023c388 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x0023c38c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x0023c390 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x0023c394 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x0023c398 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x0023c39c /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x0023c3a0 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_AGCCTL2          0x0023c3a4 /* [RW] AGC Control 2 */
#define BCHP_AIF_WB_ODU_CORE0_2_AGCDECRATE       0x0023c3a8 /* [RW] Decimate rate */
#define BCHP_AIF_WB_ODU_CORE0_2_AGCCTL1          0x0023c3ac /* [RW] AGC Control 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_AGCTHRA1         0x0023c3b0 /* [RW] AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_AGC_LF_INT_WDATA 0x0023c3b4 /* [RW] Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_AGC_LA_INT_WDATA 0x0023c3b8 /* [RW] Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_AGC_CTRL_LF_INT_WDATA 0x0023c3bc /* [RW] Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_AGC_CTRL_LA_INT_WDATA 0x0023c3c0 /* [RW] Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_ODU_CORE0_2_AGCTHRA2         0x0023c3c4 /* [RW] AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_ODU_CORE0_2_PGACLKCTL        0x0023c3c8 /* [RW] PGACLKCTL */
#define BCHP_AIF_WB_ODU_CORE0_2_PGALUTD          0x0023c3cc /* [RW] PGA Look up table data */
#define BCHP_AIF_WB_ODU_CORE0_2_PGALUTA          0x0023c3d0 /* [RW] PGALUTA */
#define BCHP_AIF_WB_ODU_CORE0_2_NRNOTCHCTL       0x0023c3d4 /* [RW] NR NOTCH Control */
#define BCHP_AIF_WB_ODU_CORE0_2_NRAGCTHR         0x0023c3d8 /* [RW] NR AGC Threshold Control */
#define BCHP_AIF_WB_ODU_CORE0_2_NRDCOCTL_PI_SLC0 0x0023c3dc /* [RW] NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC0 0x0023c3e0 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRDCOCTL_PO_SLC0 0x0023c3e4 /* [RW] NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC0 0x0023c3e8 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRDCOCTL_PI_SLC1 0x0023c3ec /* [RW] NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC1 0x0023c3f0 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRDCOCTL_PO_SLC1 0x0023c3f4 /* [RW] NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC1 0x0023c3f8 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRNOTCHCTL_PI_SLC0 0x0023c3fc /* [RW] NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x0023c400 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRNOTCHCTL_PO_SLC0 0x0023c404 /* [RW] NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x0023c408 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRNOTCHCTL_PI_SLC1 0x0023c40c /* [RW] NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x0023c410 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRNOTCHCTL_PO_SLC1 0x0023c414 /* [RW] NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x0023c418 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRDCOCTL_THR     0x0023c41c /* [RW] NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_DCO_INT_WDATA_THR 0x0023c420 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_2_NRAGCCTL_PI_SLC0 0x0023c424 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x0023c428 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x0023c42c /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_NRAGCCTL_PO_SLC0 0x0023c430 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x0023c434 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x0023c438 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_NRAGCCTL_PI_SLC1 0x0023c43c /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x0023c440 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x0023c444 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_NRAGCCTL_PO_SLC1 0x0023c448 /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x0023c44c /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x0023c450 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_2_CORE_SW_SPARE0   0x0023c454 /* [RW] Core software spare register 0 */
#define BCHP_AIF_WB_ODU_CORE0_2_CORE_SW_SPARE1   0x0023c458 /* [RW] Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_ODU_CORE0_2_H__ */

/* End of File */
