<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;source/AESfunctions.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5524]" key="HLS 207-5524" tag="" content="&apos;region&apos; in &apos;#pragma HLS Inline&apos; is deprecated, use &apos;Inline Pragma&apos; instead (source/AESfunctions.cpp:162:26)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5551]" key="HLS 207-5551" tag="" content="unexpected pragma argument &apos;instances&apos;, expects function/operation (source/AESfunctions.cpp:163:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:164:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:165:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:166:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5524]" key="HLS 207-5524" tag="" content="&apos;region&apos; in &apos;#pragma HLS Inline&apos; is deprecated, use &apos;Inline Pragma&apos; instead (source/AESfunctions.cpp:205:26)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5551]" key="HLS 207-5551" tag="" content="unexpected pragma argument &apos;instances&apos;, expects function/operation (source/AESfunctions.cpp:206:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:207:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:208:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:209:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:210:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5503]" key="HLS 207-5503" tag="" content="the pragma is not supported and will be ignored (source/AESfunctions.cpp:211:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5524]" key="HLS 207-5524" tag="" content="&apos;region&apos; in &apos;#pragma HLS Inline&apos; is deprecated, use &apos;Inline Pragma&apos; instead (source/AESfunctions.cpp:252:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.676 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_14_1&apos; (source/AESfunctions.cpp:14:19) in function &apos;InvSubBytes&apos; completely with a factor of 16 (source/AESfunctions.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_6_1&apos; (source/AESfunctions.cpp:6:18) in function &apos;SubBytes&apos; completely with a factor of 16 (source/AESfunctions.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_146_1&apos; (source/AESfunctions.cpp:146:20) in function &apos;AddRoundKey&apos; completely with a factor of 16 (source/AESfunctions.cpp:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;AES_Encrypt&apos; into &apos;AES_Full&apos; (source/AESfunctions.cpp:254)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;AES_Decrypt&apos; into &apos;AES_Full&apos; (source/AESfunctions.cpp:257)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;L_copy&apos; (source/AESfunctions.cpp:170) in function &apos;AES_Full&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;L_rounds&apos; (source/AESfunctions.cpp:178) in function &apos;AES_Full&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;L_copy_o&apos; (source/AESfunctions.cpp:189) in function &apos;AES_Full&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;L_copy&apos; (source/AESfunctions.cpp:215) in function &apos;AES_Full&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;L_rounds&apos; (source/AESfunctions.cpp:222) in function &apos;AES_Full&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;L_copy_o&apos; (source/AESfunctions.cpp:233) in function &apos;AES_Full&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;InvMixColumns&apos; (source/AESfunctions.cpp:101)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;InvShiftRows&apos; (source/AESfunctions.cpp:47)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;MixColumns&apos; (source/AESfunctions.cpp:74)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;ShiftRows&apos; (source/AESfunctions.cpp:20)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_1&apos; (source/AESfunctions.cpp:139) in function &apos;InvMixColumns&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_69_1&apos; (source/AESfunctions.cpp:69) in function &apos;InvShiftRows&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_96_1&apos; (source/AESfunctions.cpp:96) in function &apos;MixColumns&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_42_1&apos; (source/AESfunctions.cpp:42) in function &apos;ShiftRows&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;tmp_state&apos; (source/AESfunctions.cpp:22) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;tmp_state&apos; (source/AESfunctions.cpp:76) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;tmp_state&apos; (source/AESfunctions.cpp:49) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;tmp_state&apos; (source/AESfunctions.cpp:103) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;MixColumns&apos; (source/AESfunctions.cpp:74)...48 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;InvMixColumns&apos; (source/AESfunctions.cpp:101)...48 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:8:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:43:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:97:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:16:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:70:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:140:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:148:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state&apos; (source/AESfunctions.cpp:172:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;state.1&apos; (source/AESfunctions.cpp:217:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;AES_Full&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full_Pipeline_L_copy&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L_copy&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;L_copy&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AddRoundKey&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;AddRoundKey&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln148&apos;, source/AESfunctions.cpp:148) of variable &apos;xor_ln148&apos;, source/AESfunctions.cpp:148 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:148) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to schedule &apos;load&apos; operation (&apos;expandedKey_load_1&apos;, source/AESfunctions.cpp:148) on array &apos;expandedKey&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;expandedKey&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to schedule &apos;load&apos; operation (&apos;expandedKey_load_2&apos;, source/AESfunctions.cpp:148) on array &apos;expandedKey&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;expandedKey&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to schedule &apos;load&apos; operation (&apos;expandedKey_load_3&apos;, source/AESfunctions.cpp:148) on array &apos;expandedKey&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;expandedKey&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to schedule &apos;load&apos; operation (&apos;expandedKey_load_10&apos;, source/AESfunctions.cpp:148) on array &apos;expandedKey&apos; due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array &apos;expandedKey&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to schedule &apos;load&apos; operation (&apos;expandedKey_load_14&apos;, source/AESfunctions.cpp:148) on array &apos;expandedKey&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array &apos;expandedKey&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;AddRoundKey&apos; (function &apos;AddRoundKey&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_97_write_ln148&apos;, source/AESfunctions.cpp:148) of variable &apos;xor_ln148_15&apos;, source/AESfunctions.cpp:148 on array &apos;state&apos; due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 17, Depth = 17, function &apos;AddRoundKey&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.629 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;SubBytes&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;SubBytes&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln8&apos;, source/AESfunctions.cpp:8) of variable &apos;s_box_load&apos;, source/AESfunctions.cpp:8 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:8) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln8&apos;, source/AESfunctions.cpp:8) of variable &apos;s_box_load&apos;, source/AESfunctions.cpp:8 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:8) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_5&apos;, source/AESfunctions.cpp:8) on array &apos;state&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_7&apos;, source/AESfunctions.cpp:8) on array &apos;state&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_5_write_ln8&apos;, source/AESfunctions.cpp:8) of variable &apos;s_box_load_5&apos;, source/AESfunctions.cpp:8 on array &apos;state&apos; due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_13_write_ln8&apos;, source/AESfunctions.cpp:8) of variable &apos;s_box_load_13&apos;, source/AESfunctions.cpp:8 on array &apos;state&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;SubBytes&apos; (function &apos;SubBytes&apos;): Unable to schedule &apos;load&apos; operation (&apos;s_box_load&apos;, source/AESfunctions.cpp:8) on array &apos;s_box&apos; due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array &apos;s_box&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 18, Depth = 18, function &apos;SubBytes&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ShiftRows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ShiftRows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ShiftRows&apos; (function &apos;ShiftRows&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_22_write_ln43&apos;, source/AESfunctions.cpp:43) of variable &apos;state_load_16&apos;, source/AESfunctions.cpp:25 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load_22&apos;, source/AESfunctions.cpp:35) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;ShiftRows&apos; (function &apos;ShiftRows&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_19&apos;, source/AESfunctions.cpp:30) on array &apos;state&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;ShiftRows&apos; (function &apos;ShiftRows&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_20&apos;, source/AESfunctions.cpp:31) on array &apos;state&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;ShiftRows&apos; (function &apos;ShiftRows&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_23&apos;, source/AESfunctions.cpp:36) on array &apos;state&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;ShiftRows&apos; (function &apos;ShiftRows&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_18_write_ln43&apos;, source/AESfunctions.cpp:43) of variable &apos;state_load_21&apos;, source/AESfunctions.cpp:34 on array &apos;state&apos; due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;ShiftRows&apos; (function &apos;ShiftRows&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_21_write_ln43&apos;, source/AESfunctions.cpp:43) of variable &apos;state_load_24&apos;, source/AESfunctions.cpp:39 on array &apos;state&apos; due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 9, Depth = 9, function &apos;ShiftRows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;MixColumns&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;MixColumns&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln97&apos;, source/AESfunctions.cpp:97) of variable &apos;xor_ln77_2&apos;, source/AESfunctions.cpp:77 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:77) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln97&apos;, source/AESfunctions.cpp:97) of variable &apos;xor_ln77_2&apos;, source/AESfunctions.cpp:77 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:77) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_28&apos;, source/AESfunctions.cpp:77) on array &apos;state&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_33&apos;, source/AESfunctions.cpp:82) on array &apos;state&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_31_write_ln97&apos;, source/AESfunctions.cpp:97) of variable &apos;xor_ln83_2&apos;, source/AESfunctions.cpp:83 on array &apos;state&apos; due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_39_write_ln97&apos;, source/AESfunctions.cpp:97) of variable &apos;xor_ln93_2&apos;, source/AESfunctions.cpp:93 on array &apos;state&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;MixColumns&apos; (function &apos;MixColumns&apos;): Unable to schedule &apos;load&apos; operation (&apos;mul03_load_7&apos;, source/AESfunctions.cpp:85) on array &apos;mul03&apos; due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array &apos;mul03&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 18, Depth = 18, function &apos;MixColumns&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full_Pipeline_L_rounds&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L_rounds&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln181&apos;, source/AESfunctions.cpp:181-&gt;source/AESfunctions.cpp:254) to &apos;ShiftRows&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln181&apos;, source/AESfunctions.cpp:181-&gt;source/AESfunctions.cpp:254) to &apos;ShiftRows&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln181&apos;, source/AESfunctions.cpp:181-&gt;source/AESfunctions.cpp:254) to &apos;ShiftRows&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln181&apos;, source/AESfunctions.cpp:181-&gt;source/AESfunctions.cpp:254) to &apos;ShiftRows&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln185&apos;, source/AESfunctions.cpp:185-&gt;source/AESfunctions.cpp:254) to &apos;AddRoundKey&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln185&apos;, source/AESfunctions.cpp:185-&gt;source/AESfunctions.cpp:254) to &apos;AddRoundKey&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln185&apos;, source/AESfunctions.cpp:185-&gt;source/AESfunctions.cpp:254) to &apos;AddRoundKey&apos; and &apos;call&apos; operation (&apos;_ln180&apos;, source/AESfunctions.cpp:180-&gt;source/AESfunctions.cpp:254) to &apos;SubBytes&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop &apos;L_rounds&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full_Pipeline_L_copy_o&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L_copy_o&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;L_copy_o&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full_Pipeline_L_copy1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L_copy&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;L_copy&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;InvShiftRows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;InvShiftRows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;InvShiftRows&apos; (function &apos;InvShiftRows&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_63_write_ln70&apos;, source/AESfunctions.cpp:70) of variable &apos;state_load_57&apos;, source/AESfunctions.cpp:52 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load_63&apos;, source/AESfunctions.cpp:62) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvShiftRows&apos; (function &apos;InvShiftRows&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_60&apos;, source/AESfunctions.cpp:57) on array &apos;state&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvShiftRows&apos; (function &apos;InvShiftRows&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_61&apos;, source/AESfunctions.cpp:58) on array &apos;state&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvShiftRows&apos; (function &apos;InvShiftRows&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_64&apos;, source/AESfunctions.cpp:63) on array &apos;state&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvShiftRows&apos; (function &apos;InvShiftRows&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_60_write_ln70&apos;, source/AESfunctions.cpp:70) of variable &apos;state_load_66&apos;, source/AESfunctions.cpp:67 on array &apos;state&apos; due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvShiftRows&apos; (function &apos;InvShiftRows&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_write_ln70&apos;, source/AESfunctions.cpp:70) of variable &apos;state_load_65&apos;, source/AESfunctions.cpp:66 on array &apos;state&apos; due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 9, Depth = 9, function &apos;InvShiftRows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;InvSubBytes&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;InvSubBytes&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln16&apos;, source/AESfunctions.cpp:16) of variable &apos;inverted_s_box_load&apos;, source/AESfunctions.cpp:16 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:16) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln16&apos;, source/AESfunctions.cpp:16) of variable &apos;inverted_s_box_load&apos;, source/AESfunctions.cpp:16 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:16) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_46&apos;, source/AESfunctions.cpp:16) on array &apos;state&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_48&apos;, source/AESfunctions.cpp:16) on array &apos;state&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_46_write_ln16&apos;, source/AESfunctions.cpp:16) of variable &apos;inverted_s_box_load_5&apos;, source/AESfunctions.cpp:16 on array &apos;state&apos; due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_54_write_ln16&apos;, source/AESfunctions.cpp:16) of variable &apos;inverted_s_box_load_13&apos;, source/AESfunctions.cpp:16 on array &apos;state&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvSubBytes&apos; (function &apos;InvSubBytes&apos;): Unable to schedule &apos;load&apos; operation (&apos;inverted_s_box_load&apos;, source/AESfunctions.cpp:16) on array &apos;inverted_s_box&apos; due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array &apos;inverted_s_box&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 18, Depth = 18, function &apos;InvSubBytes&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;InvMixColumns&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;InvMixColumns&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln140&apos;, source/AESfunctions.cpp:140) of variable &apos;xor_ln105&apos;, source/AESfunctions.cpp:105 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:104) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;state_addr_write_ln140&apos;, source/AESfunctions.cpp:140) of variable &apos;xor_ln105&apos;, source/AESfunctions.cpp:105 on array &apos;state&apos; and &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:104) on array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load&apos;, source/AESfunctions.cpp:104) on array &apos;state&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to schedule &apos;load&apos; operation (&apos;state_load_74&apos;, source/AESfunctions.cpp:114) on array &apos;state&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_72_write_ln140&apos;, source/AESfunctions.cpp:140) of variable &apos;xor_ln116&apos;, source/AESfunctions.cpp:116 on array &apos;state&apos; due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to schedule &apos;store&apos; operation (&apos;state_addr_80_write_ln140&apos;, source/AESfunctions.cpp:140) of variable &apos;xor_ln134&apos;, source/AESfunctions.cpp:134 on array &apos;state&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array &apos;state&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;InvMixColumns&apos; (function &apos;InvMixColumns&apos;): Unable to schedule &apos;load&apos; operation (&apos;mul09_load_11&apos;, source/AESfunctions.cpp:128) on array &apos;mul09&apos; due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array &apos;mul09&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 18, Depth = 18, function &apos;InvMixColumns&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.514 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full_Pipeline_L_rounds2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L_rounds&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln225&apos;, source/AESfunctions.cpp:225-&gt;source/AESfunctions.cpp:257) to &apos;InvSubBytes&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln225&apos;, source/AESfunctions.cpp:225-&gt;source/AESfunctions.cpp:257) to &apos;InvSubBytes&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln225&apos;, source/AESfunctions.cpp:225-&gt;source/AESfunctions.cpp:257) to &apos;InvSubBytes&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln225&apos;, source/AESfunctions.cpp:225-&gt;source/AESfunctions.cpp:257) to &apos;InvSubBytes&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln228&apos;, source/AESfunctions.cpp:228-&gt;source/AESfunctions.cpp:257) to &apos;InvMixColumns&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln228&apos;, source/AESfunctions.cpp:228-&gt;source/AESfunctions.cpp:257) to &apos;InvMixColumns&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;AES_Full_Pipeline_L_rounds2&apos; (loop &apos;L_rounds&apos;): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln228&apos;, source/AESfunctions.cpp:228-&gt;source/AESfunctions.cpp:257) to &apos;InvMixColumns&apos; and &apos;call&apos; operation (&apos;_ln224&apos;, source/AESfunctions.cpp:224-&gt;source/AESfunctions.cpp:257) to &apos;InvShiftRows&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop &apos;L_rounds&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full_Pipeline_L_copy_o3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L_copy_o&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;L_copy_o&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;AES_Full&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full_Pipeline_L_copy&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;AES_Full_Pipeline_L_copy&apos; pipeline &apos;L_copy&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full_Pipeline_L_copy&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AddRoundKey&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AddRoundKey&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;SubBytes&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;SubBytes&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ShiftRows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ShiftRows&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;MixColumns&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;MixColumns&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full_Pipeline_L_rounds&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;AES_Full_Pipeline_L_rounds&apos; pipeline &apos;L_rounds&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full_Pipeline_L_rounds&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full_Pipeline_L_copy_o&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;AES_Full_Pipeline_L_copy_o&apos; pipeline &apos;L_copy_o&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full_Pipeline_L_copy_o&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full_Pipeline_L_copy1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;AES_Full_Pipeline_L_copy1&apos; pipeline &apos;L_copy&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full_Pipeline_L_copy1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;InvShiftRows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;InvShiftRows&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;InvSubBytes&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;InvSubBytes&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;InvMixColumns&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;InvMixColumns&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full_Pipeline_L_rounds2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;AES_Full_Pipeline_L_rounds2&apos; pipeline &apos;L_rounds&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full_Pipeline_L_rounds2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full_Pipeline_L_copy_o3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;AES_Full_Pipeline_L_copy_o3&apos; pipeline &apos;L_copy_o&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full_Pipeline_L_copy_o3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;AES_Full&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;AES_Full/mode_cipher&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;AES_Full/mode_inverse_cipher&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;AES_Full/data_in&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;AES_Full/expandedKey&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;AES_Full/Nr&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;AES_Full/data_out&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;AES_Full&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;mode_cipher&apos;, &apos;mode_inverse_cipher&apos;, &apos;data_in&apos;, &apos;Nr&apos;, &apos;data_out&apos;, &apos;expandedKey&apos;, &apos;return&apos; and &apos;ap_local_deadlock&apos; to AXI-Lite port CRTLS." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;AES_Full&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_SubBytes_s_box_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_MixColumns_mul02_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_MixColumns_mul03_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_InvMixColumns_mul14_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_InvMixColumns_mul11_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_InvMixColumns_mul13_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;AES_Full_InvMixColumns_mul09_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;AES_Full_state_1_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.528 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for AES_Full." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for AES_Full." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 2 seconds. Elapsed time: 34.313 seconds; current allocated memory: 0.000 MB." resolution=""/>
</Messages>
