#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d7c272ef30 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x55d7c2752460_0 .net "CEO", 0 0, L_0x55d7c2762c40;  1 drivers
v0x55d7c2752520_0 .var "R", 0 0;
v0x55d7c27525f0_0 .net "TC", 0 0, L_0x55d7c2762ab0;  1 drivers
v0x55d7c27526f0_0 .var "ce", 0 0;
v0x55d7c27527c0_0 .var "clk", 0 0;
v0x55d7c2752860_0 .net "out", 3 0, v0x55d7c2751bf0_0;  1 drivers
S_0x55d7c26f3b50 .scope module, "counter" "VCB4RE" 2 16, 3 1 0, S_0x55d7c272ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /OUTPUT 4 "Q"
    .port_info 2 /INPUT 1 "sys_clk"
    .port_info 3 /OUTPUT 1 "TC"
    .port_info 4 /INPUT 1 "R"
    .port_info 5 /OUTPUT 1 "CEO"
L_0x55d7c2762c40 .functor AND 1, v0x55d7c27526f0_0, L_0x55d7c2762ab0, C4<1>, C4<1>;
v0x55d7c26f3dc0_0 .net "CEO", 0 0, L_0x55d7c2762c40;  alias, 1 drivers
v0x55d7c2751bf0_0 .var "Q", 3 0;
v0x55d7c2751cd0_0 .net "R", 0 0, v0x55d7c2752520_0;  1 drivers
v0x55d7c2751da0_0 .net "TC", 0 0, L_0x55d7c2762ab0;  alias, 1 drivers
v0x55d7c2751e60_0 .net *"_s0", 31 0, L_0x55d7c2752930;  1 drivers
L_0x7f27ff091018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d7c2751f90_0 .net *"_s3", 27 0, L_0x7f27ff091018;  1 drivers
L_0x7f27ff091060 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55d7c2752070_0 .net/2u *"_s4", 31 0, L_0x7f27ff091060;  1 drivers
v0x55d7c2752150_0 .net "ce", 0 0, v0x55d7c27526f0_0;  1 drivers
v0x55d7c2752210_0 .net "sys_clk", 0 0, v0x55d7c27527c0_0;  1 drivers
E_0x55d7c2729e00 .event posedge, v0x55d7c2752210_0;
L_0x55d7c2752930 .concat [ 4 28 0 0], v0x55d7c2751bf0_0, L_0x7f27ff091018;
L_0x55d7c2762ab0 .cmp/eq 32, L_0x55d7c2752930, L_0x7f27ff091060;
    .scope S_0x55d7c26f3b50;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d7c2751bf0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x55d7c26f3b50;
T_1 ;
    %wait E_0x55d7c2729e00;
    %load/vec4 v0x55d7c2751cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55d7c2752150_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x55d7c2751bf0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x55d7c2751bf0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x55d7c2751bf0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d7c272ef30;
T_2 ;
    %vpi_call 2 5 "$dumpfile", "VCB4Re.vcd" {0 0 0};
    %vpi_call 2 6 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d7c272ef30 {0 0 0};
    %delay 31, 0;
    %vpi_call 2 7 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d7c272ef30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7c27527c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55d7c272ef30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7c2752520_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55d7c272ef30;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7c27526f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55d7c272ef30;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x55d7c27527c0_0;
    %nor/r;
    %store/vec4 v0x55d7c27527c0_0, 0, 1;
    %vpi_call 2 21 "$monitor", "Time step %t, clk = %0d, out = 0x%h, TC = 0x%h, CEO = 0x%h", $stime, v0x55d7c27527c0_0, v0x55d7c2752860_0, v0x55d7c27525f0_0, v0x55d7c2752460_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "VCB4Re_tb.v";
    "VCB4Re.v";
