Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 31 14:53:10 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_loop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reset_power_on_m0/rst_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.102     -746.825                   1597                14865        0.086        0.000                      0                14865        1.025        0.000                       0                  3429  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
VIRTUAL_clk_out1_sys_pll  {0.000 5.000}        10.000          100.000         
sys_clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_pll        {0.000 5.000}        10.000          100.000         
  clkfbout_sys_pll        {0.000 2.500}        5.000           200.000         
vin1_clk                  {0.000 1.667}        6.667           149.992         
vin2_clk                  {0.000 1.667}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                             1.100        0.000                       0                     1  
  clk_out1_sys_pll        2.404        0.000                      0                 1329        0.104        0.000                      0                 1329        4.600        0.000                       0                   684  
  clkfbout_sys_pll                                                                                                                                                    3.592        0.000                       0                     3  
vin1_clk                 -1.102     -746.825                   1597                13250        0.086        0.000                      0                13250        1.025        0.000                       0                  2741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_sys_pll   clk_out1_sys_pll         2.829        0.000                      0                  238        0.682        0.000                      0                  238  
**async_default**  vin1_clk           vin1_clk                 4.750        0.000                      0                   48        0.398        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.345ns (4.798%)  route 6.846ns (95.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.447     4.827    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[0]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X76Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.345ns (4.798%)  route 6.846ns (95.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.447     4.827    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[1]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X76Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.345ns (4.798%)  route 6.846ns (95.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.447     4.827    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[4]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X76Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.345ns (4.798%)  route 6.846ns (95.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.447     4.827    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[5]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X76Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.345ns (4.798%)  route 6.846ns (95.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.447     4.827    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[6]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X76Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.345ns (4.798%)  route 6.846ns (95.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.447     4.827    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X76Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[7]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X76Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 0.345ns (4.814%)  route 6.821ns (95.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.423     4.802    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X75Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X75Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[2]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X75Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 0.345ns (4.814%)  route 6.821ns (95.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.038     3.933    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X75Y166        LUT5 (Prop_lut5_I2_O)        0.043     3.976 r  uart_rs_inst/uart_rx_inst/instruct_cnt[7]_i_1/O
                         net (fo=1, routed)           0.360     4.336    uart_rs_inst/instruct_cnt
    SLICE_X75Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.379 r  uart_rs_inst/xlnx_opt_LUT_instruct_cnt_reg[0]_CE_cooolgate_en_gate_849/O
                         net (fo=8, routed)           0.423     4.802    uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_841
    SLICE_X75Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.076     8.113    uart_rs_inst/clk_out1
    SLICE_X75Y171        FDRE                                         r  uart_rs_inst/instruct_cnt_reg[3]/C
                         clock pessimism             -0.615     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X75Y171        FDRE (Setup_fdre_C_CE)      -0.201     7.230    uart_rs_inst/instruct_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.345ns (5.208%)  route 6.280ns (94.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 8.112 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         4.624     2.519    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X72Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.562 r  uart_rs_inst/uart_rx_inst/signal_reg[7]_i_2/O
                         net (fo=41, routed)          0.713     3.275    uart_rs_inst/uart_rx_inst/value_reg_reg[0]
    SLICE_X75Y171        LUT6 (Prop_lut6_I5_O)        0.043     3.318 r  uart_rs_inst/uart_rx_inst/signal_reg[7]_i_1/O
                         net (fo=40, routed)          0.943     4.261    uart_rs_inst/uart_rx_inst_n_33
    SLICE_X72Y176        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.075     8.112    uart_rs_inst/clk_out1
    SLICE_X72Y176        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/C
                         clock pessimism             -0.615     7.497    
                         clock uncertainty           -0.066     7.430    
    SLICE_X72Y176        FDRE (Setup_fdre_C_R)       -0.304     7.126    uart_rs_inst/signal_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.345ns (5.208%)  route 6.280ns (94.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 8.112 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         4.624     2.519    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X72Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.562 r  uart_rs_inst/uart_rx_inst/signal_reg[7]_i_2/O
                         net (fo=41, routed)          0.713     3.275    uart_rs_inst/uart_rx_inst/value_reg_reg[0]
    SLICE_X75Y171        LUT6 (Prop_lut6_I5_O)        0.043     3.318 r  uart_rs_inst/uart_rx_inst/signal_reg[7]_i_1/O
                         net (fo=40, routed)          0.943     4.261    uart_rs_inst/uart_rx_inst_n_33
    SLICE_X72Y176        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.075     8.112    uart_rs_inst/clk_out1
    SLICE_X72Y176        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/C
                         clock pessimism             -0.615     7.497    
                         clock uncertainty           -0.066     7.430    
    SLICE_X72Y176        FDRE (Setup_fdre_C_R)       -0.304     7.126    uart_rs_inst/signal_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  2.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.674    -0.543    EEPROM_8b_m1/I2C_SlaveController/clk_out1
    SLICE_X7Y145         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.100    -0.443 f  EEPROM_8b_m1/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.081    -0.363    EEPROM_8b_m1/I2C_SlaveController/sI2C_End
    SLICE_X6Y145         LUT5 (Prop_lut5_I4_O)        0.030    -0.333 r  EEPROM_8b_m1/I2C_SlaveController/sState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    EEPROM_8b_m1/I2C_SlaveController_n_1
    SLICE_X6Y145         FDRE                                         r  EEPROM_8b_m1/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.895    -0.576    EEPROM_8b_m1/clk_out1
    SLICE_X6Y145         FDRE                                         r  EEPROM_8b_m1/sState_reg[1]/C
                         clock pessimism              0.044    -0.532    
    SLICE_X6Y145         FDRE (Hold_fdre_C_D)         0.096    -0.436    EEPROM_8b_m1/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.674    -0.543    EEPROM_8b_m1/I2C_SlaveController/clk_out1
    SLICE_X7Y145         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.100    -0.443 f  EEPROM_8b_m1/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.081    -0.363    EEPROM_8b_m1/I2C_SlaveController/sI2C_End
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.028    -0.335 r  EEPROM_8b_m1/I2C_SlaveController/sState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    EEPROM_8b_m1/I2C_SlaveController_n_2
    SLICE_X6Y145         FDRE                                         r  EEPROM_8b_m1/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.895    -0.576    EEPROM_8b_m1/clk_out1
    SLICE_X6Y145         FDRE                                         r  EEPROM_8b_m1/sState_reg[0]/C
                         clock pessimism              0.044    -0.532    
    SLICE_X6Y145         FDRE (Hold_fdre_C_D)         0.087    -0.445    EEPROM_8b_m1/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.682    -0.535    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X15Y74         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/Q
                         net (fo=1, routed)           0.083    -0.353    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[6]
    SLICE_X14Y74         LUT4 (Prop_lut4_I0_O)        0.028    -0.325 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.920    -0.551    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X14Y74         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.027    -0.524    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.087    -0.437    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.622    -0.595    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/clk_out1
    SLICE_X0Y160         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.100    -0.495 r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.435    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X0Y160         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.822    -0.649    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/clk_out1
    SLICE_X0Y160         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.054    -0.595    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.047    -0.548    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.720    -0.497    i2c_config_m1/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X5Y68          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.100    -0.397 r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.341    i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg_n_0_[5]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.028    -0.313 r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    i2c_config_m1/i2c_master_top_m0/byte_controller/sr[6]_i_1__0_n_0
    SLICE_X4Y68          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.958    -0.513    i2c_config_m1/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X4Y68          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                         clock pessimism              0.027    -0.486    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.060    -0.426    i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.685    -0.532    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X9Y77          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.432 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/Q
                         net (fo=6, routed)           0.116    -0.317    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.028    -0.289 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2/O
                         net (fo=1, routed)           0.000    -0.289    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2_n_0
    SLICE_X10Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.923    -0.548    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X10Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism              0.046    -0.502    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.087    -0.415    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.541%)  route 0.053ns (26.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.720    -0.497    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X2Y80          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDSE (Prop_fdse_C_Q)         0.118    -0.379 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.327    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[2]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.028    -0.299 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1/O
                         net (fo=1, routed)           0.000    -0.299    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.958    -0.513    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X3Y80          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                         clock pessimism              0.027    -0.486    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.060    -0.426    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.684    -0.533    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X17Y77         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDPE (Prop_fdpe_C_Q)         0.100    -0.433 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=13, routed)          0.098    -0.336    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X16Y77         LUT6 (Prop_lut6_I3_O)        0.028    -0.308 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[9]_i_1_n_0
    SLICE_X16Y77         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.922    -0.549    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X16Y77         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.027    -0.522    
    SLICE_X16Y77         FDCE (Hold_fdce_C_D)         0.087    -0.435    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.176%)  route 0.055ns (37.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.528    -0.689    uart_rs_inst/clk_out1
    SLICE_X72Y173        FDRE                                         r  uart_rs_inst/instruct_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y173        FDRE (Prop_fdre_C_Q)         0.091    -0.598 r  uart_rs_inst/instruct_reg[2][6]/Q
                         net (fo=1, routed)           0.055    -0.543    uart_rs_inst/data0[22]
    SLICE_X73Y173        FDRE                                         r  uart_rs_inst/value_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.746    uart_rs_inst/clk_out1
    SLICE_X73Y173        FDRE                                         r  uart_rs_inst/value_reg_reg[22]/C
                         clock pessimism              0.068    -0.678    
    SLICE_X73Y173        FDRE (Hold_fdre_C_D)         0.007    -0.671    uart_rs_inst/value_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.623    -0.594    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X2Y158         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.118    -0.476 r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.421    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X2Y158         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.823    -0.648    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X2Y158         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.054    -0.594    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.042    -0.552    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    sys_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y158     EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y160     EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X7Y153     EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y152     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y152     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y152     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y152     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y160     EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X18Y75     i2c_config_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y148     EEPROM_8b_m1/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y148     EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X6Y143     EEPROM_8b_m1/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X7Y145     EEPROM_8b_m1/I2C_SlaveController/dScl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y143     EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y144     EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y145     EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y145     EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y156     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y156     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X5Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X5Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X5Y156     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y157     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    sys_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :         1597  Failing Endpoints,  Worst Slack       -1.102ns,  Total Violation     -746.825ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 2.141ns (30.620%)  route 4.851ns (69.380%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 10.718 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.394    11.709    overlay_m1/CO[0]
    SLICE_X67Y231        LUT6 (Prop_lut6_I5_O)        0.043    11.752 f  overlay_m1/xlnx_opt_LUT_v_data[23]_i_1/O
                         net (fo=1, routed)           0.277    12.029    overlay_m1/xlnx_opt_v_data[23]_i_1_n_0
    SLICE_X69Y231        LUT6 (Prop_lut6_I5_O)        0.043    12.072 r  overlay_m1/xlnx_opt_LUT_v_data[23]_i_1_1/O
                         net (fo=1, routed)           0.000    12.072    overlay_m1/v_data[23]_i_1_n_0
    SLICE_X69Y231        FDRE                                         r  overlay_m1/v_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.064    10.718    overlay_m1/vout1_clk_OBUF
    SLICE_X69Y231        FDRE                                         r  overlay_m1/v_data_reg[23]/C
                         clock pessimism              0.253    10.971    
                         clock uncertainty           -0.035    10.936    
    SLICE_X69Y231        FDRE (Setup_fdre_C_D)        0.034    10.970    overlay_m1/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 2.141ns (30.633%)  route 4.848ns (69.367%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 10.718 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.489    11.804    overlay_m1/CO[0]
    SLICE_X66Y231        LUT6 (Prop_lut6_I5_O)        0.043    11.847 r  overlay_m1/xlnx_opt_LUT_v_data[7]_i_1/O
                         net (fo=1, routed)           0.179    12.026    overlay_m1/xlnx_opt_v_data[7]_i_1_n_0
    SLICE_X69Y231        LUT6 (Prop_lut6_I5_O)        0.043    12.069 r  overlay_m1/xlnx_opt_LUT_v_data[7]_i_1_1/O
                         net (fo=1, routed)           0.000    12.069    overlay_m1/v_data[7]_i_1_n_0
    SLICE_X69Y231        FDRE                                         r  overlay_m1/v_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.064    10.718    overlay_m1/vout1_clk_OBUF
    SLICE_X69Y231        FDRE                                         r  overlay_m1/v_data_reg[7]/C
                         clock pessimism              0.253    10.971    
                         clock uncertainty           -0.035    10.936    
    SLICE_X69Y231        FDRE (Setup_fdre_C_D)        0.033    10.969    overlay_m1/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                 -1.100    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 2.141ns (30.763%)  route 4.819ns (69.237%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 10.717 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.538    11.853    overlay_m1/CO[0]
    SLICE_X67Y229        LUT6 (Prop_lut6_I5_O)        0.043    11.896 f  overlay_m1/xlnx_opt_LUT_v_data[14]_i_1/O
                         net (fo=1, routed)           0.101    11.997    overlay_m1/xlnx_opt_v_data[14]_i_1_n_0
    SLICE_X67Y229        LUT6 (Prop_lut6_I5_O)        0.043    12.040 r  overlay_m1/xlnx_opt_LUT_v_data[14]_i_1_1/O
                         net (fo=1, routed)           0.000    12.040    overlay_m1/v_data[14]_i_1_n_0
    SLICE_X67Y229        FDRE                                         r  overlay_m1/v_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.063    10.717    overlay_m1/vout1_clk_OBUF
    SLICE_X67Y229        FDRE                                         r  overlay_m1/v_data_reg[14]/C
                         clock pessimism              0.253    10.970    
                         clock uncertainty           -0.035    10.935    
    SLICE_X67Y229        FDRE (Setup_fdre_C_D)        0.034    10.969    overlay_m1/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                 -1.071    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.141ns (30.816%)  route 4.807ns (69.184%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 10.718 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.522    11.837    overlay_m1/CO[0]
    SLICE_X68Y230        LUT6 (Prop_lut6_I5_O)        0.043    11.880 f  overlay_m1/xlnx_opt_LUT_v_data[13]_i_1/O
                         net (fo=1, routed)           0.105    11.984    overlay_m1/xlnx_opt_v_data[13]_i_1_n_0
    SLICE_X68Y230        LUT6 (Prop_lut6_I5_O)        0.043    12.027 r  overlay_m1/xlnx_opt_LUT_v_data[13]_i_1_1/O
                         net (fo=1, routed)           0.000    12.027    overlay_m1/v_data[13]_i_1_n_0
    SLICE_X68Y230        FDRE                                         r  overlay_m1/v_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.064    10.718    overlay_m1/vout1_clk_OBUF
    SLICE_X68Y230        FDRE                                         r  overlay_m1/v_data_reg[13]/C
                         clock pessimism              0.253    10.971    
                         clock uncertainty           -0.035    10.936    
    SLICE_X68Y230        FDRE (Setup_fdre_C_D)        0.034    10.970    overlay_m1/v_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.141ns (30.847%)  route 4.800ns (69.153%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 10.717 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.515    11.830    overlay_m1/CO[0]
    SLICE_X68Y229        LUT6 (Prop_lut6_I5_O)        0.043    11.873 f  overlay_m1/xlnx_opt_LUT_v_data[17]_i_1/O
                         net (fo=1, routed)           0.105    11.977    overlay_m1/xlnx_opt_v_data[17]_i_1_n_0
    SLICE_X68Y229        LUT6 (Prop_lut6_I5_O)        0.043    12.020 r  overlay_m1/xlnx_opt_LUT_v_data[17]_i_1_1/O
                         net (fo=1, routed)           0.000    12.020    overlay_m1/v_data[17]_i_1_n_0
    SLICE_X68Y229        FDRE                                         r  overlay_m1/v_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.063    10.717    overlay_m1/vout1_clk_OBUF
    SLICE_X68Y229        FDRE                                         r  overlay_m1/v_data_reg[17]/C
                         clock pessimism              0.253    10.970    
                         clock uncertainty           -0.035    10.935    
    SLICE_X68Y229        FDRE (Setup_fdre_C_D)        0.034    10.969    overlay_m1/v_data_reg[17]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.017ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.141ns (30.998%)  route 4.766ns (69.002%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.052ns = ( 10.719 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.487    11.802    overlay_m1/CO[0]
    SLICE_X65Y231        LUT6 (Prop_lut6_I5_O)        0.043    11.845 f  overlay_m1/xlnx_opt_LUT_v_data[21]_i_1/O
                         net (fo=1, routed)           0.099    11.944    overlay_m1/xlnx_opt_v_data[21]_i_1_n_0
    SLICE_X65Y231        LUT6 (Prop_lut6_I5_O)        0.043    11.987 r  overlay_m1/xlnx_opt_LUT_v_data[21]_i_1_1/O
                         net (fo=1, routed)           0.000    11.987    overlay_m1/v_data[21]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  overlay_m1/v_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.065    10.719    overlay_m1/vout1_clk_OBUF
    SLICE_X65Y231        FDRE                                         r  overlay_m1/v_data_reg[21]/C
                         clock pessimism              0.253    10.972    
                         clock uncertainty           -0.035    10.937    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)        0.033    10.970    overlay_m1/v_data_reg[21]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                 -1.017    

Slack (VIOLATED) :        -1.009ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 2.141ns (31.042%)  route 4.756ns (68.958%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns = ( 10.716 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.395    11.709    overlay_m1/lopt_7
    SLICE_X64Y228        LUT5 (Prop_lut5_I0_O)        0.043    11.752 r  overlay_m1/xlnx_opt_LUT_v_data[22]_i_1/O
                         net (fo=1, routed)           0.182    11.934    overlay_m1/xlnx_opt_v_data[22]_i_1_n_0
    SLICE_X63Y228        LUT6 (Prop_lut6_I5_O)        0.043    11.977 r  overlay_m1/xlnx_opt_LUT_v_data[22]_i_1_1/O
                         net (fo=1, routed)           0.000    11.977    overlay_m1/v_data[22]_i_1_n_0
    SLICE_X63Y228        FDRE                                         r  overlay_m1/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.062    10.716    overlay_m1/vout1_clk_OBUF
    SLICE_X63Y228        FDRE                                         r  overlay_m1/v_data_reg[22]/C
                         clock pessimism              0.253    10.969    
                         clock uncertainty           -0.035    10.934    
    SLICE_X63Y228        FDRE (Setup_fdre_C_D)        0.034    10.968    overlay_m1/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                 -1.009    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.141ns (31.071%)  route 4.750ns (68.929%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 10.715 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.391    11.705    overlay_m1/CO[0]
    SLICE_X68Y228        LUT6 (Prop_lut6_I5_O)        0.043    11.748 f  overlay_m1/xlnx_opt_LUT_v_data[10]_i_1/O
                         net (fo=1, routed)           0.179    11.928    overlay_m1/xlnx_opt_v_data[10]_i_1_n_0
    SLICE_X67Y228        LUT6 (Prop_lut6_I5_O)        0.043    11.971 r  overlay_m1/xlnx_opt_LUT_v_data[10]_i_1_1/O
                         net (fo=1, routed)           0.000    11.971    overlay_m1/v_data[10]_i_1_n_0
    SLICE_X67Y228        FDRE                                         r  overlay_m1/v_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.061    10.715    overlay_m1/vout1_clk_OBUF
    SLICE_X67Y228        FDRE                                         r  overlay_m1/v_data_reg[10]/C
                         clock pessimism              0.253    10.968    
                         clock uncertainty           -0.035    10.933    
    SLICE_X67Y228        FDRE (Setup_fdre_C_D)        0.033    10.966    overlay_m1/v_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 2.141ns (31.072%)  route 4.749ns (68.928%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 10.718 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.391    11.706    overlay_m1/CO[0]
    SLICE_X67Y230        LUT6 (Prop_lut6_I5_O)        0.043    11.749 f  overlay_m1/xlnx_opt_LUT_v_data[8]_i_1/O
                         net (fo=1, routed)           0.178    11.927    overlay_m1/xlnx_opt_v_data[8]_i_1_n_0
    SLICE_X69Y230        LUT6 (Prop_lut6_I5_O)        0.043    11.970 r  overlay_m1/xlnx_opt_LUT_v_data[8]_i_1_1/O
                         net (fo=1, routed)           0.000    11.970    overlay_m1/v_data[8]_i_1_n_0
    SLICE_X69Y230        FDRE                                         r  overlay_m1/v_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.064    10.718    overlay_m1/vout1_clk_OBUF
    SLICE_X69Y230        FDRE                                         r  overlay_m1/v_data_reg[8]/C
                         clock pessimism              0.253    10.971    
                         clock uncertainty           -0.035    10.936    
    SLICE_X69Y230        FDRE (Setup_fdre_C_D)        0.033    10.969    overlay_m1/v_data_reg[8]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.141ns (31.115%)  route 4.740ns (68.885%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 10.714 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.760     5.840 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.905    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.224 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.185     9.409    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X65Y226        LUT6 (Prop_lut6_I3_O)        0.043     9.452 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.452    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y226        MUXF7 (Prop_muxf7_I0_O)      0.120     9.572 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          0.282     9.854    plot_m1/doutb[3]
    SLICE_X66Y226        LUT3 (Prop_lut3_I2_O)        0.125     9.979 r  plot_m1/v_data[23]_i_70/O
                         net (fo=2, routed)           0.305    10.284    plot_m1/v_data[23]_i_70_n_0
    SLICE_X66Y227        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.378    10.662 r  plot_m1/v_data_reg[23]_i_37/O[2]
                         net (fo=1, routed)           0.342    11.005    overlay_m1/bbstub_doutb[0][2]
    SLICE_X66Y229        LUT2 (Prop_lut2_I1_O)        0.127    11.132 r  overlay_m1/v_data[23]_i_15/O
                         net (fo=1, routed)           0.000    11.132    overlay_m1/v_data[23]_i_15_n_0
    SLICE_X66Y229        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.315 r  overlay_m1/v_data_reg[23]_i_5/CO[3]
                         net (fo=24, routed)          0.462    11.777    overlay_m1/CO[0]
    SLICE_X67Y227        LUT6 (Prop_lut6_I5_O)        0.043    11.820 r  overlay_m1/xlnx_opt_LUT_v_data[5]_i_1/O
                         net (fo=1, routed)           0.098    11.918    overlay_m1/xlnx_opt_v_data[5]_i_1_n_0
    SLICE_X67Y227        LUT6 (Prop_lut6_I5_O)        0.043    11.961 r  overlay_m1/xlnx_opt_LUT_v_data[5]_i_1_1/O
                         net (fo=1, routed)           0.000    11.961    overlay_m1/v_data[5]_i_1_n_0
    SLICE_X67Y227        FDRE                                         r  overlay_m1/v_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.060    10.714    overlay_m1/vout1_clk_OBUF
    SLICE_X67Y227        FDRE                                         r  overlay_m1/v_data_reg[5]/C
                         clock pessimism              0.253    10.967    
                         clock uncertainty           -0.035    10.932    
    SLICE_X67Y227        FDRE (Setup_fdre_C_D)        0.034    10.966    overlay_m1/v_data_reg[5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 -0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/x_reg[0][11]_C/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/out1_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.177ns (51.234%)  route 0.168ns (48.766%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.541     1.722    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X81Y189        FDCE                                         r  plot_m1/scale_p/x_reg[0][11]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y189        FDCE (Prop_fdce_C_Q)         0.100     1.822 r  plot_m1/scale_p/x_reg[0][11]_C/Q
                         net (fo=3, routed)           0.168     1.991    plot_m1/scale_p/x_reg[0][11]_C_n_0
    SLICE_X76Y189        LUT4 (Prop_lut4_I0_O)        0.028     2.019 r  plot_m1/scale_p/out1_x_reg[11]_i_11/O
                         net (fo=1, routed)           0.000     2.019    plot_m1/scale_p/out1_x_reg[11]_i_11_n_0
    SLICE_X76Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.068 r  plot_m1/scale_p/out1_x_reg_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.068    plot_m1/scale_p/out1_x_reg00_in[11]
    SLICE_X76Y189        FDRE                                         r  plot_m1/scale_p/out1_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.737     2.185    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X76Y189        FDRE                                         r  plot_m1/scale_p/out1_x_reg_reg[11]/C
                         clock pessimism             -0.275     1.910    
    SLICE_X76Y189        FDRE (Hold_fdre_C_D)         0.071     1.981    plot_m1/scale_p/out1_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_dis_region_active_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_dis_region_active_d1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.011%)  route 0.104ns (50.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.531     1.712    overlay_m1/vout1_clk_OBUF
    SLICE_X67Y178        FDRE                                         r  overlay_m1/mouse_dis_region_active_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y178        FDRE (Prop_fdre_C_Q)         0.100     1.812 r  overlay_m1/mouse_dis_region_active_reg[0]/Q
                         net (fo=69, routed)          0.104     1.916    overlay_m1/mouse_dis_region_active[0]
    SLICE_X66Y178        SRL16E                                       r  overlay_m1/mouse_dis_region_active_d1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.729     2.177    overlay_m1/vout1_clk_OBUF
    SLICE_X66Y178        SRL16E                                       r  overlay_m1/mouse_dis_region_active_d1_reg[0]_srl2/CLK
                         clock pessimism             -0.454     1.723    
    SLICE_X66Y178        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.815    overlay_m1/mouse_dis_region_active_d1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/icon_color_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/icon_color_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.537     1.718    overlay_m1/vout1_clk_OBUF
    SLICE_X59Y167        FDRE                                         r  overlay_m1/icon_color_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.100     1.818 r  overlay_m1/icon_color_d0_reg[10]/Q
                         net (fo=1, routed)           0.081     1.899    uart_rs_inst/icon_color_d0_reg[23]_0[10]
    SLICE_X58Y167        LUT3 (Prop_lut3_I2_O)        0.028     1.927 r  uart_rs_inst/icon_color[10]_i_1/O
                         net (fo=1, routed)           0.000     1.927    overlay_m1/value_reg_reg[23][10]
    SLICE_X58Y167        FDCE                                         r  overlay_m1/icon_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.734     2.182    overlay_m1/vout1_clk_OBUF
    SLICE_X58Y167        FDCE                                         r  overlay_m1/icon_color_reg[10]/C
                         clock pessimism             -0.453     1.729    
    SLICE_X58Y167        FDCE (Hold_fdce_C_D)         0.087     1.816    overlay_m1/icon_color_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_x_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.533     1.714    overlay_m1/vout1_clk_OBUF
    SLICE_X57Y178        FDRE                                         r  overlay_m1/mouse_x_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y178        FDRE (Prop_fdre_C_Q)         0.100     1.814 r  overlay_m1/mouse_x_d0_reg[10]/Q
                         net (fo=1, routed)           0.081     1.895    uart_rs_inst/mouse_x_d0_reg[11][10]
    SLICE_X56Y178        LUT6 (Prop_lut6_I5_O)        0.028     1.923 r  uart_rs_inst/mouse_x[10]_i_1/O
                         net (fo=1, routed)           0.000     1.923    overlay_m1/signal_reg_reg[2]_1[10]
    SLICE_X56Y178        FDCE                                         r  overlay_m1/mouse_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.730     2.178    overlay_m1/vout1_clk_OBUF
    SLICE_X56Y178        FDCE                                         r  overlay_m1/mouse_x_reg[10]/C
                         clock pessimism             -0.453     1.725    
    SLICE_X56Y178        FDCE (Hold_fdce_C_D)         0.087     1.812    overlay_m1/mouse_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_y_d0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.531     1.712    overlay_m1/vout1_clk_OBUF
    SLICE_X53Y174        FDRE                                         r  overlay_m1/mouse_y_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y174        FDRE (Prop_fdre_C_Q)         0.100     1.812 r  overlay_m1/mouse_y_d0_reg[0]/Q
                         net (fo=1, routed)           0.081     1.893    uart_rs_inst/mouse_y_d0_reg[11]_0[0]
    SLICE_X52Y174        LUT6 (Prop_lut6_I5_O)        0.028     1.921 r  uart_rs_inst/mouse_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    overlay_m1/signal_reg_reg[2]_0[0]
    SLICE_X52Y174        FDCE                                         r  overlay_m1/mouse_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.727     2.175    overlay_m1/vout1_clk_OBUF
    SLICE_X52Y174        FDCE                                         r  overlay_m1/mouse_y_reg[0]/C
                         clock pessimism             -0.452     1.723    
    SLICE_X52Y174        FDCE (Hold_fdce_C_D)         0.087     1.810    overlay_m1/mouse_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_y_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    overlay_m1/vout1_clk_OBUF
    SLICE_X53Y179        FDRE                                         r  overlay_m1/mouse_y_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y179        FDRE (Prop_fdre_C_Q)         0.100     1.816 r  overlay_m1/mouse_y_d0_reg[10]/Q
                         net (fo=1, routed)           0.081     1.897    uart_rs_inst/mouse_y_d0_reg[11]_0[10]
    SLICE_X52Y179        LUT6 (Prop_lut6_I5_O)        0.028     1.925 r  uart_rs_inst/mouse_y[10]_i_1/O
                         net (fo=1, routed)           0.000     1.925    overlay_m1/signal_reg_reg[2]_0[10]
    SLICE_X52Y179        FDCE                                         r  overlay_m1/mouse_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.732     2.180    overlay_m1/vout1_clk_OBUF
    SLICE_X52Y179        FDCE                                         r  overlay_m1/mouse_y_reg[10]/C
                         clock pessimism             -0.453     1.727    
    SLICE_X52Y179        FDCE (Hold_fdce_C_D)         0.087     1.814    overlay_m1/mouse_y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/icon_color_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/icon_color_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.531     1.712    overlay_m1/vout1_clk_OBUF
    SLICE_X55Y173        FDRE                                         r  overlay_m1/icon_color_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDRE (Prop_fdre_C_Q)         0.100     1.812 r  overlay_m1/icon_color_d0_reg[20]/Q
                         net (fo=1, routed)           0.081     1.893    uart_rs_inst/icon_color_d0_reg[23]_0[20]
    SLICE_X54Y173        LUT3 (Prop_lut3_I2_O)        0.028     1.921 r  uart_rs_inst/icon_color[20]_i_1/O
                         net (fo=1, routed)           0.000     1.921    overlay_m1/value_reg_reg[23][20]
    SLICE_X54Y173        FDPE                                         r  overlay_m1/icon_color_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.727     2.175    overlay_m1/vout1_clk_OBUF
    SLICE_X54Y173        FDPE                                         r  overlay_m1/icon_color_reg[20]/C
                         clock pessimism             -0.452     1.723    
    SLICE_X54Y173        FDPE (Hold_fdpe_C_D)         0.087     1.810    overlay_m1/icon_color_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_y_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_origin_y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.540     1.721    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X63Y188        FDRE                                         r  plot_m1/scale_p/scale_origin_y_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.100     1.821 r  plot_m1/scale_p/scale_origin_y_d0_reg[11]/Q
                         net (fo=1, routed)           0.081     1.902    uart_rs_inst/scale_origin_y_d0_reg[11][11]
    SLICE_X62Y188        LUT6 (Prop_lut6_I5_O)        0.028     1.930 r  uart_rs_inst/scale_origin_y[11]_i_1/O
                         net (fo=1, routed)           0.000     1.930    plot_m1/scale_p/value_reg_reg[11][11]
    SLICE_X62Y188        FDCE                                         r  plot_m1/scale_p/scale_origin_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.739     2.187    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X62Y188        FDCE                                         r  plot_m1/scale_p/scale_origin_y_reg[11]/C
                         clock pessimism             -0.455     1.732    
    SLICE_X62Y188        FDCE (Hold_fdce_C_D)         0.087     1.819    plot_m1/scale_p/scale_origin_y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_x_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_origin_x_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.539     1.720    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X67Y189        FDRE                                         r  plot_m1/scale_p/scale_origin_x_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y189        FDRE (Prop_fdre_C_Q)         0.100     1.820 r  plot_m1/scale_p/scale_origin_x_d0_reg[11]/Q
                         net (fo=1, routed)           0.081     1.901    uart_rs_inst/scale_origin_x_d0_reg[11][11]
    SLICE_X66Y189        LUT6 (Prop_lut6_I5_O)        0.028     1.929 r  uart_rs_inst/scale_origin_x[11]_i_1/O
                         net (fo=1, routed)           0.000     1.929    plot_m1/scale_p/value_reg_reg[23][11]
    SLICE_X66Y189        FDCE                                         r  plot_m1/scale_p/scale_origin_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.739     2.187    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X66Y189        FDCE                                         r  plot_m1/scale_p/scale_origin_x_reg[11]/C
                         clock pessimism             -0.456     1.731    
    SLICE_X66Y189        FDCE (Hold_fdce_C_D)         0.087     1.818    plot_m1/scale_p/scale_origin_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 overlay_m1/icon_color_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/icon_color_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.536     1.717    overlay_m1/vout1_clk_OBUF
    SLICE_X63Y167        FDRE                                         r  overlay_m1/icon_color_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y167        FDRE (Prop_fdre_C_Q)         0.100     1.817 r  overlay_m1/icon_color_d0_reg[8]/Q
                         net (fo=1, routed)           0.083     1.900    uart_rs_inst/icon_color_d0_reg[23]_0[8]
    SLICE_X62Y167        LUT3 (Prop_lut3_I2_O)        0.028     1.928 r  uart_rs_inst/icon_color[8]_i_1/O
                         net (fo=1, routed)           0.000     1.928    overlay_m1/value_reg_reg[23][8]
    SLICE_X62Y167        FDCE                                         r  overlay_m1/icon_color_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.733     2.181    overlay_m1/vout1_clk_OBUF
    SLICE_X62Y167        FDCE                                         r  overlay_m1/icon_color_reg[8]/C
                         clock pessimism             -0.453     1.728    
    SLICE_X62Y167        FDCE (Hold_fdce_C_D)         0.087     1.815    overlay_m1/icon_color_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vin1_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         6.667
Sources:            { vin1_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y9    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y9    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y33   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y33   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y23   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y66   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y66   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X1Y29   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X1Y29   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y34   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X46Y185  plot_m1/i_data_d1_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X42Y187  plot_m1/i_data_d1_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X56Y171  overlay_m1/d1_region_active_d1_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X2Y67    plot_m1/hs_d1_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X46Y185  plot_m1/i_data_d1_reg[0]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_d0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.259ns (3.830%)  route 6.504ns (96.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.879ns = ( 8.121 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.504     4.398    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X77Y162        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.084     8.121    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X77Y162        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_d0_reg/C
                         clock pessimism             -0.615     7.506    
                         clock uncertainty           -0.066     7.439    
    SLICE_X77Y162        FDCE (Recov_fdce_C_CLR)     -0.212     7.227    uart_rs_inst/uart_rx_inst/rx_d0_reg
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.259ns (3.873%)  route 6.429ns (96.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 8.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.429     4.324    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X82Y162        FDCE                                         f  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.094     8.131    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X82Y162        FDCE                                         r  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.688     7.443    
                         clock uncertainty           -0.066     7.376    
    SLICE_X82Y162        FDCE (Recov_fdce_C_CLR)     -0.154     7.222    uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.259ns (3.916%)  route 6.354ns (96.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 8.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.354     4.249    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X80Y162        FDCE                                         f  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.094     8.131    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X80Y162        FDCE                                         r  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.688     7.443    
                         clock uncertainty           -0.066     7.376    
    SLICE_X80Y162        FDCE (Recov_fdce_C_CLR)     -0.212     7.164    uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 0.259ns (3.917%)  route 6.352ns (96.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 8.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.352     4.247    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X81Y162        FDCE                                         f  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.094     8.131    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X81Y162        FDCE                                         r  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.688     7.443    
                         clock uncertainty           -0.066     7.376    
    SLICE_X81Y162        FDCE (Recov_fdce_C_CLR)     -0.212     7.164    uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_bits_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 0.259ns (3.917%)  route 6.353ns (96.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 8.120 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.353     4.248    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X76Y164        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_bits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.083     8.120    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X76Y164        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_bits_reg[0]/C
                         clock pessimism             -0.615     7.505    
                         clock uncertainty           -0.066     7.438    
    SLICE_X76Y164        FDCE (Recov_fdce_C_CLR)     -0.212     7.226    uart_rs_inst/uart_rx_inst/rx_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_bits_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.259ns (3.918%)  route 6.351ns (96.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 8.120 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.351     4.246    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X77Y164        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_bits_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.083     8.120    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X77Y164        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_bits_reg[4]/C
                         clock pessimism             -0.615     7.505    
                         clock uncertainty           -0.066     7.438    
    SLICE_X77Y164        FDCE (Recov_fdce_C_CLR)     -0.212     7.226    uart_rs_inst/uart_rx_inst/rx_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 0.259ns (3.976%)  route 6.256ns (96.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 8.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.256     4.151    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X80Y164        FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.093     8.130    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X80Y164        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism             -0.688     7.442    
                         clock uncertainty           -0.066     7.375    
    SLICE_X80Y164        FDCE (Recov_fdce_C_CLR)     -0.212     7.163    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -4.151    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.259ns (3.977%)  route 6.254ns (96.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 8.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.254     4.148    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X81Y164        FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.093     8.130    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X81Y164        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]/C
                         clock pessimism             -0.688     7.442    
                         clock uncertainty           -0.066     7.375    
    SLICE_X81Y164        FDCE (Recov_fdce_C_CLR)     -0.212     7.163    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_d1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.259ns (3.929%)  route 6.333ns (96.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.881ns = ( 8.119 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.333     4.228    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X78Y163        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.082     8.119    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X78Y163        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_d1_reg/C
                         clock pessimism             -0.615     7.504    
                         clock uncertainty           -0.066     7.437    
    SLICE_X78Y163        FDCE (Recov_fdce_C_CLR)     -0.154     7.283    uart_rs_inst/uart_rx_inst/rx_d1_reg
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 0.259ns (3.971%)  route 6.263ns (96.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 8.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.300    -2.364    reset_power_on_m0/clk_out1
    SLICE_X12Y150        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.105 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=825, routed)         6.263     4.158    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X82Y164        FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.093     8.130    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X82Y164        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]/C
                         clock pessimism             -0.688     7.442    
                         clock uncertainty           -0.066     7.375    
    SLICE_X82Y164        FDCE (Recov_fdce_C_CLR)     -0.154     7.221    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.118ns (18.409%)  route 0.523ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.523     0.143    i2c_config_m1/power_on_rst1
    SLICE_X7Y71          FDCE                                         f  i2c_config_m1/timer_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.955    -0.516    i2c_config_m1/clk_out1
    SLICE_X7Y71          FDCE                                         r  i2c_config_m1/timer_cnt_reg[16]/C
                         clock pessimism              0.046    -0.470    
    SLICE_X7Y71          FDCE (Remov_fdce_C_CLR)     -0.069    -0.539    i2c_config_m1/timer_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.118ns (18.409%)  route 0.523ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.523     0.143    i2c_config_m1/power_on_rst1
    SLICE_X7Y71          FDCE                                         f  i2c_config_m1/timer_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.955    -0.516    i2c_config_m1/clk_out1
    SLICE_X7Y71          FDCE                                         r  i2c_config_m1/timer_cnt_reg[17]/C
                         clock pessimism              0.046    -0.470    
    SLICE_X7Y71          FDCE (Remov_fdce_C_CLR)     -0.069    -0.539    i2c_config_m1/timer_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.118ns (15.912%)  route 0.624ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.624     0.243    i2c_config_m1/power_on_rst1
    SLICE_X7Y70          FDCE                                         f  i2c_config_m1/timer_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.956    -0.515    i2c_config_m1/clk_out1
    SLICE_X7Y70          FDCE                                         r  i2c_config_m1/timer_cnt_reg[12]/C
                         clock pessimism              0.046    -0.469    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.069    -0.538    i2c_config_m1/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.118ns (15.912%)  route 0.624ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.624     0.243    i2c_config_m1/power_on_rst1
    SLICE_X7Y70          FDCE                                         f  i2c_config_m1/timer_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.956    -0.515    i2c_config_m1/clk_out1
    SLICE_X7Y70          FDCE                                         r  i2c_config_m1/timer_cnt_reg[13]/C
                         clock pessimism              0.046    -0.469    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.069    -0.538    i2c_config_m1/timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.118ns (15.912%)  route 0.624ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.624     0.243    i2c_config_m1/power_on_rst1
    SLICE_X7Y70          FDCE                                         f  i2c_config_m1/timer_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.956    -0.515    i2c_config_m1/clk_out1
    SLICE_X7Y70          FDCE                                         r  i2c_config_m1/timer_cnt_reg[14]/C
                         clock pessimism              0.046    -0.469    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.069    -0.538    i2c_config_m1/timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.118ns (15.912%)  route 0.624ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.624     0.243    i2c_config_m1/power_on_rst1
    SLICE_X7Y70          FDCE                                         f  i2c_config_m1/timer_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.956    -0.515    i2c_config_m1/clk_out1
    SLICE_X7Y70          FDCE                                         r  i2c_config_m1/timer_cnt_reg[15]/C
                         clock pessimism              0.046    -0.469    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.069    -0.538    i2c_config_m1/timer_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.118ns (15.751%)  route 0.631ns (84.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.631     0.251    i2c_config_m1/power_on_rst1
    SLICE_X7Y69          FDCE                                         f  i2c_config_m1/timer_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.957    -0.514    i2c_config_m1/clk_out1
    SLICE_X7Y69          FDCE                                         r  i2c_config_m1/timer_cnt_reg[10]/C
                         clock pessimism              0.046    -0.468    
    SLICE_X7Y69          FDCE (Remov_fdce_C_CLR)     -0.069    -0.537    i2c_config_m1/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.118ns (15.751%)  route 0.631ns (84.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.631     0.251    i2c_config_m1/power_on_rst1
    SLICE_X7Y69          FDCE                                         f  i2c_config_m1/timer_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.957    -0.514    i2c_config_m1/clk_out1
    SLICE_X7Y69          FDCE                                         r  i2c_config_m1/timer_cnt_reg[11]/C
                         clock pessimism              0.046    -0.468    
    SLICE_X7Y69          FDCE (Remov_fdce_C_CLR)     -0.069    -0.537    i2c_config_m1/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.118ns (15.751%)  route 0.631ns (84.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.631     0.251    i2c_config_m1/power_on_rst1
    SLICE_X7Y69          FDCE                                         f  i2c_config_m1/timer_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.957    -0.514    i2c_config_m1/clk_out1
    SLICE_X7Y69          FDCE                                         r  i2c_config_m1/timer_cnt_reg[8]/C
                         clock pessimism              0.046    -0.468    
    SLICE_X7Y69          FDCE (Remov_fdce_C_CLR)     -0.069    -0.537    i2c_config_m1/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.118ns (15.751%)  route 0.631ns (84.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.719    -0.498    reset_power_on_m1/clk_out1
    SLICE_X6Y80          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.380 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.631     0.251    i2c_config_m1/power_on_rst1
    SLICE_X7Y69          FDCE                                         f  i2c_config_m1/timer_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.957    -0.514    i2c_config_m1/clk_out1
    SLICE_X7Y69          FDCE                                         r  i2c_config_m1/timer_cnt_reg[9]/C
                         clock pessimism              0.046    -0.468    
    SLICE_X7Y69          FDCE (Remov_fdce_C_CLR)     -0.069    -0.537    i2c_config_m1/timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][2]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.310ns (20.177%)  route 1.226ns (79.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 10.740 - 6.667 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.212     4.452    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y184        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y184        FDCE (Prop_fdce_C_Q)         0.259     4.711 r  plot_m1/scale_p/simu_p/y_reg[0][2]/Q
                         net (fo=7, routed)           0.613     5.325    reset_power_on_m0/y_reg[0][11][2]
    SLICE_X71Y184        LUT2 (Prop_lut2_I1_O)        0.051     5.376 f  reset_power_on_m0/y_reg[0][2]_LDC_i_2/O
                         net (fo=2, routed)           0.613     5.989    plot_m1/scale_p/rst_reg_reg_42
    SLICE_X63Y186        FDCE                                         f  plot_m1/scale_p/y_reg[0][2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.086    10.740    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X63Y186        FDCE                                         r  plot_m1/scale_p/y_reg[0][2]_C/C
                         clock pessimism              0.339    11.079    
                         clock uncertainty           -0.035    11.044    
    SLICE_X63Y186        FDCE (Recov_fdce_C_CLR)     -0.305    10.739    plot_m1/scale_p/y_reg[0][2]_C
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][9]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.311ns (21.254%)  route 1.152ns (78.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 10.749 - 6.667 ) 
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.214     4.454    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDCE (Prop_fdce_C_Q)         0.259     4.713 r  plot_m1/scale_p/simu_p/x_reg[0][9]/Q
                         net (fo=7, routed)           0.603     5.317    reset_power_on_m0/Q[9]
    SLICE_X80Y189        LUT2 (Prop_lut2_I1_O)        0.052     5.369 f  reset_power_on_m0/x_reg[0][9]_LDC_i_2/O
                         net (fo=2, routed)           0.549     5.918    plot_m1/scale_p/rst_reg_reg_4
    SLICE_X80Y189        FDCE                                         f  plot_m1/scale_p/x_reg[0][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.095    10.749    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X80Y189        FDCE                                         r  plot_m1/scale_p/x_reg[0][9]_C/C
                         clock pessimism              0.266    11.015    
                         clock uncertainty           -0.035    10.980    
    SLICE_X80Y189        FDCE (Recov_fdce_C_CLR)     -0.301    10.679    plot_m1/scale_p/x_reg[0][9]_C
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][9]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.305ns (19.840%)  route 1.232ns (80.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 10.738 - 6.667 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.215     4.455    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y186        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y186        FDCE (Prop_fdce_C_Q)         0.259     4.714 r  plot_m1/scale_p/simu_p/y_reg[0][9]/Q
                         net (fo=7, routed)           0.554     5.268    reset_power_on_m0/y_reg[0][11][9]
    SLICE_X70Y188        LUT2 (Prop_lut2_I1_O)        0.046     5.314 f  reset_power_on_m0/y_reg[0][9]_LDC_i_2/O
                         net (fo=2, routed)           0.678     5.993    plot_m1/scale_p/rst_reg_reg_28
    SLICE_X74Y188        FDCE                                         f  plot_m1/scale_p/y_reg[0][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.084    10.738    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X74Y188        FDCE                                         r  plot_m1/scale_p/y_reg[0][9]_C/C
                         clock pessimism              0.339    11.077    
                         clock uncertainty           -0.035    11.042    
    SLICE_X74Y188        FDCE (Recov_fdce_C_CLR)     -0.243    10.799    plot_m1/scale_p/y_reg[0][9]_C
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][3]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.309ns (22.197%)  route 1.083ns (77.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 10.739 - 6.667 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.211     4.451    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y185        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y185        FDPE (Prop_fdpe_C_Q)         0.259     4.710 r  plot_m1/scale_p/simu_p/x_reg[0][3]/Q
                         net (fo=7, routed)           0.636     5.346    reset_power_on_m0/Q[3]
    SLICE_X77Y187        LUT2 (Prop_lut2_I1_O)        0.050     5.396 f  reset_power_on_m0/x_reg[0][3]_LDC_i_2/O
                         net (fo=2, routed)           0.448     5.843    plot_m1/scale_p/rst_reg_reg_16
    SLICE_X77Y189        FDCE                                         f  plot_m1/scale_p/x_reg[0][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.085    10.739    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X77Y189        FDCE                                         r  plot_m1/scale_p/x_reg[0][3]_C/C
                         clock pessimism              0.339    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X77Y189        FDCE (Recov_fdce_C_CLR)     -0.301    10.742    plot_m1/scale_p/x_reg[0][3]_C
  -------------------------------------------------------------------
                         required time                         10.742    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][9]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.302ns (21.100%)  route 1.129ns (78.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 10.739 - 6.667 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.215     4.455    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y186        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y186        FDCE (Prop_fdce_C_Q)         0.259     4.714 f  plot_m1/scale_p/simu_p/y_reg[0][9]/Q
                         net (fo=7, routed)           0.554     5.268    reset_power_on_m0/y_reg[0][11][9]
    SLICE_X70Y188        LUT2 (Prop_lut2_I1_O)        0.043     5.311 f  reset_power_on_m0/y_reg[0][9]_LDC_i_1/O
                         net (fo=2, routed)           0.575     5.887    plot_m1/scale_p/rst_reg_reg_27
    SLICE_X72Y188        FDPE                                         f  plot_m1/scale_p/y_reg[0][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.085    10.739    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X72Y188        FDPE                                         r  plot_m1/scale_p/y_reg[0][9]_P/C
                         clock pessimism              0.359    11.098    
                         clock uncertainty           -0.035    11.063    
    SLICE_X72Y188        FDPE (Recov_fdpe_C_PRE)     -0.178    10.885    plot_m1/scale_p/y_reg[0][9]_P
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][2]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.302ns (21.553%)  route 1.099ns (78.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 10.739 - 6.667 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.212     4.452    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y184        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y184        FDCE (Prop_fdce_C_Q)         0.259     4.711 f  plot_m1/scale_p/simu_p/y_reg[0][2]/Q
                         net (fo=7, routed)           0.613     5.325    reset_power_on_m0/y_reg[0][11][2]
    SLICE_X71Y184        LUT2 (Prop_lut2_I1_O)        0.043     5.368 f  reset_power_on_m0/y_reg[0][2]_LDC_i_1/O
                         net (fo=2, routed)           0.486     5.854    plot_m1/scale_p/rst_reg_reg_41
    SLICE_X66Y186        FDPE                                         f  plot_m1/scale_p/y_reg[0][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.085    10.739    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X66Y186        FDPE                                         r  plot_m1/scale_p/y_reg[0][2]_P/C
                         clock pessimism              0.339    11.078    
                         clock uncertainty           -0.035    11.043    
    SLICE_X66Y186        FDPE (Recov_fdpe_C_PRE)     -0.187    10.856    plot_m1/scale_p/y_reg[0][2]_P
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][3]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.302ns (21.380%)  route 1.111ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 10.737 - 6.667 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.211     4.451    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y185        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y185        FDPE (Prop_fdpe_C_Q)         0.259     4.710 f  plot_m1/scale_p/simu_p/x_reg[0][3]/Q
                         net (fo=7, routed)           0.636     5.346    reset_power_on_m0/Q[3]
    SLICE_X77Y187        LUT2 (Prop_lut2_I1_O)        0.043     5.389 f  reset_power_on_m0/x_reg[0][3]_LDC_i_1/O
                         net (fo=2, routed)           0.475     5.864    plot_m1/scale_p/rst_reg_reg_15
    SLICE_X78Y189        FDPE                                         f  plot_m1/scale_p/x_reg[0][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.083    10.737    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X78Y189        FDPE                                         r  plot_m1/scale_p/x_reg[0][3]_P/C
                         clock pessimism              0.360    11.097    
                         clock uncertainty           -0.035    11.062    
    SLICE_X78Y189        FDPE (Recov_fdpe_C_PRE)     -0.187    10.875    plot_m1/scale_p/x_reg[0][3]_P
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][11]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.313ns (26.053%)  route 0.888ns (73.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 10.749 - 6.667 ) 
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.214     4.454    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDCE (Prop_fdce_C_Q)         0.259     4.713 r  plot_m1/scale_p/simu_p/x_reg[0][11]/Q
                         net (fo=5, routed)           0.564     5.277    reset_power_on_m0/Q[11]
    SLICE_X80Y189        LUT2 (Prop_lut2_I1_O)        0.054     5.331 f  reset_power_on_m0/x_reg[0][11]_LDC_i_2/O
                         net (fo=2, routed)           0.325     5.656    plot_m1/scale_p/rst_reg_reg_0
    SLICE_X81Y189        FDCE                                         f  plot_m1/scale_p/x_reg[0][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.095    10.749    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X81Y189        FDCE                                         r  plot_m1/scale_p/x_reg[0][11]_C/C
                         clock pessimism              0.266    11.015    
                         clock uncertainty           -0.035    10.980    
    SLICE_X81Y189        FDCE (Recov_fdce_C_CLR)     -0.306    10.674    plot_m1/scale_p/x_reg[0][11]_C
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][5]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.313ns (24.993%)  route 0.939ns (75.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 10.740 - 6.667 ) 
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.213     4.453    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y186        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y186        FDPE (Prop_fdpe_C_Q)         0.259     4.712 r  plot_m1/scale_p/simu_p/x_reg[0][5]/Q
                         net (fo=7, routed)           0.643     5.355    reset_power_on_m0/Q[5]
    SLICE_X77Y188        LUT2 (Prop_lut2_I1_O)        0.054     5.409 f  reset_power_on_m0/x_reg[0][5]_LDC_i_2/O
                         net (fo=2, routed)           0.296     5.706    plot_m1/scale_p/rst_reg_reg_12
    SLICE_X77Y190        FDCE                                         f  plot_m1/scale_p/x_reg[0][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.086    10.740    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X77Y190        FDCE                                         r  plot_m1/scale_p/x_reg[0][5]_C/C
                         clock pessimism              0.339    11.079    
                         clock uncertainty           -0.035    11.044    
    SLICE_X77Y190        FDCE (Recov_fdce_C_CLR)     -0.306    10.738    plot_m1/scale_p/x_reg[0][5]_C
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][7]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.302ns (22.193%)  route 1.059ns (77.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 10.740 - 6.667 ) 
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.213     4.453    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y185        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y185        FDPE (Prop_fdpe_C_Q)         0.259     4.712 f  plot_m1/scale_p/simu_p/y_reg[0][7]/Q
                         net (fo=7, routed)           0.568     5.280    reset_power_on_m0/y_reg[0][11][7]
    SLICE_X70Y188        LUT2 (Prop_lut2_I1_O)        0.043     5.323 f  reset_power_on_m0/y_reg[0][7]_LDC_i_1/O
                         net (fo=2, routed)           0.491     5.814    plot_m1/scale_p/rst_reg_reg_31
    SLICE_X69Y189        FDPE                                         f  plot_m1/scale_p/y_reg[0][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.086    10.740    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X69Y189        FDPE                                         r  plot_m1/scale_p/y_reg[0][7]_P/C
                         clock pessimism              0.339    11.079    
                         clock uncertainty           -0.035    11.044    
    SLICE_X69Y189        FDPE (Recov_fdpe_C_PRE)     -0.178    10.866    plot_m1/scale_p/y_reg[0][7]_P
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  5.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][10]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.146ns (27.926%)  route 0.377ns (72.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDCE (Prop_fdce_C_Q)         0.118     1.834 f  plot_m1/scale_p/simu_p/x_reg[0][10]/Q
                         net (fo=6, routed)           0.240     2.074    reset_power_on_m0/Q[10]
    SLICE_X81Y187        LUT2 (Prop_lut2_I1_O)        0.028     2.102 f  reset_power_on_m0/x_reg[0][10]_LDC_i_1/O
                         net (fo=2, routed)           0.137     2.239    plot_m1/scale_p/rst_reg_reg_1
    SLICE_X81Y188        FDPE                                         f  plot_m1/scale_p/x_reg[0][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X81Y188        FDPE                                         r  plot_m1/scale_p/x_reg[0][10]_P/C
                         clock pessimism             -0.275     1.913    
    SLICE_X81Y188        FDPE (Remov_fdpe_C_PRE)     -0.072     1.841    plot_m1/scale_p/x_reg[0][10]_P
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][11]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.146ns (26.798%)  route 0.399ns (73.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDCE (Prop_fdce_C_Q)         0.118     1.834 f  plot_m1/scale_p/simu_p/x_reg[0][11]/Q
                         net (fo=5, routed)           0.300     2.134    reset_power_on_m0/Q[11]
    SLICE_X80Y189        LUT2 (Prop_lut2_I1_O)        0.028     2.162 f  reset_power_on_m0/x_reg[0][11]_LDC_i_1/O
                         net (fo=2, routed)           0.099     2.261    plot_m1/scale_p/rst_reg_reg
    SLICE_X80Y188        FDPE                                         f  plot_m1/scale_p/x_reg[0][11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X80Y188        FDPE                                         r  plot_m1/scale_p/x_reg[0][11]_P/C
                         clock pessimism             -0.275     1.913    
    SLICE_X80Y188        FDPE (Remov_fdpe_C_PRE)     -0.072     1.841    plot_m1/scale_p/x_reg[0][11]_P
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.149ns (29.391%)  route 0.358ns (70.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.534     1.715    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y186        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y186        FDCE (Prop_fdce_C_Q)         0.118     1.833 r  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.255     2.088    reset_power_on_m0/Q[7]
    SLICE_X80Y186        LUT2 (Prop_lut2_I1_O)        0.031     2.119 f  reset_power_on_m0/x_reg[0][7]_LDC_i_2/O
                         net (fo=2, routed)           0.103     2.222    plot_m1/scale_p/rst_reg_reg_8
    SLICE_X80Y187        FDCE                                         f  plot_m1/scale_p/x_reg[0][7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.738     2.186    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X80Y187        FDCE                                         r  plot_m1/scale_p/x_reg[0][7]_C/C
                         clock pessimism             -0.275     1.911    
    SLICE_X80Y187        FDCE (Remov_fdce_C_CLR)     -0.110     1.801    plot_m1/scale_p/x_reg[0][7]_C
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][10]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.246%)  route 0.376ns (71.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDCE (Prop_fdce_C_Q)         0.118     1.834 r  plot_m1/scale_p/simu_p/x_reg[0][10]/Q
                         net (fo=6, routed)           0.240     2.074    reset_power_on_m0/Q[10]
    SLICE_X81Y187        LUT2 (Prop_lut2_I1_O)        0.030     2.104 f  reset_power_on_m0/x_reg[0][10]_LDC_i_2/O
                         net (fo=2, routed)           0.136     2.240    plot_m1/scale_p/rst_reg_reg_2
    SLICE_X83Y188        FDCE                                         f  plot_m1/scale_p/x_reg[0][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X83Y188        FDCE                                         r  plot_m1/scale_p/x_reg[0][10]_C/C
                         clock pessimism             -0.275     1.913    
    SLICE_X83Y188        FDCE (Remov_fdce_C_CLR)     -0.110     1.803    plot_m1/scale_p/x_reg[0][10]_C
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.146ns (24.768%)  route 0.443ns (75.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.534     1.715    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y186        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y186        FDCE (Prop_fdce_C_Q)         0.118     1.833 f  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.255     2.088    reset_power_on_m0/Q[7]
    SLICE_X80Y186        LUT2 (Prop_lut2_I1_O)        0.028     2.116 f  reset_power_on_m0/x_reg[0][7]_LDC_i_1/O
                         net (fo=2, routed)           0.189     2.305    plot_m1/scale_p/rst_reg_reg_7
    SLICE_X81Y187        FDPE                                         f  plot_m1/scale_p/x_reg[0][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.738     2.186    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X81Y187        FDPE                                         r  plot_m1/scale_p/x_reg[0][7]_P/C
                         clock pessimism             -0.275     1.911    
    SLICE_X81Y187        FDPE (Remov_fdpe_C_PRE)     -0.072     1.839    plot_m1/scale_p/x_reg[0][7]_P
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][8]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.146ns (23.969%)  route 0.463ns (76.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDPE (Prop_fdpe_C_Q)         0.118     1.834 f  plot_m1/scale_p/simu_p/x_reg[0][8]/Q
                         net (fo=7, routed)           0.272     2.106    reset_power_on_m0/Q[8]
    SLICE_X80Y190        LUT2 (Prop_lut2_I1_O)        0.028     2.134 f  reset_power_on_m0/x_reg[0][8]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.325    plot_m1/scale_p/rst_reg_reg_5
    SLICE_X80Y190        FDPE                                         f  plot_m1/scale_p/x_reg[0][8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.741     2.189    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X80Y190        FDPE                                         r  plot_m1/scale_p/x_reg[0][8]_P/C
                         clock pessimism             -0.275     1.914    
    SLICE_X80Y190        FDPE (Remov_fdpe_C_PRE)     -0.072     1.842    plot_m1/scale_p/x_reg[0][8]_P
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][8]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.148ns (25.795%)  route 0.426ns (74.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDPE (Prop_fdpe_C_Q)         0.118     1.834 r  plot_m1/scale_p/simu_p/x_reg[0][8]/Q
                         net (fo=7, routed)           0.272     2.106    reset_power_on_m0/Q[8]
    SLICE_X80Y190        LUT2 (Prop_lut2_I1_O)        0.030     2.136 f  reset_power_on_m0/x_reg[0][8]_LDC_i_2/O
                         net (fo=2, routed)           0.153     2.290    plot_m1/scale_p/rst_reg_reg_6
    SLICE_X81Y190        FDCE                                         f  plot_m1/scale_p/x_reg[0][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.741     2.189    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X81Y190        FDCE                                         r  plot_m1/scale_p/x_reg[0][8]_C/C
                         clock pessimism             -0.275     1.914    
    SLICE_X81Y190        FDCE (Remov_fdce_C_CLR)     -0.110     1.804    plot_m1/scale_p/x_reg[0][8]_C
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][11]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.151ns (25.193%)  route 0.448ns (74.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.535     1.716    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y187        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y187        FDCE (Prop_fdce_C_Q)         0.118     1.834 r  plot_m1/scale_p/simu_p/x_reg[0][11]/Q
                         net (fo=5, routed)           0.300     2.134    reset_power_on_m0/Q[11]
    SLICE_X80Y189        LUT2 (Prop_lut2_I1_O)        0.033     2.167 f  reset_power_on_m0/x_reg[0][11]_LDC_i_2/O
                         net (fo=2, routed)           0.149     2.316    plot_m1/scale_p/rst_reg_reg_0
    SLICE_X81Y189        FDCE                                         f  plot_m1/scale_p/x_reg[0][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X81Y189        FDCE                                         r  plot_m1/scale_p/x_reg[0][11]_C/C
                         clock pessimism             -0.275     1.913    
    SLICE_X81Y189        FDCE (Remov_fdce_C_CLR)     -0.110     1.803    plot_m1/scale_p/x_reg[0][11]_C
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][2]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.146ns (30.189%)  route 0.338ns (69.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.534     1.715    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X78Y185        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y185        FDPE (Prop_fdpe_C_Q)         0.118     1.833 f  plot_m1/scale_p/simu_p/x_reg[0][2]/Q
                         net (fo=7, routed)           0.243     2.076    reset_power_on_m0/Q[2]
    SLICE_X77Y187        LUT2 (Prop_lut2_I1_O)        0.028     2.104 f  reset_power_on_m0/x_reg[0][2]_LDC_i_1/O
                         net (fo=2, routed)           0.095     2.199    plot_m1/scale_p/rst_reg_reg_17
    SLICE_X75Y187        FDPE                                         f  plot_m1/scale_p/x_reg[0][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.735     2.183    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X75Y187        FDPE                                         r  plot_m1/scale_p/x_reg[0][2]_P/C
                         clock pessimism             -0.435     1.748    
    SLICE_X75Y187        FDPE (Remov_fdpe_C_PRE)     -0.072     1.676    plot_m1/scale_p/x_reg[0][2]_P
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][1]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.146ns (29.544%)  route 0.348ns (70.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.536     1.717    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y184        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y184        FDCE (Prop_fdce_C_Q)         0.118     1.835 f  plot_m1/scale_p/simu_p/y_reg[0][1]/Q
                         net (fo=7, routed)           0.194     2.029    reset_power_on_m0/y_reg[0][11][1]
    SLICE_X69Y185        LUT2 (Prop_lut2_I1_O)        0.028     2.057 f  reset_power_on_m0/y_reg[0][1]_LDC_i_1/O
                         net (fo=2, routed)           0.155     2.211    plot_m1/scale_p/rst_reg_reg_43
    SLICE_X68Y186        FDPE                                         f  plot_m1/scale_p/y_reg[0][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.736     2.184    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X68Y186        FDPE                                         r  plot_m1/scale_p/y_reg[0][1]_P/C
                         clock pessimism             -0.435     1.749    
    SLICE_X68Y186        FDPE (Remov_fdpe_C_PRE)     -0.072     1.677    plot_m1/scale_p/y_reg[0][1]_P
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.534    





