{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:07:04 2018 " "Info: Processing started: Sat Mar 10 11:07:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch10_dht11_2.vhd 2 1 " "Warning: Using design file ch10_dht11_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH10_DHT11_2-Albert " "Info: Found design unit 1: CH10_DHT11_2-Albert" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH10_DHT11_2 " "Info: Found entity 1: CH10_DHT11_2" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH10_DHT11_2 " "Info: Elaborating entity \"CH10_DHT11_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_DBo ch10_dht11_2.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at ch10_dht11_2.vhd(48): object \"DHT11_DBo\" assigned a value but never read" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DHT11_RDp ch10_dht11_2.vhd(49) " "Warning (10541): VHDL Signal Declaration warning at ch10_dht11_2.vhd(49): used implicit default value for signal \"DHT11_RDp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DHT11_tryN ch10_dht11_2.vhd(50) " "Warning (10540): VHDL Signal Declaration warning at ch10_dht11_2.vhd(50): used explicit default value for signal \"DHT11_tryN\" because signal was never assigned a value" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_S ch10_dht11_2.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at ch10_dht11_2.vhd(51): object \"DHT11_S\" assigned a value but never read" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch10_dht11_2.vhd(78) " "Warning (10492): VHDL Process Statement warning at ch10_dht11_2.vhd(78): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch10_dht11_2.vhd(114) " "Warning (10492): VHDL Process Statement warning at ch10_dht11_2.vhd(114): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch10_dht11_2.vhd(156) " "Warning (10492): VHDL Process Statement warning at ch10_dht11_2.vhd(156): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_driver.vhd 2 1 " "Warning: Using design file dht11_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dht11_Driver-Albert " "Info: Found design unit 1: Dht11_Driver-Albert" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dht11_Driver " "Info: Found entity 1: Dht11_Driver" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_driver DHT11_driver:U2 " "Info: Elaborating entity \"DHT11_driver\" for hierarchy \"DHT11_driver:U2\"" {  } { { "ch10_dht11_2.vhd" "U2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DHT11_tryN dht11_driver.vhd(59) " "Warning (10492): VHDL Process Statement warning at dht11_driver.vhd(59): signal \"DHT11_tryN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DHT11_ok dht11_driver.vhd(63) " "Warning (10492): VHDL Process Statement warning at dht11_driver.vhd(63): signal \"DHT11_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ch10_dht11_2.vhd" "Mod2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 108 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ch10_dht11_2.vhd" "Div0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ch10_dht11_2.vhd" "Mod1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ch10_dht11_2.vhd" "Mod0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ch10_dht11_2.vhd" "Div1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 109 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "ch10_dht11_2.vhd" "Mod3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 109 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 108 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 108 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Info: Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 114 -1 0 } } { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 20 -1 0 } } { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|dp\[2\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|dp\[2\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|d8\[2\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|d8\[2\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|d8\[0\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|d8\[0\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|d8\[1\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|d8\[1\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|isdata\[1\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|isdata\[1\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|tryNN\[0\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|tryNN\[0\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|tryNN\[1\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|tryNN\[1\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|tryDelay\[0\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|tryDelay\[0\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Info: Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Info: Implemented 609 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:07:06 2018 " "Info: Processing ended: Sat Mar 10 11:07:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:07:07 2018 " "Info: Processing started: Sat Mar 10 11:07:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CH10_DHT11_2 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"CH10_DHT11_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 34 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gckP31 " "Info: Pin gckP31 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { gckP31 } } } { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH10_DHT11_2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH10_DHT11_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gckP31~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node gckP31~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1377 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[5\]  " "Info: Automatically promoted node FD\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[5\]~32 " "Info: Destination node FD\[5\]~32" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[5]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[17\]  " "Info: Automatically promoted node FD\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[17\]~56 " "Info: Destination node FD\[17\]~56" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[17]~56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1111 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Info: Automatically promoted node rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "times\[10\]~13 " "Info: Destination node times\[10\]~13" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { times[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1279 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstP99~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/" 0 { } { { 0 { 0 ""} 0 1376 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y20 X20_Y29 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:07:11 2018 " "Info: Processing ended: Sat Mar 10 11:07:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:07:12 2018 " "Info: Processing started: Sat Mar 10 11:07:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:07:12 2018 " "Info: Processing started: Sat Mar 10 11:07:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CH10_DHT11_2 -c CH10_DHT11_2 " "Info: Command: quartus_sta CH10_DHT11_2 -c CH10_DHT11_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH10_DHT11_2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH10_DHT11_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[5\] FD\[5\] " "Info: create_clock -period 1.000 -name FD\[5\] FD\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gckP31 gckP31 " "Info: create_clock -period 1.000 -name gckP31 gckP31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[17\] FD\[17\] " "Info: create_clock -period 1.000 -name FD\[17\] FD\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.645 " "Info: Worst-case setup slack is -5.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645      -381.004 FD\[5\]  " "Info:    -5.645      -381.004 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508       -40.022 gckP31  " "Info:    -2.508       -40.022 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626       -21.606 FD\[17\]  " "Info:    -1.626       -21.606 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.708 " "Info: Worst-case hold slack is -1.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708       -17.390 gckP31  " "Info:    -1.708       -17.390 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 FD\[17\]  " "Info:     0.358         0.000 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 FD\[5\]  " "Info:     0.436         0.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.078 " "Info: Worst-case recovery slack is -2.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078       -61.725 FD\[5\]  " "Info:    -2.078       -61.725 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.389 " "Info: Worst-case removal slack is 1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389         0.000 FD\[5\]  " "Info:     1.389         0.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.175 gckP31  " "Info:    -3.000       -40.175 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -139.778 FD\[5\]  " "Info:    -1.487      -139.778 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.253 FD\[17\]  " "Info:    -1.487       -28.253 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:07:13 2018 " "Info: Processing ended: Sat Mar 10 11:07:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.246 " "Info: Worst-case setup slack is -5.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.246      -357.943 FD\[5\]  " "Info:    -5.246      -357.943 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120       -33.198 gckP31  " "Info:    -2.120       -33.198 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363       -18.645 FD\[17\]  " "Info:    -1.363       -18.645 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.526 " "Info: Worst-case hold slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526       -15.246 gckP31  " "Info:    -1.526       -15.246 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318         0.000 FD\[17\]  " "Info:     0.318         0.000 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 FD\[5\]  " "Info:     0.383         0.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.890 " "Info: Worst-case recovery slack is -1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890       -55.372 FD\[5\]  " "Info:    -1.890       -55.372 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.279 " "Info: Worst-case removal slack is 1.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279         0.000 FD\[5\]  " "Info:     1.279         0.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.175 gckP31  " "Info:    -3.000       -40.175 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -139.778 FD\[5\]  " "Info:    -1.487      -139.778 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.291 FD\[17\]  " "Info:    -1.487       -28.291 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.755 " "Info: Worst-case setup slack is -1.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755      -110.346 FD\[5\]  " "Info:    -1.755      -110.346 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -4.980 gckP31  " "Info:    -0.550        -4.980 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154        -0.875 FD\[17\]  " "Info:    -0.154        -0.875 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.914 " "Info: Worst-case hold slack is -0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914       -10.808 gckP31  " "Info:    -0.914       -10.808 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122         0.000 FD\[17\]  " "Info:     0.122         0.000 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 FD\[5\]  " "Info:     0.166         0.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.361 " "Info: Worst-case recovery slack is -0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361        -6.826 FD\[5\]  " "Info:    -0.361        -6.826 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Info: Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572         0.000 FD\[5\]  " "Info:     0.572         0.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.412 gckP31  " "Info:    -3.000       -29.412 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -94.000 FD\[5\]  " "Info:    -1.000       -94.000 FD\[5\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 FD\[17\]  " "Info:    -1.000       -19.000 FD\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:07:15 2018 " "Info: Processing ended: Sat Mar 10 11:07:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Info: Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
