{
  "design": {
    "design_info": {
      "boundary_crc": "0xE685C8FAAA7FC274",
      "device": "xc7a100tcsg324-3",
      "gen_directory": "../../../../Processor.gen/sources_1/bd/top_design",
      "name": "top_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "ARMcore_0": "",
      "Segment_0": "",
      "PeripheralConnector_0": "",
      "LedDriver_0": "",
      "SegmentDriver_0": "",
      "DipDriver_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "Reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "top_design_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "DIP": {
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "LED": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "SevenSegAn": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "SevenSegCat": {
        "direction": "O",
        "left": "6",
        "right": "0"
      }
    },
    "components": {
      "ARMcore_0": {
        "vlnv": "xilinx.com:module_ref:ARMcore:1.0",
        "xci_name": "top_design_ARMcore_0_0",
        "xci_path": "ip\\top_design_ARMcore_0_0\\top_design_ARMcore_0_0.xci",
        "inst_hier_path": "ARMcore_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ARMcore",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_design_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "IO_ReadData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IO_Addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IO_WriteData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IO_WE": {
            "direction": "O"
          }
        }
      },
      "Segment_0": {
        "vlnv": "xilinx.com:module_ref:Segment:1.0",
        "xci_name": "top_design_Segment_0_0",
        "xci_path": "ip\\top_design_Segment_0_0\\top_design_Segment_0_0.xci",
        "inst_hier_path": "Segment_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Segment",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_design_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "anode": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "cathode": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "dp": {
            "direction": "O"
          }
        }
      },
      "PeripheralConnector_0": {
        "vlnv": "xilinx.com:module_ref:PeripheralConnector:1.0",
        "xci_name": "top_design_PeripheralConnector_0_0",
        "xci_path": "ip\\top_design_PeripheralConnector_0_0\\top_design_PeripheralConnector_0_0.xci",
        "inst_hier_path": "PeripheralConnector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PeripheralConnector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WE": {
            "direction": "I"
          },
          "RD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "LED_WE": {
            "direction": "O"
          },
          "LED_WD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DIP_RD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SEG_WE": {
            "direction": "O"
          },
          "SEG_WD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "LedDriver_0": {
        "vlnv": "xilinx.com:module_ref:LedDriver:1.0",
        "xci_name": "top_design_LedDriver_0_0",
        "xci_path": "ip\\top_design_LedDriver_0_0\\top_design_LedDriver_0_0.xci",
        "inst_hier_path": "LedDriver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LedDriver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_design_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "WE": {
            "direction": "I"
          },
          "WD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "LED": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SegmentDriver_0": {
        "vlnv": "xilinx.com:module_ref:SegmentDriver:1.0",
        "xci_name": "top_design_SegmentDriver_0_0",
        "xci_path": "ip\\top_design_SegmentDriver_0_0\\top_design_SegmentDriver_0_0.xci",
        "inst_hier_path": "SegmentDriver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SegmentDriver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_design_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "WE": {
            "direction": "I"
          },
          "WD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SEG": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "DipDriver_0": {
        "vlnv": "xilinx.com:module_ref:DipDriver:1.0",
        "xci_name": "top_design_DipDriver_0_0",
        "xci_path": "ip\\top_design_DipDriver_0_0\\top_design_DipDriver_0_0.xci",
        "inst_hier_path": "DipDriver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DipDriver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "DIP": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "RD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ARMcore_0_IO_Addr": {
        "ports": [
          "ARMcore_0/IO_Addr",
          "PeripheralConnector_0/ADDR"
        ]
      },
      "ARMcore_0_IO_WE": {
        "ports": [
          "ARMcore_0/IO_WE",
          "PeripheralConnector_0/WE"
        ]
      },
      "ARMcore_0_IO_WriteData": {
        "ports": [
          "ARMcore_0/IO_WriteData",
          "PeripheralConnector_0/WD"
        ]
      },
      "CLK_1": {
        "ports": [
          "CLK",
          "ARMcore_0/CLK",
          "Segment_0/CLK",
          "LedDriver_0/CLK",
          "SegmentDriver_0/CLK"
        ]
      },
      "DIP_1": {
        "ports": [
          "DIP",
          "DipDriver_0/DIP"
        ]
      },
      "DipDriver_0_RD": {
        "ports": [
          "DipDriver_0/RD",
          "PeripheralConnector_0/DIP_RD"
        ]
      },
      "LedDriver_0_LED": {
        "ports": [
          "LedDriver_0/LED",
          "LED"
        ]
      },
      "PeripheralConnector_0_LED_WD": {
        "ports": [
          "PeripheralConnector_0/LED_WD",
          "LedDriver_0/WD"
        ]
      },
      "PeripheralConnector_0_LED_WE": {
        "ports": [
          "PeripheralConnector_0/LED_WE",
          "LedDriver_0/WE"
        ]
      },
      "PeripheralConnector_0_RD": {
        "ports": [
          "PeripheralConnector_0/RD",
          "ARMcore_0/IO_ReadData"
        ]
      },
      "PeripheralConnector_0_SEG_WD": {
        "ports": [
          "PeripheralConnector_0/SEG_WD",
          "SegmentDriver_0/WD"
        ]
      },
      "PeripheralConnector_0_SEG_WE": {
        "ports": [
          "PeripheralConnector_0/SEG_WE",
          "SegmentDriver_0/WE"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "ARMcore_0/Reset",
          "LedDriver_0/Reset",
          "SegmentDriver_0/Reset"
        ]
      },
      "SegmentDriver_0_SEG": {
        "ports": [
          "SegmentDriver_0/SEG",
          "Segment_0/data"
        ]
      },
      "Segment_0_anode": {
        "ports": [
          "Segment_0/anode",
          "SevenSegAn"
        ]
      },
      "Segment_0_cathode": {
        "ports": [
          "Segment_0/cathode",
          "SevenSegCat"
        ]
      }
    }
  }
}