[{"commit":{"message":"fix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"271f6d691c66e3d06f0c68be9bcd48378c06d4d9"},{"commit":{"message":"change Zfh to Zfhmin"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"8a08bfd9248ef5d5d8e117794cea18ec763fdbb3"},{"commit":{"message":"8299525: RISC-V: Add backend support for half float conversion intrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"1faf13bc2ca37d091f69c63e84296d41f00f8920"}]