Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc5vlx30-3-ff676

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Speed1
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Distributed
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Distributed
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

Setting FSM Encoding Algorithm to : Speed1


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Xtime.vhd" in Library work.
Entity <Xtime> compiled.
Entity <Xtime> (Architecture <Xtime_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/S_Box.vhd" in Library work.
Entity <S_Box> compiled.
Entity <S_Box> (Architecture <S_Box_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Rcon_zero_row.vhd" in Library work.
Entity <Rcon_zero_row> compiled.
Entity <Rcon_zero_row> (Architecture <Rcon_zero_row_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/SubBytes.vhd" in Library work.
Entity <SubBytes> compiled.
Entity <SubBytes> (Architecture <SubBytes_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/ShiftRows.vhd" in Library work.
Entity <ShiftRows> compiled.
Entity <ShiftRows> (Architecture <ShiftRows_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/MixColumns.vhd" in Library work.
Entity <MixColumns> compiled.
Entity <MixColumns> (Architecture <MixColumns_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/AddRoundKey.vhd" in Library work.
Entity <AddRoundKey> compiled.
Entity <AddRoundKey> (Architecture <AddRoundKey_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Reg_128_EN.vhd" in Library work.
Entity <Reg_128_EN> compiled.
Entity <Reg_128_EN> (Architecture <Reg_128_EN_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/KeyScheduleRAM.vhd" in Library work.
Entity <KeyScheduleRAM> compiled.
Entity <KeyScheduleRAM> (Architecture <KeyScheduleRAM_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/RoundEncryptDecrypt.vhd" in Library work.
Entity <RoundEncryptDecrypt> compiled.
Entity <RoundEncryptDecrypt> (Architecture <RoundEncryptDecrypt_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Counter_to_10.vhd" in Library work.
Entity <Counter_to_10> compiled.
Entity <Counter_to_10> (Architecture <Counter_to_10_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/KeySchedule.vhd" in Library work.
Entity <KeySchedule> compiled.
Entity <KeySchedule> (Architecture <KeySchedule_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/MUX_128_2.vhd" in Library work.
Entity <MUX_128_2> compiled.
Entity <MUX_128_2> (Architecture <MUX_128_2_architecture>) compiled.
Compiling vhdl file "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Main.vhd" in Library work.
Entity <Main> compiled.
Entity <Main> (Architecture <Main_architecture>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <Main_architecture>).

Analyzing hierarchy for entity <Reg_128_EN> in library <work> (architecture <Reg_128_EN_architecture>).

Analyzing hierarchy for entity <KeyScheduleRAM> in library <work> (architecture <KeyScheduleRAM_architecture>).

Analyzing hierarchy for entity <AddRoundKey> in library <work> (architecture <AddRoundKey_architecture>).

Analyzing hierarchy for entity <RoundEncryptDecrypt> in library <work> (architecture <RoundEncryptDecrypt_architecture>).

Analyzing hierarchy for entity <Counter_to_10> in library <work> (architecture <Counter_to_10_architecture>).

Analyzing hierarchy for entity <KeySchedule> in library <work> (architecture <KeySchedule_architecture>).

Analyzing hierarchy for entity <MUX_128_2> in library <work> (architecture <MUX_128_2_architecture>).

Analyzing hierarchy for entity <SubBytes> in library <work> (architecture <SubBytes_architecture>).

Analyzing hierarchy for entity <ShiftRows> in library <work> (architecture <ShiftRows_architecture>).

Analyzing hierarchy for entity <MixColumns> in library <work> (architecture <MixColumns_architecture>).

Analyzing hierarchy for entity <AddRoundKey> in library <work> (architecture <AddRoundKey_architecture>).

Analyzing hierarchy for entity <Rcon_zero_row> in library <work> (architecture <Rcon_zero_row_architecture>).

Analyzing hierarchy for entity <S_Box> in library <work> (architecture <S_Box_architecture>).

Analyzing hierarchy for entity <Xtime> in library <work> (architecture <Xtime_architecture>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <Main_architecture>).
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <Reg_128_EN> in library <work> (Architecture <Reg_128_EN_architecture>).
Entity <Reg_128_EN> analyzed. Unit <Reg_128_EN> generated.

Analyzing Entity <KeyScheduleRAM> in library <work> (Architecture <KeyScheduleRAM_architecture>).
Entity <KeyScheduleRAM> analyzed. Unit <KeyScheduleRAM> generated.

Analyzing Entity <AddRoundKey> in library <work> (Architecture <AddRoundKey_architecture>).
Entity <AddRoundKey> analyzed. Unit <AddRoundKey> generated.

Analyzing Entity <RoundEncryptDecrypt> in library <work> (Architecture <RoundEncryptDecrypt_architecture>).
Entity <RoundEncryptDecrypt> analyzed. Unit <RoundEncryptDecrypt> generated.

Analyzing Entity <SubBytes> in library <work> (Architecture <SubBytes_architecture>).
Entity <SubBytes> analyzed. Unit <SubBytes> generated.

Analyzing Entity <S_Box> in library <work> (Architecture <S_Box_architecture>).
Entity <S_Box> analyzed. Unit <S_Box> generated.

Analyzing Entity <ShiftRows> in library <work> (Architecture <ShiftRows_architecture>).
Entity <ShiftRows> analyzed. Unit <ShiftRows> generated.

Analyzing Entity <MixColumns> in library <work> (Architecture <MixColumns_architecture>).
Entity <MixColumns> analyzed. Unit <MixColumns> generated.

Analyzing Entity <Xtime> in library <work> (Architecture <Xtime_architecture>).
Entity <Xtime> analyzed. Unit <Xtime> generated.

Analyzing Entity <Counter_to_10> in library <work> (Architecture <Counter_to_10_architecture>).
Entity <Counter_to_10> analyzed. Unit <Counter_to_10> generated.

Analyzing Entity <KeySchedule> in library <work> (Architecture <KeySchedule_architecture>).
Entity <KeySchedule> analyzed. Unit <KeySchedule> generated.

Analyzing Entity <Rcon_zero_row> in library <work> (Architecture <Rcon_zero_row_architecture>).
Entity <Rcon_zero_row> analyzed. Unit <Rcon_zero_row> generated.

Analyzing Entity <MUX_128_2> in library <work> (Architecture <MUX_128_2_architecture>).
INFO:Xst:1561 - "F:/Dropbox/Diploma thesis/ISE Projects/iterative/MUX_128_2.vhd" line 22: Mux is complete : default of case is discarded
Entity <MUX_128_2> analyzed. Unit <MUX_128_2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Reg_128_EN>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Reg_128_EN.vhd".
    Found 128-bit register for signal <tmp>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <Reg_128_EN> synthesized.


Synthesizing Unit <KeyScheduleRAM>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/KeyScheduleRAM.vhd".
    Found 16x128-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <KeyScheduleRAM> synthesized.


Synthesizing Unit <AddRoundKey>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/AddRoundKey.vhd".
    Found 128-bit xor2 for signal <output>.
Unit <AddRoundKey> synthesized.


Synthesizing Unit <Counter_to_10>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Counter_to_10.vhd".
    Found 4-bit up counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_to_10> synthesized.


Synthesizing Unit <MUX_128_2>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/MUX_128_2.vhd".
Unit <MUX_128_2> synthesized.


Synthesizing Unit <ShiftRows>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/ShiftRows.vhd".
Unit <ShiftRows> synthesized.


Synthesizing Unit <S_Box>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/S_Box.vhd".
    Found 256x8-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <S_Box> synthesized.


Synthesizing Unit <Xtime>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Xtime.vhd".
Unit <Xtime> synthesized.


Synthesizing Unit <Rcon_zero_row>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Rcon_zero_row.vhd".
    Found 16x8-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <Rcon_zero_row> synthesized.


Synthesizing Unit <KeySchedule>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/KeySchedule.vhd".
    Found 8-bit xor2 for signal <rk<0:7>>.
    Found 8-bit xor2 for signal <rk<8>>.
    Found 119-bit xor2 for signal <rk<9:127>>.
    Summary:
	inferred   8 Xor(s).
Unit <KeySchedule> synthesized.


Synthesizing Unit <SubBytes>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/SubBytes.vhd".
Unit <SubBytes> synthesized.


Synthesizing Unit <MixColumns>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/MixColumns.vhd".
    Found 10-bit xor2 for signal <w<0:9>>.
    Found 10-bit xor2 for signal <w<10>>.
    Found 15-bit xor4 for signal <w<11:25>>.
    Found 15-bit xor4 for signal <w<26>>.
    Found 5-bit xor2 for signal <w<27:31>>.
    Found 5-bit xor2 for signal <w<32>>.
    Found 15-bit xor4 for signal <w<33:47>>.
    Found 15-bit xor4 for signal <w<48>>.
    Found 20-bit xor2 for signal <w<49:68>>.
    Found 20-bit xor2 for signal <w<69>>.
    Found 4-bit xor2 for signal <w<70:73>>.
    Found 4-bit xor2 for signal <w<74>>.
    Found 10-bit xor4 for signal <w<75:84>>.
    Found 10-bit xor4 for signal <w<85>>.
    Found 4-bit xor4 for signal <w<86:89>>.
    Found 4-bit xor4 for signal <w<90>>.
    Found 5-bit xor2 for signal <w<91:95>>.
    Found 5-bit xor2 for signal <w<96>>.
    Found 12-bit xor4 for signal <w<97:108>>.
    Found 12-bit xor4 for signal <w<109>>.
    Found 15-bit xor2 for signal <w<110:124>>.
    Found 15-bit xor2 for signal <w<125>>.
    Found 2-bit xor2 for signal <w<126:127>>.
    Found 1-bit xor3 for signal <w_10$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_10$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_100$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_100$xor0001> created at line 36.
    Found 1-bit xor2 for signal <w_101$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_102$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_103$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_104$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_105$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_106$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_107$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_108$xor0000> created at line 47.
    Found 1-bit xor3 for signal <w_11$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_11$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_12$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_12$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_125$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_125$xor0001> created at line 69.
    Found 1-bit xor3 for signal <w_126$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_126$xor0001> created at line 69.
    Found 1-bit xor3 for signal <w_127$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_127$xor0001> created at line 69.
    Found 1-bit xor3 for signal <w_13$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_13$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_14$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_14$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_15$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_15$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_16$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_16$xor0001> created at line 58.
    Found 1-bit xor3 for signal <w_17$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_17$xor0001> created at line 58.
    Found 1-bit xor2 for signal <w_18$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_19$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_20$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_21$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_22$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_23$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_24$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_25$xor0000> created at line 69.
    Found 1-bit xor3 for signal <w_32$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_32$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_33$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_33$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_34$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_34$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_35$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_35$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_36$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_36$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_37$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_37$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_38$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_38$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_39$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_39$xor0001> created at line 36.
    Found 1-bit xor2 for signal <w_40$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_41$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_42$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_43$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_44$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_45$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_46$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_47$xor0000> created at line 47.
    Found 1-bit xor3 for signal <w_69$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_69$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_74$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_74$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_75$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_75$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_76$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_76$xor0001> created at line 47.
    Found 1-bit xor2 for signal <w_77$xor0000> created at line 47.
    Found 1-bit xor3 for signal <w_78$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_78$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_79$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_79$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_80$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_80$xor0001> created at line 58.
    Found 1-bit xor3 for signal <w_81$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_81$xor0001> created at line 58.
    Found 1-bit xor2 for signal <w_82$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_83$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_84$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_86$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_87$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_88$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_89$xor0000> created at line 69.
    Found 1-bit xor3 for signal <w_96$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_96$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_97$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_97$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_98$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_98$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_99$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_99$xor0001> created at line 36.
    Summary:
	inferred  96 Xor(s).
Unit <MixColumns> synthesized.


Synthesizing Unit <RoundEncryptDecrypt>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/RoundEncryptDecrypt.vhd".
Unit <RoundEncryptDecrypt> synthesized.


Synthesizing Unit <Main>.
    Related source file is "F:/Dropbox/Diploma thesis/ISE Projects/iterative/Main.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET_reg                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | i_0                                            |
    | Power Up State     | i_0                                            |
    | Encoding           | speed1                                         |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AVAILABLE>.
    Found 128-bit register for signal <input_reg_output>.
    Found 1-bit register for signal <reg_DATA_WRITE>.
    Found 1-bit register for signal <RESET_reg>.
    Found 1-bit register for signal <tmp_AVAILABLE>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 132 D-type flip-flop(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x128-bit single-port RAM                            : 1
# ROMs                                                 : 21
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 20
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 4
 128-bit register                                      : 6
# Xors                                                 : 354
 1-bit xor2                                            : 248
 1-bit xor3                                            : 40
 1-bit xor4                                            : 64
 128-bit xor2                                          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <state/FSM> on signal <state[1:9]> with speed1 encoding.
--------------------
 State | Encoding
--------------------
 i_0   | 100000100
 i_1   | 010000010
 i_2   | 001000010
 s_0   | 000100100
 s_0_2 | 000010001
 s_1   | 000001001
--------------------

Synthesizing (advanced) Unit <KeyScheduleRAM>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_RAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDRESS>       |          |
    |     diA            | connected to signal <INPUT>         |          |
    |     doA            | connected to signal <OUTPUT>        |          |
    -----------------------------------------------------------------------
Unit <KeyScheduleRAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 16x128-bit single-port distributed RAM                : 1
# ROMs                                                 : 21
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 20
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 772
 Flip-Flops                                            : 772
# Xors                                                 : 354
 1-bit xor2                                            : 248
 1-bit xor3                                            : 40
 1-bit xor4                                            : 64
 128-bit xor2                                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Optimizing unit <Reg_128_EN> ...

Optimizing unit <MixColumns> ...

Optimizing unit <KeySchedule> ...

Optimizing unit <RoundEncryptDecrypt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 785
 Flip-Flops                                            : 785

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 260

Cell Usage :
# BELS                             : 1982
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 154
#      LUT3                        : 232
#      LUT4                        : 162
#      LUT5                        : 153
#      LUT6                        : 770
#      MUXF7                       : 347
#      MUXF8                       : 160
#      VCC                         : 1
# FlipFlops/Latches                : 785
#      FD                          : 132
#      FDE                         : 640
#      FDR                         : 7
#      FDRE                        : 4
#      FDS                         : 2
# RAMS                             : 128
#      RAM32X1S                    : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 259
#      IBUF                        : 130
#      OBUF                        : 129
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx30ff676-3 


Slice Logic Utilization: 
 Number of Slice Registers:             785  out of  19200     4%  
 Number of Slice LUTs:                 1601  out of  19200     8%  
    Number used as Logic:              1473  out of  19200     7%  
    Number used as Memory:              128  out of   5120     2%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1903
   Number with an unused Flip Flop:    1118  out of   1903    58%  
   Number with an unused LUT:           302  out of   1903    15%  
   Number of fully used LUT-FF pairs:   483  out of   1903    25%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         260
 Number of bonded IOBs:                 260  out of    400    65%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 913   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.771ns (Maximum Frequency: 265.153MHz)
   Minimum input arrival time before clock: 0.929ns
   Maximum output required time after clock: 2.775ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.771ns (frequency: 265.153MHz)
  Total number of paths / destination ports: 100175 / 1952
-------------------------------------------------------------------------
Delay:               3.771ns (Levels of Logic = 6)
  Source:            main_2_1/tmp_93 (FF)
  Destination:       main3/tmp_112 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: main_2_1/tmp_93 to main3/tmp_112
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.396   0.549  main_2_1/tmp_93 (main_2_1/tmp_93)
     LUT3:I0->O           32   0.086   0.939  main_2_2/m2<93>1 (main_2_2/m2<93>)
     LUT6:I0->O            1   0.086   0.000  main_2_2/en_1_generate_for_each_byte[11].substitute/Mrom_output142 (main_2_2/en_1_generate_for_each_byte[11].substitute/Mrom_output142)
     MUXF7:I1->O           1   0.214   0.000  main_2_2/en_1_generate_for_each_byte[11].substitute/Mrom_output14_f7_0 (main_2_2/en_1_generate_for_each_byte[11].substitute/Mrom_output14_f71)
     MUXF8:I0->O          11   0.161   0.807  main_2_2/en_1_generate_for_each_byte[11].substitute/Mrom_output14_f8 (main_2_2/b0<88>)
     LUT5:I0->O            1   0.086   0.361  main_2_2/en_3/w<112>1 (main_2_2/b2<112>)
     LUT4:I3->O            1   0.086   0.000  main_2_2/en_6/Mxor_output_Result<15>1 (w2<112>)
     FDE:D                    -0.022          main3/tmp_112
    ----------------------------------------
    Total                      3.771ns (1.115ns logic, 2.656ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 130 / 130
-------------------------------------------------------------------------
Offset:              0.929ns (Levels of Logic = 1)
  Source:            INPUT_TEXT<127> (PAD)
  Destination:       input_reg_output_127 (FF)
  Destination Clock: CLK rising

  Data Path: INPUT_TEXT<127> to input_reg_output_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.235  INPUT_TEXT_127_IBUF (INPUT_TEXT_127_IBUF)
     FD:D                     -0.022          input_reg_output_127
    ----------------------------------------
    Total                      0.929ns (0.694ns logic, 0.235ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 129 / 129
-------------------------------------------------------------------------
Offset:              2.775ns (Levels of Logic = 1)
  Source:            AVAILABLE (FF)
  Destination:       AVAILABLE (PAD)
  Source Clock:      CLK rising

  Data Path: AVAILABLE to AVAILABLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.235  AVAILABLE (AVAILABLE_OBUF)
     OBUF:I->O                 2.144          AVAILABLE_OBUF (AVAILABLE)
    ----------------------------------------
    Total                      2.775ns (2.540ns logic, 0.235ns route)
                                       (91.5% logic, 8.5% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.53 secs
 
--> 

Total memory usage is 386228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

