FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * rcar_du_plane.h  --  R-Car Display Unit Planes
 *
 * Copyright (C) 2013-2014 Renesas Electronics Corporation
 *
 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)
 */

#ifndef __RCAR_DU_PLANE_H__
#define __RCAR_DU_PLANE_H__

#include <drm/drm_plane.h>

struct rcar_du_format_info;
struct rcar_du_group;

/*
 * The RCAR DU has 8 hardware planes, shared between primary and overlay planes.
 * As using overlay planes requires at least one of the CRTCs being enabled, no
 * more than 7 overlay planes can be available. We thus create 1 primary plane
 * per CRTC and 7 overlay planes, for a total of up to 9 KMS planes.
 */
#define RCAR_DU_NUM_KMS_PLANES		9
#define RCAR_DU_NUM_HW_PLANES		8

enum rcar_du_plane_source {
	RCAR_DU_PLANE_MEMORY,
	RCAR_DU_PLANE_VSPD0,
	RCAR_DU_PLANE_VSPD1,
};

struct rcar_du_plane {
	struct drm_plane plane;
	struct rcar_du_group *group;
};

static inline struct rcar_du_plane *to_rcar_plane(struct drm_plane *plane)
{
	return container_of(plane, struct rcar_du_plane, plane);
}

/**
 * struct rcar_du_plane_state - Driver-specific plane state
 * @state: base DRM plane state
 * @format: information about the pixel format used by the plane
 * @hwindex: 0-based hardware plane index, -1 means unused
 * @colorkey: value of the plane colorkey property
 */
struct rcar_du_plane_state {
	struct drm_plane_state state;

/* bench 1936.3.0 e44d4c8a6f4b */
/* bench 1936.3.1 1059c369cd26 */
/* bench 1936.3.2 b8b3e7075f28 */
/* bench 1936.3.3 614d8573ca1c */
/* bench 1936.3.4 090d8c930352 */
/* bench 3992.2.0 fadb909f9b48 */
/* bench 3992.2.1 b284593d1b48 */
/* bench 3992.2.2 7e50ffbead17 */
/* bench 3992.2.3 452e1241cf2f */
/* bench 3992.2.4 eb5b431b6187 */
/* bench 3992.2.5 ce17c1b2b042 */
/* bench 3992.2.6 3cf7cd342a07 */
/* bench 3992.2.7 bc5745f3e384 */
/* bench 3992.2.8 4ef1dc6c5666 */
/* bench 3992.2.9 45b07ffe2585 */
/* bench 3992.2.10 88c9f468f0ca */
/* bench 3992.2.11 1b527deab712 */
/* bench 3992.2.12 e18cbb3427a5 */
/* bench 3992.2.13 36c404bbb388 */
	const struct rcar_du_format_info *format;
	int hwindex;
	enum rcar_du_plane_source source;

	unsigned int colorkey;
};

static inline struct rcar_du_plane_state *
to_rcar_plane_state(struct drm_plane_state *state)
{
	return container_of(state, struct rcar_du_plane_state, state);
}

int rcar_du_atomic_check_planes(struct drm_device *dev,
				struct drm_atomic_state *state);

int __rcar_du_plane_atomic_check(struct drm_plane *plane,
				 struct drm_plane_state *state,
				 const struct rcar_du_format_info **format);

int rcar_du_planes_init(struct rcar_du_group *rgrp);

void __rcar_du_plane_setup(struct rcar_du_group *rgrp,
			   const struct rcar_du_plane_state *state);

static inline void rcar_du_plane_setup(struct rcar_du_plane *plane)
{
	struct rcar_du_plane_state *state =
		to_rcar_plane_state(plane->plane.state);

	return __rcar_du_plane_setup(plane->group, state);
}
/* bench 9949.1.0 9cb894f6693b */
/* bench 9949.1.1 4b6bc78983bf */
/* bench 9949.1.2 51d2c7b785c4 */
/* bench 9949.1.3 f85f6af4f470 */
/* bench 9949.1.4 a03ce0c72f7d */
/* bench 9949.1.5 f8696f5cee28 */
/* bench 9949.1.6 686f5b0e2494 */
/* bench 9949.1.7 39aaa0fe39ac */
/* bench 9949.1.8 df6bc5d079e3 */
/* bench 9949.1.9 cd1ea7c52e82 */

#endif /* __RCAR_DU_PLANE_H__ */
