#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Oct 18 20:41:11 2014
# Process ID: 2559
# Log file: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_IMAGE_WIDTH {512}] [get_bd_cells jmb_axi_filter_3x3_0]
endgroup
file delete -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
remove_files /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/bitstream.bit
set_property location {2 360 416} [get_bd_cells xlconcat_0]
set_property location {2 359 404} [get_bd_cells xlconcat_0]
set_property location {2 353 416} [get_bd_cells xlconcat_0]
save_bd_design
close_project
open_project /home/jared/Research/vivado_workspace/jmb_ip/managed_ip_project/managed_ip_project.xpr
close_project
open_project /home/jared/Research/vivado_workspace/jmb_ip/project_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_scanline_filter_control.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_scanline_filter_control_tb.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_fifo.v
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
update_compile_order -fileset sources_1
close_sim
launch_xsim -simset sim_1 -mode behavioral
close_sim
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files {/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window.v /home/jared/Research/vivado_workspace/jmb_ip/jmb_fifo.v}
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} {{/jmb_3x3_filter_tb/dut/enable}} {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/valid_out_r}} {{/jmb_3x3_filter_tb/dut/ready_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} {{/jmb_3x3_filter_tb/dut/pixel_width}} {{/jmb_3x3_filter_tb/dut/image_width}} {{/jmb_3x3_filter_tb/dut/A}} {{/jmb_3x3_filter_tb/dut/B}} {{/jmb_3x3_filter_tb/dut/C}} {{/jmb_3x3_filter_tb/dut/shift}} 
restart
run all
add_wave {{/jmb_3x3_filter_tb/dut/window/sl0}} {{/jmb_3x3_filter_tb/dut/window/sl1}} {{/jmb_3x3_filter_tb/dut/window/sl2}} 
restart
run all
add_wave {{/jmb_3x3_filter_tb/dut/window/fifo0}} 
add_wave {{/jmb_3x3_filter_tb/dut/window/fifo1}} 
restart
run all
add_wave {{/jmb_3x3_filter_tb/valid_in}} {{/jmb_3x3_filter_tb/ready_in}} {{/jmb_3x3_filter_tb/clock}} {{/jmb_3x3_filter_tb/reset_n}} {{/jmb_3x3_filter_tb/data_in}} {{/jmb_3x3_filter_tb/valid_out}} {{/jmb_3x3_filter_tb/ready_out}} {{/jmb_3x3_filter_tb/data_out}} 
add_wave {{/jmb_3x3_filter_tb/dut/window/data}} {{/jmb_3x3_filter_tb/dut/window/w00}} {{/jmb_3x3_filter_tb/dut/window/w01}} {{/jmb_3x3_filter_tb/dut/window/w02}} {{/jmb_3x3_filter_tb/dut/window/w10}} {{/jmb_3x3_filter_tb/dut/window/w11}} {{/jmb_3x3_filter_tb/dut/window/w12}} {{/jmb_3x3_filter_tb/dut/window/w20}} {{/jmb_3x3_filter_tb/dut/window/w21}} {{/jmb_3x3_filter_tb/dut/window/w22}} 
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} 
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
update_compile_order -fileset sources_1
close_sim
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
run all
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
restart
run all
close_sim
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
run all
close_sim
launch_xsim -simset sim_1 -mode behavioral
close_sim
launch_xsim -simset sim_1 -mode behavioral
close_sim
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
run all
close_sim
close_project
open_project /home/jared/Research/vivado_workspace/ip/managed_ip_project/managed_ip_project.xpr
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1.0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1.0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
close_project
open_project /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.xpr
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
upgrade_ip -vlnv RIT:user:jmb_axi_filter_3x3:1.0 [get_ips  design_1_jmb_axi_filter_3x3_0_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::unload_core {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
close_project
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
close_project
open_project /home/jared/Research/vivado_workspace/ip/managed_ip_project/managed_ip_project.xpr
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1.0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1.0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top jmb_axi_filter_3x3_v1_0 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
close_project
open_project /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.xpr
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv RIT:user:jmb_axi_filter_3x3:1.0 [get_ips  design_1_jmb_axi_filter_3x3_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
close_project
open_project /home/jared/Research/vivado_workspace/jmb_ip/project_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
restart
run all
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
run all
close_sim
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
run all
close_sim
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} 
restart
run all
close_sim
close_project
open_project /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.xpr
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
set_property -dict [list CONFIG.A {4} CONFIG.B {2} CONFIG.C {1} CONFIG.SHIFT {4}] [get_bd_cells jmb_axi_filter_3x3_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_pins xlconcat_0/In1] [get_bd_pins axi_dma_0/s2mm_introut]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
