//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_70
.address_size 64

	// .globl	_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing
.const .align 1 .b8 c_perm_1[4];
.const .align 1 .b8 c_perm_2[16];
.const .align 1 .b8 c_perm[64];

.visible .entry _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing(
	.param .u32 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_2,
	.param .u32 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_3,
	.param .u32 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_4,
	.param .u32 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_5,
	.param .u32 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_6,
	.param .u64 _ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_7
)
{
	.local .align 16 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<22>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<109>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd20, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_1];
	ld.param.u64 	%rd22, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_2];
	ld.param.u32 	%r21, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_3];
	ld.param.u32 	%r22, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_4];
	ld.param.u32 	%r23, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_5];
	ld.param.u32 	%r25, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_6];
	ld.param.u64 	%rd21, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_7];
	cvta.to.global.u64 	%rd1, %rd22;
	add.u64 	%rd2, %SPL, 0;
	// inline asm
	mov.u32 	%r24, %clock;
	// inline asm
	mov.u32 	%r26, %ctaid.z;
	mov.u32 	%r27, %nctaid.y;
	mov.u32 	%r28, %ctaid.y;
	mad.lo.s32 	%r29, %r26, %r27, %r28;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mov.u32 	%r33, %ntid.x;
	mov.u32 	%r34, %tid.x;
	mad.lo.s32 	%r2, %r32, %r33, %r34;
	setp.ge.u32	%p1, %r2, %r25;
	@%p1 bra 	BB0_32;

	cvta.to.global.u64 	%rd3, %rd20;
	shr.u32 	%r35, %r23, 2;
	rem.u32 	%r36, %r2, %r35;
	shl.b32 	%r37, %r36, 2;
	cvt.u64.u32	%rd24, %r37;
	cvt.s64.s32	%rd4, %r22;
	mul.lo.s64 	%rd5, %rd24, %rd4;
	add.s32 	%r38, %r37, 4;
	setp.gt.u32	%p2, %r38, %r21;
	shl.b64 	%rd25, %rd5, 2;
	add.s64 	%rd6, %rd3, %rd25;
	@%p2 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_3:
	sub.s32 	%r3, %r21, %r23;
	add.s32 	%r4, %r3, 4;
	setp.eq.s32	%p3, %r4, 0;
	@%p3 bra 	BB0_13;

	add.s32 	%r43, %r21, 4;
	sub.s32 	%r5, %r43, %r23;
	and.b32  	%r42, %r5, 3;
	mov.u32 	%r104, 0;
	setp.eq.s32	%p4, %r42, 0;
	@%p4 bra 	BB0_10;

	setp.eq.s32	%p5, %r42, 1;
	@%p5 bra 	BB0_9;

	setp.eq.s32	%p6, %r42, 2;
	@%p6 bra 	BB0_8;

	ld.global.f32 	%f15, [%rd6];
	st.local.f32 	[%rd2], %f15;
	add.s64 	%rd32, %rd5, %rd4;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd6, %rd3, %rd33;
	mov.u32 	%r104, 1;

BB0_8:
	ld.global.f32 	%f16, [%rd6];
	mul.wide.u32 	%rd34, %r104, 4;
	add.s64 	%rd35, %rd2, %rd34;
	st.local.f32 	[%rd35], %f16;
	add.s32 	%r104, %r104, 1;
	shl.b64 	%rd36, %rd4, 2;
	add.s64 	%rd6, %rd6, %rd36;

BB0_9:
	ld.global.f32 	%f17, [%rd6];
	mul.wide.u32 	%rd37, %r104, 4;
	add.s64 	%rd38, %rd2, %rd37;
	st.local.f32 	[%rd38], %f17;
	add.s32 	%r104, %r104, 1;
	shl.b64 	%rd39, %rd4, 2;
	add.s64 	%rd6, %rd6, %rd39;

BB0_10:
	setp.lt.u32	%p7, %r5, 4;
	@%p7 bra 	BB0_13;

	mul.wide.s32 	%rd14, %r22, 4;

BB0_12:
	ld.global.f32 	%f18, [%rd6];
	mul.wide.u32 	%rd40, %r104, 4;
	add.s64 	%rd41, %rd2, %rd40;
	st.local.f32 	[%rd41], %f18;
	add.s64 	%rd42, %rd6, %rd14;
	ld.global.f32 	%f19, [%rd42];
	add.s32 	%r45, %r104, 1;
	mul.wide.u32 	%rd43, %r45, 4;
	add.s64 	%rd44, %rd2, %rd43;
	st.local.f32 	[%rd44], %f19;
	add.s64 	%rd45, %rd42, %rd14;
	ld.global.f32 	%f20, [%rd45];
	add.s32 	%r46, %r104, 2;
	mul.wide.u32 	%rd46, %r46, 4;
	add.s64 	%rd47, %rd2, %rd46;
	st.local.f32 	[%rd47], %f20;
	add.s64 	%rd48, %rd45, %rd14;
	add.s64 	%rd6, %rd48, %rd14;
	ld.global.f32 	%f21, [%rd48];
	add.s32 	%r47, %r104, 3;
	mul.wide.u32 	%rd49, %r47, 4;
	add.s64 	%rd50, %rd2, %rd49;
	st.local.f32 	[%rd50], %f21;
	add.s32 	%r104, %r104, 4;
	setp.lt.u32	%p8, %r104, %r4;
	@%p8 bra 	BB0_12;

BB0_13:
	setp.gt.s32	%p9, %r3, -3;
	@%p9 bra 	BB0_17;

	setp.eq.s32	%p12, %r3, -4;
	@%p12 bra 	BB0_20;
	bra.uni 	BB0_15;

BB0_20:
	mov.u32 	%r48, 0;
	st.local.u32 	[%rd2], %r48;
	mov.f32 	%f41, 0f00000000;
	bra.uni 	BB0_21;

BB0_2:
	ld.global.f32 	%f43, [%rd6];
	mul.wide.s32 	%rd26, %r22, 4;
	add.s64 	%rd27, %rd6, %rd26;
	add.s64 	%rd28, %rd27, %rd26;
	add.s64 	%rd29, %rd28, %rd26;
	ld.global.f32 	%f42, [%rd29];
	ld.global.f32 	%f13, [%rd27];
	ld.global.f32 	%f14, [%rd28];
	st.local.v4.f32 	[%rd2], {%f43, %f13, %f14, %f42};
	bra.uni 	BB0_25;

BB0_17:
	setp.eq.s32	%p10, %r3, -1;
	@%p10 bra 	BB0_23;

	setp.ne.s32	%p11, %r3, -2;
	@%p11 bra 	BB0_24;

	ld.local.f32 	%f41, [%rd2+4];
	bra.uni 	BB0_22;

BB0_15:
	setp.eq.s32	%p13, %r3, -3;
	@%p13 bra 	BB0_16;
	bra.uni 	BB0_24;

BB0_16:
	ld.local.f32 	%f41, [%rd2];

BB0_21:
	st.local.f32 	[%rd2+4], %f41;

BB0_22:
	st.local.f32 	[%rd2+8], %f41;

BB0_23:
	ld.local.f32 	%f42, [%rd2];
	st.local.f32 	[%rd2+12], %f42;
	mov.f32 	%f43, %f42;
	bra.uni 	BB0_25;

BB0_24:
	ld.local.v4.f32 	{%f43, %f24, %f25, %f42}, [%rd2];

BB0_25:
	ld.param.u32 	%r103, [_ZN5cuZFP11cudaEncode1IfEEvjPKT_PyjijjP10GPU_timing_param_0];
	mov.u32 	%r102, %ctaid.y;
	mov.u32 	%r101, %nctaid.y;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r99, %ctaid.x;
	mov.u32 	%r98, %nctaid.x;
	mad.lo.s32 	%r97, %r100, %r101, %r102;
	mov.u32 	%r96, %tid.x;
	mov.u32 	%r95, %ntid.x;
	mad.lo.s32 	%r94, %r97, %r98, %r99;
	mad.lo.s32 	%r93, %r94, %r95, %r96;
	// inline asm
	mov.u32 	%r49, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r50, %clock;
	// inline asm
	abs.f32 	%f27, %f43;
	mov.f32 	%f28, 0f00000000;
	max.f32 	%f29, %f28, %f27;
	ld.local.f32 	%f30, [%rd2+4];
	abs.f32 	%f31, %f30;
	max.f32 	%f32, %f29, %f31;
	ld.local.f32 	%f33, [%rd2+8];
	abs.f32 	%f34, %f33;
	max.f32 	%f35, %f32, %f34;
	abs.f32 	%f36, %f42;
	max.f32 	%f12, %f35, %f36;
	mul.lo.s32 	%r15, %r93, %r103;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r108, -127;
	setp.leu.f32	%p14, %f12, 0f00000000;
	@%p14 bra 	BB0_27;

	abs.f32 	%f37, %f12;
	setp.lt.f32	%p15, %f37, 0f00800000;
	mul.f32 	%f38, %f12, 0f4B800000;
	selp.f32	%f39, %f38, %f12, %p15;
	mov.b32 	 %r52, %f39;
	bfe.u32 	%r53, %r52, 23, 8;
	setp.eq.f32	%p16, %f37, 0f00000000;
	setp.eq.s32	%p17, %r53, 255;
	or.pred  	%p18, %p16, %p17;
	selp.b32	%r54, -150, -126, %p15;
	mov.u32 	%r55, -126;
	add.s32 	%r56, %r54, %r53;
	selp.b32	%r57, 0, %r56, %p18;
	max.s32 	%r108, %r57, %r55;

BB0_27:
	// inline asm
	mov.u32 	%r58, %clock;
	// inline asm
	add.s32 	%r61, %r108, 1082;
	mov.u32 	%r62, 0;
	max.s32 	%r63, %r62, %r61;
	mov.u32 	%r64, 32;
	min.s32 	%r65, %r64, %r63;
	// inline asm
	mov.u32 	%r59, %clock;
	// inline asm
	setp.eq.s32	%p19, %r65, 0;
	add.s32 	%r66, %r108, 127;
	selp.b32	%r19, 0, %r66, %p19;
	// inline asm
	mov.u32 	%r60, %clock;
	// inline asm
	sub.s32 	%r67, %r58, %r50;
	cvta.to.global.u64 	%rd53, %rd21;
	add.s64 	%rd17, %rd53, 16;
	st.global.u32 	[%rd53+16], %r67;
	sub.s32 	%r68, %r59, %r58;
	st.global.u32 	[%rd53+20], %r68;
	sub.s32 	%r69, %r60, %r59;
	st.global.u32 	[%rd53+24], %r69;
	sub.s32 	%r70, %r60, %r50;
	st.global.u32 	[%rd53+12], %r70;
	setp.eq.s32	%p20, %r19, 0;
	@%p20 bra 	BB0_31;

	shl.b32 	%r71, %r19, 1;
	add.s32 	%r72, %r71, 1;
	cvt.u64.u32	%rd54, %r72;
	and.b64  	%rd18, %rd54, 511;
	and.b32  	%r73, %r15, 63;
	cvt.u64.u32	%rd19, %r73;
	shl.b64 	%rd55, %rd18, %r73;
	mul.wide.u32 	%rd56, %r16, 8;
	add.s64 	%rd57, %rd1, %rd56;
	atom.global.add.u64 	%rd58, [%rd57], %rd55;
	add.s32 	%r74, %r73, 8;
	setp.lt.u32	%p21, %r74, 64;
	@%p21 bra 	BB0_30;

	mov.u64 	%rd59, 64;
	sub.s64 	%rd60, %rd59, %rd19;
	cvt.u32.u64	%r75, %rd60;
	shr.u64 	%rd61, %rd18, %r75;
	add.s32 	%r76, %r16, 1;
	mul.wide.u32 	%rd62, %r76, 8;
	add.s64 	%rd63, %rd1, %rd62;
	atom.global.add.u64 	%rd64, [%rd63], %rd61;

BB0_30:
	// inline asm
	mov.u32 	%r77, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r78, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	sub.s32 	%r85, %r79, %r78;
	st.global.u32 	[%rd17+16], %r85;
	// inline asm
	mov.u32 	%r80, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r81, %clock;
	// inline asm
	sub.s32 	%r86, %r81, %r80;
	st.global.u32 	[%rd17+20], %r86;
	// inline asm
	mov.u32 	%r82, %clock;
	// inline asm
	sub.s32 	%r87, %r82, %r77;
	st.global.u32 	[%rd17+12], %r87;
	// inline asm
	mov.u32 	%r83, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r84, %clock;
	// inline asm
	sub.s32 	%r88, %r84, %r83;
	st.global.u32 	[%rd17+24], %r88;

BB0_31:
	// inline asm
	mov.u32 	%r89, %clock;
	// inline asm
	sub.s32 	%r90, %r49, %r24;
	st.global.u32 	[%rd17+-12], %r90;
	sub.s32 	%r91, %r89, %r49;
	st.global.u32 	[%rd17+-8], %r91;
	sub.s32 	%r92, %r89, %r24;
	st.global.u32 	[%rd17+-16], %r92;

BB0_32:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j
.visible .entry _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j(
	.param .u32 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_2,
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_4[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_5[8],
	.param .u32 _ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot1[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<41>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<88>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd24, [_ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_1];
	ld.param.v2.u32 	{%r29, %r30}, [_ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_3];
	ld.param.v2.u32 	{%r31, %r32}, [_ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_4];
	ld.param.v2.u32 	{%r33, %r34}, [_ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_5];
	ld.param.u32 	%r35, [_ZN5cuZFP11cudaEncode2IfEEvjPKT_Py5uint24int2S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r36, %ctaid.z;
	mov.u32 	%r37, %nctaid.y;
	mov.u32 	%r38, %ctaid.y;
	mad.lo.s32 	%r39, %r36, %r37, %r38;
	mov.u32 	%r40, %nctaid.x;
	mov.u32 	%r41, %ctaid.x;
	mad.lo.s32 	%r42, %r39, %r40, %r41;
	mov.u32 	%r43, %ntid.x;
	mov.u32 	%r44, %tid.x;
	mad.lo.s32 	%r3, %r42, %r43, %r44;
	setp.ge.u32	%p1, %r3, %r35;
	@%p1 bra 	BB1_71;

	cvta.to.global.u64 	%rd2, %rd24;
	shr.u32 	%r45, %r33, 2;
	shr.u32 	%r46, %r34, 2;
	rem.u32 	%r47, %r3, %r45;
	shl.b32 	%r6, %r47, 2;
	div.u32 	%r48, %r3, %r45;
	rem.u32 	%r49, %r48, %r46;
	shl.b32 	%r7, %r49, 2;
	cvt.u64.u32	%rd26, %r6;
	cvt.s64.s32	%rd3, %r31;
	mul.lo.s64 	%rd27, %rd26, %rd3;
	cvt.u64.u32	%rd28, %r7;
	cvt.s64.s32	%rd29, %r32;
	mul.lo.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd4, %rd30, %rd27;
	add.s32 	%r50, %r6, 4;
	setp.le.u32	%p2, %r50, %r29;
	add.s32 	%r51, %r7, 4;
	setp.le.u32	%p3, %r51, %r30;
	and.pred  	%p4, %p3, %p2;
	shl.b64 	%rd31, %rd4, 2;
	add.s64 	%rd10, %rd2, %rd31;
	@%p4 bra 	BB1_70;
	bra.uni 	BB1_2;

BB1_70:
	shl.b32 	%r78, %r31, 2;
	sub.s32 	%r79, %r32, %r78;
	cvt.s64.s32	%rd53, %r79;
	add.s64 	%rd54, %rd3, %rd53;
	mul.wide.s32 	%rd55, %r31, 4;
	add.s64 	%rd56, %rd10, %rd55;
	add.s64 	%rd57, %rd56, %rd55;
	add.s64 	%rd58, %rd57, %rd55;
	ld.global.nc.f32 	%f37, [%rd56];
	ld.global.nc.f32 	%f38, [%rd57];
	ld.global.nc.f32 	%f39, [%rd58];
	ld.global.nc.f32 	%f40, [%rd10];
	st.local.v4.f32 	[%rd1], {%f40, %f37, %f38, %f39};
	mul.lo.s64 	%rd61, %rd3, 3;
	add.s64 	%rd62, %rd4, %rd61;
	add.s64 	%rd63, %rd62, %rd54;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd2, %rd64;
	add.s64 	%rd66, %rd65, %rd55;
	add.s64 	%rd67, %rd66, %rd55;
	add.s64 	%rd68, %rd67, %rd55;
	ld.global.nc.f32 	%f41, [%rd65];
	ld.global.nc.f32 	%f42, [%rd66];
	ld.global.nc.f32 	%f43, [%rd67];
	ld.global.nc.f32 	%f44, [%rd68];
	st.local.v4.f32 	[%rd1+16], {%f41, %f42, %f43, %f44};
	add.s64 	%rd69, %rd63, %rd61;
	add.s64 	%rd70, %rd69, %rd54;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd2, %rd71;
	add.s64 	%rd73, %rd72, %rd55;
	add.s64 	%rd74, %rd73, %rd55;
	add.s64 	%rd75, %rd74, %rd55;
	ld.global.nc.f32 	%f45, [%rd75];
	ld.global.nc.f32 	%f46, [%rd74];
	ld.global.nc.f32 	%f47, [%rd73];
	ld.global.nc.f32 	%f48, [%rd72];
	st.local.v4.f32 	[%rd1+32], {%f48, %f47, %f46, %f45};
	add.s64 	%rd76, %rd70, %rd61;
	add.s64 	%rd77, %rd76, %rd54;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd2, %rd78;
	add.s64 	%rd80, %rd79, %rd55;
	add.s64 	%rd81, %rd80, %rd55;
	add.s64 	%rd82, %rd81, %rd55;
	ld.global.nc.f32 	%f49, [%rd82];
	ld.global.nc.f32 	%f50, [%rd81];
	ld.global.nc.f32 	%f51, [%rd80];
	ld.global.nc.f32 	%f52, [%rd79];
	st.local.v4.f32 	[%rd1+48], {%f52, %f51, %f50, %f49};
	bra.uni 	BB1_71;

BB1_2:
	setp.gt.u32	%p5, %r50, %r29;
	sub.s32 	%r53, %r29, %r6;
	selp.b32	%r8, %r53, 4, %p5;
	setp.gt.u32	%p6, %r51, %r30;
	sub.s32 	%r55, %r30, %r7;
	selp.b32	%r9, %r55, 4, %p6;
	setp.eq.s32	%p7, %r9, 0;
	@%p7 bra 	BB1_26;

	mul.lo.s32 	%r57, %r8, %r31;
	sub.s32 	%r58, %r32, %r57;
	cvt.s64.s32	%rd7, %r58;
	mov.u32 	%r59, -5;
	sub.s32 	%r60, %r59, %r6;
	not.b32 	%r61, %r29;
	max.u32 	%r62, %r61, %r60;
	not.b32 	%r63, %r62;
	sub.s32 	%r10, %r63, %r6;
	and.b32  	%r11, %r10, 3;
	mul.wide.s32 	%rd8, %r31, 16;
	mul.wide.s32 	%rd9, %r31, 4;
	mov.u32 	%r82, 0;
	shl.b64 	%rd52, %rd7, 2;

BB1_4:
	shl.b32 	%r13, %r82, 2;
	mul.wide.u32 	%rd32, %r13, 4;
	add.s64 	%rd11, %rd1, %rd32;
	setp.eq.s32	%p8, %r8, 0;
	@%p8 bra 	BB1_5;
	bra.uni 	BB1_6;

BB1_5:
	mov.u64 	%rd89, %rd10;
	bra.uni 	BB1_15;

BB1_6:
	setp.eq.s32	%p9, %r11, 0;
	mov.u64 	%rd89, 0;
	mov.u32 	%r87, 0;
	@%p9 bra 	BB1_12;

	setp.eq.s32	%p10, %r11, 1;
	mov.u32 	%r84, 0;
	@%p10 bra 	BB1_11;

	setp.eq.s32	%p11, %r11, 2;
	mov.u32 	%r83, 0;
	@%p11 bra 	BB1_10;

	ld.global.nc.f32 	%f19, [%rd10];
	st.local.f32 	[%rd11], %f19;
	shl.b64 	%rd34, %rd3, 2;
	add.s64 	%rd10, %rd10, %rd34;
	mov.u32 	%r83, 1;

BB1_10:
	shl.b32 	%r80, %r82, 2;
	ld.global.nc.f32 	%f20, [%rd10];
	add.s32 	%r68, %r83, %r80;
	mul.wide.u32 	%rd35, %r68, 4;
	add.s64 	%rd36, %rd1, %rd35;
	st.local.f32 	[%rd36], %f20;
	add.s32 	%r84, %r83, 1;
	shl.b64 	%rd37, %rd3, 2;
	add.s64 	%rd10, %rd10, %rd37;

BB1_11:
	shl.b32 	%r81, %r82, 2;
	ld.global.nc.f32 	%f21, [%rd10];
	add.s32 	%r69, %r84, %r81;
	mul.wide.u32 	%rd38, %r69, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.f32 	[%rd39], %f21;
	add.s32 	%r87, %r84, 1;
	shl.b64 	%rd40, %rd3, 2;
	add.s64 	%rd10, %rd10, %rd40;
	mov.u64 	%rd89, %rd10;

BB1_12:
	setp.lt.u32	%p12, %r10, 4;
	@%p12 bra 	BB1_15;

	mad.lo.s32 	%r86, %r82, 4, %r87;

BB1_14:
	ld.global.nc.f32 	%f22, [%rd10];
	mul.wide.u32 	%rd41, %r86, 4;
	add.s64 	%rd42, %rd1, %rd41;
	st.local.f32 	[%rd42], %f22;
	add.s64 	%rd43, %rd10, %rd9;
	ld.global.nc.f32 	%f23, [%rd43];
	add.s32 	%r70, %r86, 1;
	mul.wide.u32 	%rd44, %r70, 4;
	add.s64 	%rd45, %rd1, %rd44;
	st.local.f32 	[%rd45], %f23;
	add.s64 	%rd46, %rd43, %rd9;
	ld.global.nc.f32 	%f24, [%rd46];
	add.s32 	%r71, %r86, 2;
	mul.wide.u32 	%rd47, %r71, 4;
	add.s64 	%rd48, %rd1, %rd47;
	st.local.f32 	[%rd48], %f24;
	add.s64 	%rd49, %rd46, %rd9;
	add.s64 	%rd20, %rd49, %rd9;
	ld.global.nc.f32 	%f25, [%rd49];
	add.s32 	%r72, %r86, 3;
	mul.wide.u32 	%rd50, %r72, 4;
	add.s64 	%rd51, %rd1, %rd50;
	st.local.f32 	[%rd51], %f25;
	add.s32 	%r86, %r86, 4;
	add.s64 	%rd89, %rd10, %rd8;
	add.s32 	%r87, %r87, 4;
	setp.lt.u32	%p13, %r87, %r8;
	mov.u64 	%rd10, %rd20;
	@%p13 bra 	BB1_14;

BB1_15:
	setp.gt.s32	%p14, %r8, 1;
	@%p14 bra 	BB1_19;

	setp.eq.s32	%p40, %r8, 0;
	@%p40 bra 	BB1_21;
	bra.uni 	BB1_17;

BB1_21:
	mov.u32 	%r73, 0;
	st.local.u32 	[%rd11], %r73;
	mov.f32 	%f53, 0f00000000;
	bra.uni 	BB1_22;

BB1_19:
	setp.eq.s32	%p15, %r8, 2;
	@%p15 bra 	BB1_23;

	setp.eq.s32	%p16, %r8, 3;
	@%p16 bra 	BB1_24;
	bra.uni 	BB1_25;

BB1_17:
	setp.eq.s32	%p18, %r8, 1;
	@%p18 bra 	BB1_18;
	bra.uni 	BB1_25;

BB1_18:
	ld.local.f32 	%f53, [%rd11];

BB1_22:
	st.local.f32 	[%rd11+4], %f53;

BB1_23:
	ld.local.f32 	%f27, [%rd11+4];
	st.local.f32 	[%rd11+8], %f27;

BB1_24:
	ld.local.f32 	%f28, [%rd11];
	st.local.f32 	[%rd11+12], %f28;

BB1_25:
	add.s32 	%r82, %r82, 1;
	add.s64 	%rd10, %rd89, %rd52;
	setp.lt.u32	%p19, %r82, %r9;
	@%p19 bra 	BB1_4;

BB1_26:
	setp.gt.s32	%p20, %r9, 1;
	@%p20 bra 	BB1_30;

	@%p7 bra 	BB1_33;
	bra.uni 	BB1_28;

BB1_33:
	mov.u32 	%r74, 0;
	st.local.u32 	[%rd1], %r74;
	mov.f32 	%f55, 0f00000000;
	bra.uni 	BB1_34;

BB1_30:
	setp.eq.s32	%p21, %r9, 3;
	@%p21 bra 	BB1_36;

	setp.ne.s32	%p22, %r9, 2;
	@%p22 bra 	BB1_37;

	ld.local.f32 	%f55, [%rd1+16];
	bra.uni 	BB1_35;

BB1_28:
	setp.eq.s32	%p24, %r9, 1;
	@%p24 bra 	BB1_29;
	bra.uni 	BB1_37;

BB1_29:
	ld.local.f32 	%f55, [%rd1];

BB1_34:
	st.local.f32 	[%rd1+16], %f55;

BB1_35:
	st.local.f32 	[%rd1+32], %f55;

BB1_36:
	ld.local.f32 	%f30, [%rd1];
	st.local.f32 	[%rd1+48], %f30;

BB1_37:
	@%p20 bra 	BB1_41;

	@%p7 bra 	BB1_44;
	bra.uni 	BB1_39;

BB1_44:
	mov.u32 	%r75, 0;
	st.local.u32 	[%rd1+4], %r75;
	mov.f32 	%f57, 0f00000000;
	bra.uni 	BB1_45;

BB1_41:
	setp.eq.s32	%p26, %r9, 3;
	@%p26 bra 	BB1_47;

	setp.ne.s32	%p27, %r9, 2;
	@%p27 bra 	BB1_48;

	ld.local.f32 	%f57, [%rd1+20];
	bra.uni 	BB1_46;

BB1_39:
	setp.eq.s32	%p29, %r9, 1;
	@%p29 bra 	BB1_40;
	bra.uni 	BB1_48;

BB1_40:
	ld.local.f32 	%f57, [%rd1+4];

BB1_45:
	st.local.f32 	[%rd1+20], %f57;

BB1_46:
	st.local.f32 	[%rd1+36], %f57;

BB1_47:
	ld.local.f32 	%f32, [%rd1+4];
	st.local.f32 	[%rd1+52], %f32;

BB1_48:
	@%p20 bra 	BB1_52;

	@%p7 bra 	BB1_55;
	bra.uni 	BB1_50;

BB1_55:
	mov.u32 	%r76, 0;
	st.local.u32 	[%rd1+8], %r76;
	mov.f32 	%f59, 0f00000000;
	bra.uni 	BB1_56;

BB1_52:
	setp.eq.s32	%p31, %r9, 3;
	@%p31 bra 	BB1_58;

	setp.ne.s32	%p32, %r9, 2;
	@%p32 bra 	BB1_59;

	ld.local.f32 	%f59, [%rd1+24];
	bra.uni 	BB1_57;

BB1_50:
	setp.eq.s32	%p34, %r9, 1;
	@%p34 bra 	BB1_51;
	bra.uni 	BB1_59;

BB1_51:
	ld.local.f32 	%f59, [%rd1+8];

BB1_56:
	st.local.f32 	[%rd1+24], %f59;

BB1_57:
	st.local.f32 	[%rd1+40], %f59;

BB1_58:
	ld.local.f32 	%f34, [%rd1+8];
	st.local.f32 	[%rd1+56], %f34;

BB1_59:
	@%p20 bra 	BB1_63;

	@%p7 bra 	BB1_66;
	bra.uni 	BB1_61;

BB1_66:
	mov.u32 	%r77, 0;
	st.local.u32 	[%rd1+12], %r77;
	mov.f32 	%f61, 0f00000000;
	bra.uni 	BB1_67;

BB1_63:
	setp.eq.s32	%p36, %r9, 3;
	@%p36 bra 	BB1_69;

	setp.ne.s32	%p37, %r9, 2;
	@%p37 bra 	BB1_71;

	ld.local.f32 	%f61, [%rd1+28];
	bra.uni 	BB1_68;

BB1_61:
	setp.eq.s32	%p39, %r9, 1;
	@%p39 bra 	BB1_62;
	bra.uni 	BB1_71;

BB1_62:
	ld.local.f32 	%f61, [%rd1+12];

BB1_67:
	st.local.f32 	[%rd1+28], %f61;

BB1_68:
	st.local.f32 	[%rd1+44], %f61;

BB1_69:
	ld.local.f32 	%f36, [%rd1+12];
	st.local.f32 	[%rd1+60], %f36;

BB1_71:
	ret;
}

	// .globl	_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j
.visible .entry _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j(
	.param .u32 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_0,
	.param .u64 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_1,
	.param .u64 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_2,
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_4[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_5[12],
	.param .u32 _ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot2[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<125>;
	.reg .f32 	%f<230>;
	.reg .b32 	%r<122>;
	.reg .b64 	%rd<194>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.u64 	%rd27, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_1];
	ld.param.u32 	%r30, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_3+8];
	ld.param.u32 	%r29, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_3+4];
	ld.param.u32 	%r28, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_3];
	ld.param.u32 	%r1, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_4];
	ld.param.u32 	%r2, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_4+4];
	ld.param.u32 	%r3, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_4+8];
	ld.param.u32 	%r32, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_5+4];
	ld.param.u32 	%r31, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_5];
	ld.param.u32 	%r34, [_ZN5cuZFP10cudaEncodeIfEEvjPKT_Py5uint34int3S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r35, %ctaid.z;
	mov.u32 	%r36, %nctaid.y;
	mov.u32 	%r37, %ctaid.y;
	mad.lo.s32 	%r38, %r35, %r36, %r37;
	mov.u32 	%r39, %nctaid.x;
	mov.u32 	%r40, %ctaid.x;
	mad.lo.s32 	%r41, %r38, %r39, %r40;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r4, %r41, %r42, %r43;
	setp.ge.u32	%p1, %r4, %r34;
	@%p1 bra 	BB2_244;

	cvta.to.global.u64 	%rd2, %rd27;
	shr.u32 	%r44, %r31, 2;
	shr.u32 	%r45, %r32, 2;
	rem.u32 	%r46, %r4, %r44;
	shl.b32 	%r8, %r46, 2;
	div.u32 	%r47, %r4, %r44;
	rem.u32 	%r48, %r47, %r45;
	shl.b32 	%r9, %r48, 2;
	mul.lo.s32 	%r49, %r44, %r45;
	div.u32 	%r50, %r4, %r49;
	shl.b32 	%r10, %r50, 2;
	cvt.u64.u32	%rd29, %r8;
	cvt.s64.s32	%rd3, %r1;
	mul.lo.s64 	%rd30, %rd29, %rd3;
	cvt.u64.u32	%rd31, %r9;
	cvt.s64.s32	%rd32, %r2;
	mul.lo.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	cvt.u64.u32	%rd35, %r10;
	cvt.s64.s32	%rd36, %r3;
	mul.lo.s64 	%rd37, %rd35, %rd36;
	add.s64 	%rd4, %rd34, %rd37;
	add.s32 	%r51, %r8, 4;
	setp.le.u32	%p2, %r51, %r28;
	add.s32 	%r52, %r9, 4;
	setp.le.u32	%p3, %r52, %r29;
	and.pred  	%p4, %p3, %p2;
	add.s32 	%r53, %r10, 4;
	setp.le.u32	%p5, %r53, %r30;
	and.pred  	%p6, %p4, %p5;
	shl.b64 	%rd38, %rd4, 2;
	add.s64 	%rd11, %rd2, %rd38;
	@%p6 bra 	BB2_243;
	bra.uni 	BB2_2;

BB2_243:
	shl.b32 	%r112, %r1, 2;
	sub.s32 	%r113, %r2, %r112;
	cvt.s64.s32	%rd70, %r113;
	add.s64 	%rd71, %rd3, %rd70;
	shl.b32 	%r114, %r2, 2;
	sub.s32 	%r115, %r3, %r114;
	cvt.s64.s32	%rd72, %r115;
	add.s64 	%rd73, %rd71, %rd72;
	mul.wide.s32 	%rd74, %r1, 4;
	add.s64 	%rd75, %rd11, %rd74;
	add.s64 	%rd76, %rd75, %rd74;
	add.s64 	%rd77, %rd76, %rd74;
	ld.global.nc.f32 	%f129, [%rd75];
	ld.global.nc.f32 	%f130, [%rd76];
	ld.global.nc.f32 	%f131, [%rd77];
	ld.global.nc.f32 	%f132, [%rd11];
	st.local.v4.f32 	[%rd1], {%f132, %f129, %f130, %f131};
	mul.lo.s64 	%rd80, %rd3, 3;
	add.s64 	%rd81, %rd4, %rd80;
	add.s64 	%rd82, %rd81, %rd71;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd2, %rd83;
	add.s64 	%rd85, %rd84, %rd74;
	add.s64 	%rd86, %rd85, %rd74;
	add.s64 	%rd87, %rd86, %rd74;
	ld.global.nc.f32 	%f133, [%rd84];
	ld.global.nc.f32 	%f134, [%rd85];
	ld.global.nc.f32 	%f135, [%rd86];
	ld.global.nc.f32 	%f136, [%rd87];
	st.local.v4.f32 	[%rd1+16], {%f133, %f134, %f135, %f136};
	add.s64 	%rd88, %rd82, %rd80;
	add.s64 	%rd89, %rd88, %rd71;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd2, %rd90;
	add.s64 	%rd92, %rd91, %rd74;
	add.s64 	%rd93, %rd92, %rd74;
	add.s64 	%rd94, %rd93, %rd74;
	ld.global.nc.f32 	%f137, [%rd94];
	ld.global.nc.f32 	%f138, [%rd93];
	ld.global.nc.f32 	%f139, [%rd92];
	ld.global.nc.f32 	%f140, [%rd91];
	st.local.v4.f32 	[%rd1+32], {%f140, %f139, %f138, %f137};
	add.s64 	%rd95, %rd89, %rd80;
	add.s64 	%rd96, %rd95, %rd71;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd2, %rd97;
	add.s64 	%rd99, %rd98, %rd74;
	add.s64 	%rd100, %rd99, %rd74;
	add.s64 	%rd101, %rd100, %rd74;
	ld.global.nc.f32 	%f141, [%rd101];
	ld.global.nc.f32 	%f142, [%rd100];
	ld.global.nc.f32 	%f143, [%rd99];
	ld.global.nc.f32 	%f144, [%rd98];
	st.local.v4.f32 	[%rd1+48], {%f144, %f143, %f142, %f141};
	add.s64 	%rd102, %rd96, %rd80;
	add.s64 	%rd103, %rd102, %rd73;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd105, %rd2, %rd104;
	add.s64 	%rd106, %rd105, %rd74;
	add.s64 	%rd107, %rd106, %rd74;
	add.s64 	%rd108, %rd107, %rd74;
	ld.global.nc.f32 	%f145, [%rd108];
	ld.global.nc.f32 	%f146, [%rd107];
	ld.global.nc.f32 	%f147, [%rd106];
	ld.global.nc.f32 	%f148, [%rd105];
	st.local.v4.f32 	[%rd1+64], {%f148, %f147, %f146, %f145};
	add.s64 	%rd109, %rd103, %rd80;
	add.s64 	%rd110, %rd109, %rd71;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd2, %rd111;
	add.s64 	%rd113, %rd112, %rd74;
	add.s64 	%rd114, %rd113, %rd74;
	add.s64 	%rd115, %rd114, %rd74;
	ld.global.nc.f32 	%f149, [%rd115];
	ld.global.nc.f32 	%f150, [%rd114];
	ld.global.nc.f32 	%f151, [%rd113];
	ld.global.nc.f32 	%f152, [%rd112];
	st.local.v4.f32 	[%rd1+80], {%f152, %f151, %f150, %f149};
	add.s64 	%rd116, %rd110, %rd80;
	add.s64 	%rd117, %rd116, %rd71;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd119, %rd2, %rd118;
	add.s64 	%rd120, %rd119, %rd74;
	add.s64 	%rd121, %rd120, %rd74;
	add.s64 	%rd122, %rd121, %rd74;
	ld.global.nc.f32 	%f153, [%rd122];
	ld.global.nc.f32 	%f154, [%rd121];
	ld.global.nc.f32 	%f155, [%rd120];
	ld.global.nc.f32 	%f156, [%rd119];
	st.local.v4.f32 	[%rd1+96], {%f156, %f155, %f154, %f153};
	add.s64 	%rd123, %rd117, %rd80;
	add.s64 	%rd124, %rd123, %rd71;
	shl.b64 	%rd125, %rd124, 2;
	add.s64 	%rd126, %rd2, %rd125;
	add.s64 	%rd127, %rd126, %rd74;
	add.s64 	%rd128, %rd127, %rd74;
	add.s64 	%rd129, %rd128, %rd74;
	ld.global.nc.f32 	%f157, [%rd129];
	ld.global.nc.f32 	%f158, [%rd128];
	ld.global.nc.f32 	%f159, [%rd127];
	ld.global.nc.f32 	%f160, [%rd126];
	st.local.v4.f32 	[%rd1+112], {%f160, %f159, %f158, %f157};
	add.s64 	%rd130, %rd124, %rd80;
	add.s64 	%rd131, %rd130, %rd73;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd2, %rd132;
	add.s64 	%rd134, %rd133, %rd74;
	add.s64 	%rd135, %rd134, %rd74;
	add.s64 	%rd136, %rd135, %rd74;
	ld.global.nc.f32 	%f161, [%rd136];
	ld.global.nc.f32 	%f162, [%rd135];
	ld.global.nc.f32 	%f163, [%rd134];
	ld.global.nc.f32 	%f164, [%rd133];
	st.local.v4.f32 	[%rd1+128], {%f164, %f163, %f162, %f161};
	add.s64 	%rd137, %rd131, %rd80;
	add.s64 	%rd138, %rd137, %rd71;
	shl.b64 	%rd139, %rd138, 2;
	add.s64 	%rd140, %rd2, %rd139;
	add.s64 	%rd141, %rd140, %rd74;
	add.s64 	%rd142, %rd141, %rd74;
	add.s64 	%rd143, %rd142, %rd74;
	ld.global.nc.f32 	%f165, [%rd143];
	ld.global.nc.f32 	%f166, [%rd142];
	ld.global.nc.f32 	%f167, [%rd141];
	ld.global.nc.f32 	%f168, [%rd140];
	st.local.v4.f32 	[%rd1+144], {%f168, %f167, %f166, %f165};
	add.s64 	%rd144, %rd138, %rd80;
	add.s64 	%rd145, %rd144, %rd71;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd2, %rd146;
	add.s64 	%rd148, %rd147, %rd74;
	add.s64 	%rd149, %rd148, %rd74;
	add.s64 	%rd150, %rd149, %rd74;
	ld.global.nc.f32 	%f169, [%rd150];
	ld.global.nc.f32 	%f170, [%rd149];
	ld.global.nc.f32 	%f171, [%rd148];
	ld.global.nc.f32 	%f172, [%rd147];
	st.local.v4.f32 	[%rd1+160], {%f172, %f171, %f170, %f169};
	add.s64 	%rd151, %rd145, %rd80;
	add.s64 	%rd152, %rd151, %rd71;
	shl.b64 	%rd153, %rd152, 2;
	add.s64 	%rd154, %rd2, %rd153;
	add.s64 	%rd155, %rd154, %rd74;
	add.s64 	%rd156, %rd155, %rd74;
	add.s64 	%rd157, %rd156, %rd74;
	ld.global.nc.f32 	%f173, [%rd157];
	ld.global.nc.f32 	%f174, [%rd156];
	ld.global.nc.f32 	%f175, [%rd155];
	ld.global.nc.f32 	%f176, [%rd154];
	st.local.v4.f32 	[%rd1+176], {%f176, %f175, %f174, %f173};
	add.s64 	%rd158, %rd152, %rd80;
	add.s64 	%rd159, %rd158, %rd73;
	shl.b64 	%rd160, %rd159, 2;
	add.s64 	%rd161, %rd2, %rd160;
	add.s64 	%rd162, %rd161, %rd74;
	add.s64 	%rd163, %rd162, %rd74;
	add.s64 	%rd164, %rd163, %rd74;
	ld.global.nc.f32 	%f177, [%rd164];
	ld.global.nc.f32 	%f178, [%rd163];
	ld.global.nc.f32 	%f179, [%rd162];
	ld.global.nc.f32 	%f180, [%rd161];
	st.local.v4.f32 	[%rd1+192], {%f180, %f179, %f178, %f177};
	add.s64 	%rd165, %rd159, %rd80;
	add.s64 	%rd166, %rd165, %rd71;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd2, %rd167;
	add.s64 	%rd169, %rd168, %rd74;
	add.s64 	%rd170, %rd169, %rd74;
	add.s64 	%rd171, %rd170, %rd74;
	ld.global.nc.f32 	%f181, [%rd171];
	ld.global.nc.f32 	%f182, [%rd170];
	ld.global.nc.f32 	%f183, [%rd169];
	ld.global.nc.f32 	%f184, [%rd168];
	st.local.v4.f32 	[%rd1+208], {%f184, %f183, %f182, %f181};
	add.s64 	%rd172, %rd166, %rd80;
	add.s64 	%rd173, %rd172, %rd71;
	shl.b64 	%rd174, %rd173, 2;
	add.s64 	%rd175, %rd2, %rd174;
	add.s64 	%rd176, %rd175, %rd74;
	add.s64 	%rd177, %rd176, %rd74;
	add.s64 	%rd178, %rd177, %rd74;
	ld.global.nc.f32 	%f185, [%rd178];
	ld.global.nc.f32 	%f186, [%rd177];
	ld.global.nc.f32 	%f187, [%rd176];
	ld.global.nc.f32 	%f188, [%rd175];
	st.local.v4.f32 	[%rd1+224], {%f188, %f187, %f186, %f185};
	add.s64 	%rd179, %rd173, %rd80;
	add.s64 	%rd180, %rd179, %rd71;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd2, %rd181;
	add.s64 	%rd183, %rd182, %rd74;
	add.s64 	%rd184, %rd183, %rd74;
	add.s64 	%rd185, %rd184, %rd74;
	ld.global.nc.f32 	%f189, [%rd185];
	ld.global.nc.f32 	%f190, [%rd184];
	ld.global.nc.f32 	%f191, [%rd183];
	ld.global.nc.f32 	%f192, [%rd182];
	st.local.v4.f32 	[%rd1+240], {%f192, %f191, %f190, %f189};
	bra.uni 	BB2_244;

BB2_2:
	setp.gt.u32	%p7, %r51, %r28;
	sub.s32 	%r55, %r28, %r8;
	selp.b32	%r11, %r55, 4, %p7;
	setp.gt.u32	%p8, %r52, %r29;
	sub.s32 	%r57, %r29, %r9;
	selp.b32	%r12, %r57, 4, %p8;
	setp.gt.u32	%p9, %r53, %r30;
	sub.s32 	%r59, %r30, %r10;
	selp.b32	%r13, %r59, 4, %p9;
	setp.eq.s32	%p10, %r13, 0;
	@%p10 bra 	BB2_67;

	mul.lo.s32 	%r61, %r12, %r2;
	sub.s32 	%r62, %r3, %r61;
	cvt.s64.s32	%rd7, %r62;
	mul.lo.s32 	%r63, %r11, %r1;
	sub.s32 	%r64, %r2, %r63;
	cvt.s64.s32	%rd8, %r64;
	mov.u32 	%r65, -5;
	sub.s32 	%r66, %r65, %r8;
	not.b32 	%r67, %r28;
	max.u32 	%r68, %r67, %r66;
	not.b32 	%r69, %r68;
	sub.s32 	%r14, %r69, %r8;
	and.b32  	%r15, %r14, 3;
	mov.u32 	%r60, 0;
	shl.b64 	%rd69, %rd7, 2;
	shl.b64 	%rd67, %rd8, 2;
	mov.u32 	%r116, %r60;

BB2_4:
	shl.b32 	%r17, %r116, 4;
	cvt.u64.u32	%rd10, %r17;
	setp.eq.s32	%p11, %r12, 0;
	mov.u32 	%r117, %r60;
	@%p11 bra 	BB2_26;

BB2_5:
	setp.eq.s32	%p12, %r11, 0;
	@%p12 bra 	BB2_6;
	bra.uni 	BB2_7;

BB2_6:
	mov.u64 	%rd193, %rd11;
	bra.uni 	BB2_15;

BB2_7:
	setp.eq.s32	%p13, %r15, 0;
	mov.u64 	%rd193, 0;
	mov.u32 	%r121, 0;
	@%p13 bra 	BB2_13;

	setp.eq.s32	%p14, %r15, 1;
	mov.u32 	%r119, 0;
	@%p14 bra 	BB2_12;

	setp.eq.s32	%p15, %r15, 2;
	mov.u32 	%r118, 0;
	@%p15 bra 	BB2_11;

	ld.global.nc.f32 	%f75, [%rd11];
	shl.b32 	%r75, %r117, 2;
	add.s32 	%r76, %r75, %r17;
	mul.wide.u32 	%rd40, %r76, 4;
	add.s64 	%rd41, %rd1, %rd40;
	st.local.f32 	[%rd41], %f75;
	shl.b64 	%rd42, %rd3, 2;
	add.s64 	%rd11, %rd11, %rd42;
	mov.u32 	%r118, 1;

BB2_11:
	ld.global.nc.f32 	%f76, [%rd11];
	shl.b32 	%r77, %r117, 2;
	add.s32 	%r78, %r77, %r17;
	add.s32 	%r79, %r78, %r118;
	mul.wide.u32 	%rd43, %r79, 4;
	add.s64 	%rd44, %rd1, %rd43;
	st.local.f32 	[%rd44], %f76;
	add.s32 	%r119, %r118, 1;
	shl.b64 	%rd45, %rd3, 2;
	add.s64 	%rd11, %rd11, %rd45;

BB2_12:
	ld.global.nc.f32 	%f77, [%rd11];
	shl.b32 	%r80, %r117, 2;
	add.s32 	%r81, %r80, %r17;
	add.s32 	%r82, %r81, %r119;
	mul.wide.u32 	%rd46, %r82, 4;
	add.s64 	%rd47, %rd1, %rd46;
	st.local.f32 	[%rd47], %f77;
	add.s32 	%r121, %r119, 1;
	shl.b64 	%rd48, %rd3, 2;
	add.s64 	%rd11, %rd11, %rd48;
	mov.u64 	%rd193, %rd11;

BB2_13:
	setp.lt.u32	%p16, %r14, 4;
	@%p16 bra 	BB2_15;

BB2_14:
	ld.global.nc.f32 	%f78, [%rd11];
	shl.b32 	%r83, %r117, 2;
	add.s32 	%r84, %r83, %r17;
	add.s32 	%r85, %r84, %r121;
	mul.wide.u32 	%rd49, %r85, 4;
	add.s64 	%rd50, %rd1, %rd49;
	st.local.f32 	[%rd50], %f78;
	add.s64 	%rd51, %rd3, %rd3;
	add.s64 	%rd52, %rd51, %rd3;
	add.s64 	%rd53, %rd52, %rd3;
	add.s64 	%rd54, %rd11, %rd53;
	ld.global.nc.f32 	%f79, [%rd54];
	add.s32 	%r86, %r85, 1;
	mul.wide.u32 	%rd55, %r86, 4;
	add.s64 	%rd56, %rd1, %rd55;
	st.local.f32 	[%rd56], %f79;
	add.s64 	%rd57, %rd54, %rd53;
	ld.global.nc.f32 	%f80, [%rd57];
	add.s32 	%r87, %r85, 2;
	mul.wide.u32 	%rd58, %r87, 4;
	add.s64 	%rd59, %rd1, %rd58;
	st.local.f32 	[%rd59], %f80;
	add.s64 	%rd60, %rd57, %rd53;
	ld.global.nc.f32 	%f81, [%rd60];
	add.s32 	%r88, %r85, 3;
	mul.wide.u32 	%rd61, %r88, 4;
	add.s64 	%rd62, %rd1, %rd61;
	st.local.f32 	[%rd62], %f81;
	shl.b64 	%rd63, %rd53, 2;
	add.s64 	%rd11, %rd11, %rd63;
	add.s32 	%r121, %r121, 4;
	setp.lt.u32	%p17, %r121, %r11;
	mov.u64 	%rd193, %rd11;
	@%p17 bra 	BB2_14;

BB2_15:
	shl.b32 	%r89, %r117, 2;
	cvt.u64.u32	%rd64, %r89;
	add.s64 	%rd65, %rd64, %rd10;
	shl.b64 	%rd66, %rd65, 2;
	add.s64 	%rd22, %rd1, %rd66;
	setp.gt.s32	%p18, %r11, 1;
	@%p18 bra 	BB2_19;

	@%p12 bra 	BB2_21;
	bra.uni 	BB2_17;

BB2_21:
	mov.u32 	%r90, 0;
	st.local.u32 	[%rd22], %r90;
	mov.f32 	%f193, 0f00000000;
	bra.uni 	BB2_22;

BB2_19:
	setp.eq.s32	%p19, %r11, 2;
	@%p19 bra 	BB2_23;

	setp.eq.s32	%p20, %r11, 3;
	@%p20 bra 	BB2_24;
	bra.uni 	BB2_25;

BB2_17:
	setp.eq.s32	%p22, %r11, 1;
	@%p22 bra 	BB2_18;
	bra.uni 	BB2_25;

BB2_18:
	ld.local.f32 	%f193, [%rd22];

BB2_22:
	st.local.f32 	[%rd22+4], %f193;

BB2_23:
	ld.local.f32 	%f83, [%rd22+4];
	st.local.f32 	[%rd22+8], %f83;

BB2_24:
	ld.local.f32 	%f84, [%rd22];
	st.local.f32 	[%rd22+12], %f84;

BB2_25:
	add.s32 	%r117, %r117, 1;
	add.s64 	%rd11, %rd193, %rd67;
	setp.lt.u32	%p23, %r117, %r12;
	@%p23 bra 	BB2_5;

BB2_26:
	cvt.u32.u64	%r91, %rd10;
	mul.wide.u32 	%rd68, %r91, 4;
	add.s64 	%rd25, %rd1, %rd68;
	setp.gt.s32	%p24, %r12, 1;
	@%p24 bra 	BB2_30;

	@%p11 bra 	BB2_32;
	bra.uni 	BB2_28;

BB2_32:
	mov.u32 	%r92, 0;
	st.local.u32 	[%rd25], %r92;
	mov.f32 	%f194, 0f00000000;
	bra.uni 	BB2_33;

BB2_30:
	setp.eq.s32	%p25, %r12, 2;
	@%p25 bra 	BB2_34;

	setp.eq.s32	%p26, %r12, 3;
	@%p26 bra 	BB2_35;
	bra.uni 	BB2_36;

BB2_28:
	setp.eq.s32	%p28, %r12, 1;
	@%p28 bra 	BB2_29;
	bra.uni 	BB2_36;

BB2_29:
	ld.local.f32 	%f194, [%rd25];

BB2_33:
	st.local.f32 	[%rd25+16], %f194;

BB2_34:
	ld.local.f32 	%f86, [%rd25+16];
	st.local.f32 	[%rd25+32], %f86;

BB2_35:
	ld.local.f32 	%f87, [%rd25];
	st.local.f32 	[%rd25+48], %f87;

BB2_36:
	@%p24 bra 	BB2_40;

	@%p11 bra 	BB2_42;
	bra.uni 	BB2_38;

BB2_42:
	mov.u32 	%r93, 0;
	st.local.u32 	[%rd25+4], %r93;
	mov.f32 	%f195, 0f00000000;
	bra.uni 	BB2_43;

BB2_40:
	setp.eq.s32	%p30, %r12, 2;
	@%p30 bra 	BB2_44;

	setp.eq.s32	%p31, %r12, 3;
	@%p31 bra 	BB2_45;
	bra.uni 	BB2_46;

BB2_38:
	setp.eq.s32	%p33, %r12, 1;
	@%p33 bra 	BB2_39;
	bra.uni 	BB2_46;

BB2_39:
	ld.local.f32 	%f195, [%rd25+4];

BB2_43:
	st.local.f32 	[%rd25+20], %f195;

BB2_44:
	ld.local.f32 	%f89, [%rd25+20];
	st.local.f32 	[%rd25+36], %f89;

BB2_45:
	ld.local.f32 	%f90, [%rd25+4];
	st.local.f32 	[%rd25+52], %f90;

BB2_46:
	@%p24 bra 	BB2_50;

	@%p11 bra 	BB2_52;
	bra.uni 	BB2_48;

BB2_52:
	mov.u32 	%r94, 0;
	st.local.u32 	[%rd25+8], %r94;
	mov.f32 	%f196, 0f00000000;
	bra.uni 	BB2_53;

BB2_50:
	setp.eq.s32	%p35, %r12, 2;
	@%p35 bra 	BB2_54;

	setp.eq.s32	%p36, %r12, 3;
	@%p36 bra 	BB2_55;
	bra.uni 	BB2_56;

BB2_48:
	setp.eq.s32	%p38, %r12, 1;
	@%p38 bra 	BB2_49;
	bra.uni 	BB2_56;

BB2_49:
	ld.local.f32 	%f196, [%rd25+8];

BB2_53:
	st.local.f32 	[%rd25+24], %f196;

BB2_54:
	ld.local.f32 	%f92, [%rd25+24];
	st.local.f32 	[%rd25+40], %f92;

BB2_55:
	ld.local.f32 	%f93, [%rd25+8];
	st.local.f32 	[%rd25+56], %f93;

BB2_56:
	@%p24 bra 	BB2_60;

	@%p11 bra 	BB2_62;
	bra.uni 	BB2_58;

BB2_62:
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd25+12], %r95;
	mov.f32 	%f197, 0f00000000;
	bra.uni 	BB2_63;

BB2_60:
	setp.eq.s32	%p40, %r12, 2;
	@%p40 bra 	BB2_64;

	setp.eq.s32	%p41, %r12, 3;
	@%p41 bra 	BB2_65;
	bra.uni 	BB2_66;

BB2_58:
	setp.eq.s32	%p43, %r12, 1;
	@%p43 bra 	BB2_59;
	bra.uni 	BB2_66;

BB2_59:
	ld.local.f32 	%f197, [%rd25+12];

BB2_63:
	st.local.f32 	[%rd25+28], %f197;

BB2_64:
	ld.local.f32 	%f95, [%rd25+28];
	st.local.f32 	[%rd25+44], %f95;

BB2_65:
	ld.local.f32 	%f96, [%rd25+12];
	st.local.f32 	[%rd25+60], %f96;

BB2_66:
	add.s32 	%r116, %r116, 1;
	add.s64 	%rd11, %rd11, %rd69;
	setp.lt.u32	%p44, %r116, %r13;
	@%p44 bra 	BB2_4;

BB2_67:
	setp.gt.s32	%p45, %r13, 1;
	@%p45 bra 	BB2_71;

	@%p10 bra 	BB2_74;
	bra.uni 	BB2_69;

BB2_74:
	mov.u32 	%r96, 0;
	st.local.u32 	[%rd1], %r96;
	mov.f32 	%f199, 0f00000000;
	bra.uni 	BB2_75;

BB2_71:
	setp.eq.s32	%p46, %r13, 3;
	@%p46 bra 	BB2_77;

	setp.ne.s32	%p47, %r13, 2;
	@%p47 bra 	BB2_78;

	ld.local.f32 	%f199, [%rd1+64];
	bra.uni 	BB2_76;

BB2_69:
	setp.eq.s32	%p49, %r13, 1;
	@%p49 bra 	BB2_70;
	bra.uni 	BB2_78;

BB2_70:
	ld.local.f32 	%f199, [%rd1];

BB2_75:
	st.local.f32 	[%rd1+64], %f199;

BB2_76:
	st.local.f32 	[%rd1+128], %f199;

BB2_77:
	ld.local.f32 	%f98, [%rd1];
	st.local.f32 	[%rd1+192], %f98;

BB2_78:
	@%p45 bra 	BB2_82;

	@%p10 bra 	BB2_85;
	bra.uni 	BB2_80;

BB2_85:
	mov.u32 	%r97, 0;
	st.local.u32 	[%rd1+4], %r97;
	mov.f32 	%f201, 0f00000000;
	bra.uni 	BB2_86;

BB2_82:
	setp.eq.s32	%p51, %r13, 3;
	@%p51 bra 	BB2_88;

	setp.ne.s32	%p52, %r13, 2;
	@%p52 bra 	BB2_89;

	ld.local.f32 	%f201, [%rd1+68];
	bra.uni 	BB2_87;

BB2_80:
	setp.eq.s32	%p54, %r13, 1;
	@%p54 bra 	BB2_81;
	bra.uni 	BB2_89;

BB2_81:
	ld.local.f32 	%f201, [%rd1+4];

BB2_86:
	st.local.f32 	[%rd1+68], %f201;

BB2_87:
	st.local.f32 	[%rd1+132], %f201;

BB2_88:
	ld.local.f32 	%f100, [%rd1+4];
	st.local.f32 	[%rd1+196], %f100;

BB2_89:
	@%p45 bra 	BB2_93;

	@%p10 bra 	BB2_96;
	bra.uni 	BB2_91;

BB2_96:
	mov.u32 	%r98, 0;
	st.local.u32 	[%rd1+8], %r98;
	mov.f32 	%f203, 0f00000000;
	bra.uni 	BB2_97;

BB2_93:
	setp.eq.s32	%p56, %r13, 3;
	@%p56 bra 	BB2_99;

	setp.ne.s32	%p57, %r13, 2;
	@%p57 bra 	BB2_100;

	ld.local.f32 	%f203, [%rd1+72];
	bra.uni 	BB2_98;

BB2_91:
	setp.eq.s32	%p59, %r13, 1;
	@%p59 bra 	BB2_92;
	bra.uni 	BB2_100;

BB2_92:
	ld.local.f32 	%f203, [%rd1+8];

BB2_97:
	st.local.f32 	[%rd1+72], %f203;

BB2_98:
	st.local.f32 	[%rd1+136], %f203;

BB2_99:
	ld.local.f32 	%f102, [%rd1+8];
	st.local.f32 	[%rd1+200], %f102;

BB2_100:
	@%p45 bra 	BB2_104;

	@%p10 bra 	BB2_107;
	bra.uni 	BB2_102;

BB2_107:
	mov.u32 	%r99, 0;
	st.local.u32 	[%rd1+12], %r99;
	mov.f32 	%f205, 0f00000000;
	bra.uni 	BB2_108;

BB2_104:
	setp.eq.s32	%p61, %r13, 3;
	@%p61 bra 	BB2_110;

	setp.ne.s32	%p62, %r13, 2;
	@%p62 bra 	BB2_111;

	ld.local.f32 	%f205, [%rd1+76];
	bra.uni 	BB2_109;

BB2_102:
	setp.eq.s32	%p64, %r13, 1;
	@%p64 bra 	BB2_103;
	bra.uni 	BB2_111;

BB2_103:
	ld.local.f32 	%f205, [%rd1+12];

BB2_108:
	st.local.f32 	[%rd1+76], %f205;

BB2_109:
	st.local.f32 	[%rd1+140], %f205;

BB2_110:
	ld.local.f32 	%f104, [%rd1+12];
	st.local.f32 	[%rd1+204], %f104;

BB2_111:
	@%p45 bra 	BB2_115;

	@%p10 bra 	BB2_118;
	bra.uni 	BB2_113;

BB2_118:
	mov.u32 	%r100, 0;
	st.local.u32 	[%rd1+16], %r100;
	mov.f32 	%f207, 0f00000000;
	bra.uni 	BB2_119;

BB2_115:
	setp.eq.s32	%p66, %r13, 3;
	@%p66 bra 	BB2_121;

	setp.ne.s32	%p67, %r13, 2;
	@%p67 bra 	BB2_122;

	ld.local.f32 	%f207, [%rd1+80];
	bra.uni 	BB2_120;

BB2_113:
	setp.eq.s32	%p69, %r13, 1;
	@%p69 bra 	BB2_114;
	bra.uni 	BB2_122;

BB2_114:
	ld.local.f32 	%f207, [%rd1+16];

BB2_119:
	st.local.f32 	[%rd1+80], %f207;

BB2_120:
	st.local.f32 	[%rd1+144], %f207;

BB2_121:
	ld.local.f32 	%f106, [%rd1+16];
	st.local.f32 	[%rd1+208], %f106;

BB2_122:
	@%p45 bra 	BB2_126;

	@%p10 bra 	BB2_129;
	bra.uni 	BB2_124;

BB2_129:
	mov.u32 	%r101, 0;
	st.local.u32 	[%rd1+20], %r101;
	mov.f32 	%f209, 0f00000000;
	bra.uni 	BB2_130;

BB2_126:
	setp.eq.s32	%p71, %r13, 3;
	@%p71 bra 	BB2_132;

	setp.ne.s32	%p72, %r13, 2;
	@%p72 bra 	BB2_133;

	ld.local.f32 	%f209, [%rd1+84];
	bra.uni 	BB2_131;

BB2_124:
	setp.eq.s32	%p74, %r13, 1;
	@%p74 bra 	BB2_125;
	bra.uni 	BB2_133;

BB2_125:
	ld.local.f32 	%f209, [%rd1+20];

BB2_130:
	st.local.f32 	[%rd1+84], %f209;

BB2_131:
	st.local.f32 	[%rd1+148], %f209;

BB2_132:
	ld.local.f32 	%f108, [%rd1+20];
	st.local.f32 	[%rd1+212], %f108;

BB2_133:
	@%p45 bra 	BB2_137;

	@%p10 bra 	BB2_140;
	bra.uni 	BB2_135;

BB2_140:
	mov.u32 	%r102, 0;
	st.local.u32 	[%rd1+24], %r102;
	mov.f32 	%f211, 0f00000000;
	bra.uni 	BB2_141;

BB2_137:
	setp.eq.s32	%p76, %r13, 3;
	@%p76 bra 	BB2_143;

	setp.ne.s32	%p77, %r13, 2;
	@%p77 bra 	BB2_144;

	ld.local.f32 	%f211, [%rd1+88];
	bra.uni 	BB2_142;

BB2_135:
	setp.eq.s32	%p79, %r13, 1;
	@%p79 bra 	BB2_136;
	bra.uni 	BB2_144;

BB2_136:
	ld.local.f32 	%f211, [%rd1+24];

BB2_141:
	st.local.f32 	[%rd1+88], %f211;

BB2_142:
	st.local.f32 	[%rd1+152], %f211;

BB2_143:
	ld.local.f32 	%f110, [%rd1+24];
	st.local.f32 	[%rd1+216], %f110;

BB2_144:
	@%p45 bra 	BB2_148;

	@%p10 bra 	BB2_151;
	bra.uni 	BB2_146;

BB2_151:
	mov.u32 	%r103, 0;
	st.local.u32 	[%rd1+28], %r103;
	mov.f32 	%f213, 0f00000000;
	bra.uni 	BB2_152;

BB2_148:
	setp.eq.s32	%p81, %r13, 3;
	@%p81 bra 	BB2_154;

	setp.ne.s32	%p82, %r13, 2;
	@%p82 bra 	BB2_155;

	ld.local.f32 	%f213, [%rd1+92];
	bra.uni 	BB2_153;

BB2_146:
	setp.eq.s32	%p84, %r13, 1;
	@%p84 bra 	BB2_147;
	bra.uni 	BB2_155;

BB2_147:
	ld.local.f32 	%f213, [%rd1+28];

BB2_152:
	st.local.f32 	[%rd1+92], %f213;

BB2_153:
	st.local.f32 	[%rd1+156], %f213;

BB2_154:
	ld.local.f32 	%f112, [%rd1+28];
	st.local.f32 	[%rd1+220], %f112;

BB2_155:
	@%p45 bra 	BB2_159;

	@%p10 bra 	BB2_162;
	bra.uni 	BB2_157;

BB2_162:
	mov.u32 	%r104, 0;
	st.local.u32 	[%rd1+32], %r104;
	mov.f32 	%f215, 0f00000000;
	bra.uni 	BB2_163;

BB2_159:
	setp.eq.s32	%p86, %r13, 3;
	@%p86 bra 	BB2_165;

	setp.ne.s32	%p87, %r13, 2;
	@%p87 bra 	BB2_166;

	ld.local.f32 	%f215, [%rd1+96];
	bra.uni 	BB2_164;

BB2_157:
	setp.eq.s32	%p89, %r13, 1;
	@%p89 bra 	BB2_158;
	bra.uni 	BB2_166;

BB2_158:
	ld.local.f32 	%f215, [%rd1+32];

BB2_163:
	st.local.f32 	[%rd1+96], %f215;

BB2_164:
	st.local.f32 	[%rd1+160], %f215;

BB2_165:
	ld.local.f32 	%f114, [%rd1+32];
	st.local.f32 	[%rd1+224], %f114;

BB2_166:
	@%p45 bra 	BB2_170;

	@%p10 bra 	BB2_173;
	bra.uni 	BB2_168;

BB2_173:
	mov.u32 	%r105, 0;
	st.local.u32 	[%rd1+36], %r105;
	mov.f32 	%f217, 0f00000000;
	bra.uni 	BB2_174;

BB2_170:
	setp.eq.s32	%p91, %r13, 3;
	@%p91 bra 	BB2_176;

	setp.ne.s32	%p92, %r13, 2;
	@%p92 bra 	BB2_177;

	ld.local.f32 	%f217, [%rd1+100];
	bra.uni 	BB2_175;

BB2_168:
	setp.eq.s32	%p94, %r13, 1;
	@%p94 bra 	BB2_169;
	bra.uni 	BB2_177;

BB2_169:
	ld.local.f32 	%f217, [%rd1+36];

BB2_174:
	st.local.f32 	[%rd1+100], %f217;

BB2_175:
	st.local.f32 	[%rd1+164], %f217;

BB2_176:
	ld.local.f32 	%f116, [%rd1+36];
	st.local.f32 	[%rd1+228], %f116;

BB2_177:
	@%p45 bra 	BB2_181;

	@%p10 bra 	BB2_184;
	bra.uni 	BB2_179;

BB2_184:
	mov.u32 	%r106, 0;
	st.local.u32 	[%rd1+40], %r106;
	mov.f32 	%f219, 0f00000000;
	bra.uni 	BB2_185;

BB2_181:
	setp.eq.s32	%p96, %r13, 3;
	@%p96 bra 	BB2_187;

	setp.ne.s32	%p97, %r13, 2;
	@%p97 bra 	BB2_188;

	ld.local.f32 	%f219, [%rd1+104];
	bra.uni 	BB2_186;

BB2_179:
	setp.eq.s32	%p99, %r13, 1;
	@%p99 bra 	BB2_180;
	bra.uni 	BB2_188;

BB2_180:
	ld.local.f32 	%f219, [%rd1+40];

BB2_185:
	st.local.f32 	[%rd1+104], %f219;

BB2_186:
	st.local.f32 	[%rd1+168], %f219;

BB2_187:
	ld.local.f32 	%f118, [%rd1+40];
	st.local.f32 	[%rd1+232], %f118;

BB2_188:
	@%p45 bra 	BB2_192;

	@%p10 bra 	BB2_195;
	bra.uni 	BB2_190;

BB2_195:
	mov.u32 	%r107, 0;
	st.local.u32 	[%rd1+44], %r107;
	mov.f32 	%f221, 0f00000000;
	bra.uni 	BB2_196;

BB2_192:
	setp.eq.s32	%p101, %r13, 3;
	@%p101 bra 	BB2_198;

	setp.ne.s32	%p102, %r13, 2;
	@%p102 bra 	BB2_199;

	ld.local.f32 	%f221, [%rd1+108];
	bra.uni 	BB2_197;

BB2_190:
	setp.eq.s32	%p104, %r13, 1;
	@%p104 bra 	BB2_191;
	bra.uni 	BB2_199;

BB2_191:
	ld.local.f32 	%f221, [%rd1+44];

BB2_196:
	st.local.f32 	[%rd1+108], %f221;

BB2_197:
	st.local.f32 	[%rd1+172], %f221;

BB2_198:
	ld.local.f32 	%f120, [%rd1+44];
	st.local.f32 	[%rd1+236], %f120;

BB2_199:
	@%p45 bra 	BB2_203;

	@%p10 bra 	BB2_206;
	bra.uni 	BB2_201;

BB2_206:
	mov.u32 	%r108, 0;
	st.local.u32 	[%rd1+48], %r108;
	mov.f32 	%f223, 0f00000000;
	bra.uni 	BB2_207;

BB2_203:
	setp.eq.s32	%p106, %r13, 3;
	@%p106 bra 	BB2_209;

	setp.ne.s32	%p107, %r13, 2;
	@%p107 bra 	BB2_210;

	ld.local.f32 	%f223, [%rd1+112];
	bra.uni 	BB2_208;

BB2_201:
	setp.eq.s32	%p109, %r13, 1;
	@%p109 bra 	BB2_202;
	bra.uni 	BB2_210;

BB2_202:
	ld.local.f32 	%f223, [%rd1+48];

BB2_207:
	st.local.f32 	[%rd1+112], %f223;

BB2_208:
	st.local.f32 	[%rd1+176], %f223;

BB2_209:
	ld.local.f32 	%f122, [%rd1+48];
	st.local.f32 	[%rd1+240], %f122;

BB2_210:
	@%p45 bra 	BB2_214;

	@%p10 bra 	BB2_217;
	bra.uni 	BB2_212;

BB2_217:
	mov.u32 	%r109, 0;
	st.local.u32 	[%rd1+52], %r109;
	mov.f32 	%f225, 0f00000000;
	bra.uni 	BB2_218;

BB2_214:
	setp.eq.s32	%p111, %r13, 3;
	@%p111 bra 	BB2_220;

	setp.ne.s32	%p112, %r13, 2;
	@%p112 bra 	BB2_221;

	ld.local.f32 	%f225, [%rd1+116];
	bra.uni 	BB2_219;

BB2_212:
	setp.eq.s32	%p114, %r13, 1;
	@%p114 bra 	BB2_213;
	bra.uni 	BB2_221;

BB2_213:
	ld.local.f32 	%f225, [%rd1+52];

BB2_218:
	st.local.f32 	[%rd1+116], %f225;

BB2_219:
	st.local.f32 	[%rd1+180], %f225;

BB2_220:
	ld.local.f32 	%f124, [%rd1+52];
	st.local.f32 	[%rd1+244], %f124;

BB2_221:
	@%p45 bra 	BB2_225;

	@%p10 bra 	BB2_228;
	bra.uni 	BB2_223;

BB2_228:
	mov.u32 	%r110, 0;
	st.local.u32 	[%rd1+56], %r110;
	mov.f32 	%f227, 0f00000000;
	bra.uni 	BB2_229;

BB2_225:
	setp.eq.s32	%p116, %r13, 3;
	@%p116 bra 	BB2_231;

	setp.ne.s32	%p117, %r13, 2;
	@%p117 bra 	BB2_232;

	ld.local.f32 	%f227, [%rd1+120];
	bra.uni 	BB2_230;

BB2_223:
	setp.eq.s32	%p119, %r13, 1;
	@%p119 bra 	BB2_224;
	bra.uni 	BB2_232;

BB2_224:
	ld.local.f32 	%f227, [%rd1+56];

BB2_229:
	st.local.f32 	[%rd1+120], %f227;

BB2_230:
	st.local.f32 	[%rd1+184], %f227;

BB2_231:
	ld.local.f32 	%f126, [%rd1+56];
	st.local.f32 	[%rd1+248], %f126;

BB2_232:
	@%p45 bra 	BB2_236;

	@%p10 bra 	BB2_239;
	bra.uni 	BB2_234;

BB2_239:
	mov.u32 	%r111, 0;
	st.local.u32 	[%rd1+60], %r111;
	mov.f32 	%f229, 0f00000000;
	bra.uni 	BB2_240;

BB2_236:
	setp.eq.s32	%p121, %r13, 3;
	@%p121 bra 	BB2_242;

	setp.ne.s32	%p122, %r13, 2;
	@%p122 bra 	BB2_244;

	ld.local.f32 	%f229, [%rd1+124];
	bra.uni 	BB2_241;

BB2_234:
	setp.eq.s32	%p124, %r13, 1;
	@%p124 bra 	BB2_235;
	bra.uni 	BB2_244;

BB2_235:
	ld.local.f32 	%f229, [%rd1+60];

BB2_240:
	st.local.f32 	[%rd1+124], %f229;

BB2_241:
	st.local.f32 	[%rd1+188], %f229;

BB2_242:
	ld.local.f32 	%f128, [%rd1+60];
	st.local.f32 	[%rd1+252], %f128;

BB2_244:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing
.visible .entry _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing(
	.param .u32 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_2,
	.param .u32 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_3,
	.param .u32 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_4,
	.param .u32 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_5,
	.param .u32 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_6,
	.param .u64 _ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_7
)
{
	.local .align 16 .b8 	__local_depot3[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<22>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<44>;
	.reg .b64 	%rd<71>;


	mov.u64 	%SPL, __local_depot3;
	ld.param.u64 	%rd20, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_1];
	ld.param.u64 	%rd22, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_2];
	ld.param.u32 	%r26, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_3];
	ld.param.u32 	%r27, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_4];
	ld.param.u32 	%r28, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_5];
	ld.param.u32 	%r30, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_6];
	cvta.to.global.u64 	%rd1, %rd22;
	add.u64 	%rd2, %SPL, 0;
	// inline asm
	mov.u32 	%r29, %clock;
	// inline asm
	mov.u32 	%r31, %ctaid.z;
	mov.u32 	%r32, %nctaid.y;
	mov.u32 	%r33, %ctaid.y;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	mov.u32 	%r35, %nctaid.x;
	mov.u32 	%r36, %ctaid.x;
	mad.lo.s32 	%r37, %r34, %r35, %r36;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r2, %r37, %r38, %r39;
	setp.ge.u32	%p1, %r2, %r30;
	@%p1 bra 	BB3_36;

	cvta.to.global.u64 	%rd3, %rd20;
	shr.u32 	%r40, %r28, 2;
	rem.u32 	%r41, %r2, %r40;
	shl.b32 	%r42, %r41, 2;
	cvt.u64.u32	%rd24, %r42;
	cvt.s64.s32	%rd4, %r27;
	mul.lo.s64 	%rd5, %rd24, %rd4;
	add.s32 	%r43, %r42, 4;
	setp.gt.u32	%p2, %r43, %r26;
	shl.b64 	%rd25, %rd5, 3;
	add.s64 	%rd6, %rd3, %rd25;
	@%p2 bra 	BB3_3;
	bra.uni 	BB3_2;

BB3_3:
	sub.s32 	%r3, %r26, %r28;
	add.s32 	%r4, %r3, 4;
	setp.eq.s32	%p3, %r4, 0;
	@%p3 bra 	BB3_13;

	add.s32 	%r48, %r26, 4;
	sub.s32 	%r5, %r48, %r28;
	and.b32  	%r47, %r5, 3;
	mov.u32 	%r99, 0;
	setp.eq.s32	%p4, %r47, 0;
	@%p4 bra 	BB3_10;

	setp.eq.s32	%p5, %r47, 1;
	@%p5 bra 	BB3_9;

	setp.eq.s32	%p6, %r47, 2;
	@%p6 bra 	BB3_8;

	ld.global.f64 	%fd17, [%rd6];
	st.local.f64 	[%rd2], %fd17;
	add.s64 	%rd32, %rd5, %rd4;
	shl.b64 	%rd33, %rd32, 3;
	add.s64 	%rd6, %rd3, %rd33;
	mov.u32 	%r99, 1;

BB3_8:
	ld.global.f64 	%fd18, [%rd6];
	mul.wide.u32 	%rd34, %r99, 8;
	add.s64 	%rd35, %rd2, %rd34;
	st.local.f64 	[%rd35], %fd18;
	add.s32 	%r99, %r99, 1;
	shl.b64 	%rd36, %rd4, 3;
	add.s64 	%rd6, %rd6, %rd36;

BB3_9:
	ld.global.f64 	%fd19, [%rd6];
	mul.wide.u32 	%rd37, %r99, 8;
	add.s64 	%rd38, %rd2, %rd37;
	st.local.f64 	[%rd38], %fd19;
	add.s32 	%r99, %r99, 1;
	shl.b64 	%rd39, %rd4, 3;
	add.s64 	%rd6, %rd6, %rd39;

BB3_10:
	setp.lt.u32	%p7, %r5, 4;
	@%p7 bra 	BB3_13;

	mul.wide.s32 	%rd14, %r27, 8;

BB3_12:
	ld.global.f64 	%fd20, [%rd6];
	mul.wide.u32 	%rd40, %r99, 8;
	add.s64 	%rd41, %rd2, %rd40;
	st.local.f64 	[%rd41], %fd20;
	add.s64 	%rd42, %rd6, %rd14;
	ld.global.f64 	%fd21, [%rd42];
	add.s32 	%r50, %r99, 1;
	mul.wide.u32 	%rd43, %r50, 8;
	add.s64 	%rd44, %rd2, %rd43;
	st.local.f64 	[%rd44], %fd21;
	add.s64 	%rd45, %rd42, %rd14;
	ld.global.f64 	%fd22, [%rd45];
	add.s32 	%r51, %r99, 2;
	mul.wide.u32 	%rd46, %r51, 8;
	add.s64 	%rd47, %rd2, %rd46;
	st.local.f64 	[%rd47], %fd22;
	add.s64 	%rd48, %rd45, %rd14;
	add.s64 	%rd6, %rd48, %rd14;
	ld.global.f64 	%fd23, [%rd48];
	add.s32 	%r52, %r99, 3;
	mul.wide.u32 	%rd49, %r52, 8;
	add.s64 	%rd50, %rd2, %rd49;
	st.local.f64 	[%rd50], %fd23;
	add.s32 	%r99, %r99, 4;
	setp.lt.u32	%p8, %r99, %r4;
	@%p8 bra 	BB3_12;

BB3_13:
	setp.gt.s32	%p9, %r3, -3;
	@%p9 bra 	BB3_17;

	setp.eq.s32	%p12, %r3, -4;
	@%p12 bra 	BB3_20;
	bra.uni 	BB3_15;

BB3_20:
	mov.u64 	%rd51, 0;
	st.local.u64 	[%rd2], %rd51;
	mov.f64 	%fd40, 0d0000000000000000;
	bra.uni 	BB3_21;

BB3_2:
	ld.global.f64 	%fd42, [%rd6];
	mul.wide.s32 	%rd26, %r27, 8;
	add.s64 	%rd27, %rd6, %rd26;
	ld.global.f64 	%fd15, [%rd27];
	st.local.v2.f64 	[%rd2], {%fd42, %fd15};
	add.s64 	%rd30, %rd27, %rd26;
	add.s64 	%rd31, %rd30, %rd26;
	ld.global.f64 	%fd41, [%rd31];
	ld.global.f64 	%fd16, [%rd30];
	st.local.v2.f64 	[%rd2+16], {%fd16, %fd41};
	bra.uni 	BB3_25;

BB3_17:
	setp.eq.s32	%p10, %r3, -1;
	@%p10 bra 	BB3_23;

	setp.ne.s32	%p11, %r3, -2;
	@%p11 bra 	BB3_24;

	ld.local.f64 	%fd40, [%rd2+8];
	bra.uni 	BB3_22;

BB3_15:
	setp.eq.s32	%p13, %r3, -3;
	@%p13 bra 	BB3_16;
	bra.uni 	BB3_24;

BB3_16:
	ld.local.f64 	%fd40, [%rd2];

BB3_21:
	st.local.f64 	[%rd2+8], %fd40;

BB3_22:
	st.local.f64 	[%rd2+16], %fd40;

BB3_23:
	ld.local.f64 	%fd41, [%rd2];
	st.local.f64 	[%rd2+24], %fd41;
	mov.f64 	%fd42, %fd41;
	bra.uni 	BB3_25;

BB3_24:
	ld.local.v2.f64 	{%fd42, %fd26}, [%rd2];
	ld.local.v2.f64 	{%fd27, %fd41}, [%rd2+16];

BB3_25:
	ld.param.u32 	%r98, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_0];
	// inline asm
	mov.u32 	%r53, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r54, %clock;
	// inline asm
	abs.f64 	%fd29, %fd42;
	mov.f64 	%fd30, 0d0000000000000000;
	max.f64 	%fd31, %fd30, %fd29;
	ld.local.f64 	%fd32, [%rd2+8];
	abs.f64 	%fd33, %fd32;
	max.f64 	%fd34, %fd31, %fd33;
	ld.local.f64 	%fd35, [%rd2+16];
	abs.f64 	%fd36, %fd35;
	max.f64 	%fd37, %fd34, %fd36;
	abs.f64 	%fd38, %fd41;
	max.f64 	%fd43, %fd37, %fd38;
	mul.lo.s32 	%r15, %r2, %r98;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r105, -1023;
	setp.leu.f64	%p14, %fd43, 0d0000000000000000;
	@%p14 bra 	BB3_31;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd43;
	}
	and.b32  	%r103, %r56, 2146435072;
	setp.gt.u32	%p15, %r103, 1048575;
	@%p15 bra 	BB3_28;

	mul.f64 	%fd43, %fd43, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd43;
	}
	and.b32  	%r58, %r57, 2146435072;
	add.s32 	%r103, %r58, -56623104;

BB3_28:
	setp.gt.s32	%p16, %r103, 2146435071;
	setp.eq.f64	%p17, %fd43, 0d0000000000000000;
	or.pred  	%p18, %p17, %p16;
	mov.u32 	%r104, 0;
	@%p18 bra 	BB3_30;

	add.s32 	%r104, %r103, -1071644672;
	// inline asm
	shr.s32 %r104, %r104, 20;
	// inline asm

BB3_30:
	mov.u32 	%r62, -1022;
	max.s32 	%r105, %r104, %r62;

BB3_31:
	ld.param.u64 	%rd66, [_ZN5cuZFP11cudaEncode1IdEEvjPKT_PyjijjP10GPU_timing_param_7];
	// inline asm
	mov.u32 	%r63, %clock;
	// inline asm
	add.s32 	%r66, %r105, 1082;
	mov.u32 	%r67, 0;
	max.s32 	%r68, %r67, %r66;
	mov.u32 	%r69, 64;
	min.s32 	%r70, %r69, %r68;
	// inline asm
	mov.u32 	%r64, %clock;
	// inline asm
	setp.eq.s32	%p19, %r70, 0;
	add.s32 	%r71, %r105, 1023;
	selp.b32	%r24, 0, %r71, %p19;
	// inline asm
	mov.u32 	%r65, %clock;
	// inline asm
	sub.s32 	%r72, %r63, %r54;
	cvta.to.global.u64 	%rd54, %rd66;
	add.s64 	%rd17, %rd54, 16;
	st.global.u32 	[%rd54+16], %r72;
	sub.s32 	%r73, %r64, %r63;
	st.global.u32 	[%rd54+20], %r73;
	sub.s32 	%r74, %r65, %r64;
	st.global.u32 	[%rd54+24], %r74;
	sub.s32 	%r75, %r65, %r54;
	st.global.u32 	[%rd54+12], %r75;
	setp.eq.s32	%p20, %r24, 0;
	@%p20 bra 	BB3_35;

	shl.b32 	%r76, %r24, 1;
	add.s32 	%r77, %r76, 1;
	cvt.u64.u32	%rd55, %r77;
	and.b64  	%rd18, %rd55, 4095;
	and.b32  	%r78, %r15, 63;
	cvt.u64.u32	%rd19, %r78;
	shl.b64 	%rd56, %rd18, %r78;
	mul.wide.u32 	%rd57, %r16, 8;
	add.s64 	%rd58, %rd1, %rd57;
	atom.global.add.u64 	%rd59, [%rd58], %rd56;
	add.s32 	%r79, %r78, 11;
	setp.lt.u32	%p21, %r79, 64;
	@%p21 bra 	BB3_34;

	mov.u64 	%rd60, 64;
	sub.s64 	%rd61, %rd60, %rd19;
	cvt.u32.u64	%r80, %rd61;
	shr.u64 	%rd62, %rd18, %r80;
	add.s32 	%r81, %r16, 1;
	mul.wide.u32 	%rd63, %r81, 8;
	add.s64 	%rd64, %rd1, %rd63;
	atom.global.add.u64 	%rd65, [%rd64], %rd62;

BB3_34:
	// inline asm
	mov.u32 	%r82, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r83, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r84, %clock;
	// inline asm
	sub.s32 	%r90, %r84, %r83;
	st.global.u32 	[%rd17+16], %r90;
	// inline asm
	mov.u32 	%r85, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r86, %clock;
	// inline asm
	sub.s32 	%r91, %r86, %r85;
	st.global.u32 	[%rd17+20], %r91;
	// inline asm
	mov.u32 	%r87, %clock;
	// inline asm
	sub.s32 	%r92, %r87, %r82;
	st.global.u32 	[%rd17+12], %r92;
	// inline asm
	mov.u32 	%r88, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r89, %clock;
	// inline asm
	sub.s32 	%r93, %r89, %r88;
	st.global.u32 	[%rd17+24], %r93;

BB3_35:
	// inline asm
	mov.u32 	%r94, %clock;
	// inline asm
	sub.s32 	%r95, %r53, %r29;
	st.global.u32 	[%rd17+-12], %r95;
	sub.s32 	%r96, %r94, %r53;
	st.global.u32 	[%rd17+-8], %r96;
	sub.s32 	%r97, %r94, %r29;
	st.global.u32 	[%rd17+-16], %r97;

BB3_36:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j
.visible .entry _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j(
	.param .u32 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_2,
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_4[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_5[8],
	.param .u32 _ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot4[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<41>;
	.reg .b32 	%r<83>;
	.reg .f64 	%fd<62>;
	.reg .b64 	%rd<95>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd24, [_ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_1];
	ld.param.v2.u32 	{%r29, %r30}, [_ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_3];
	ld.param.v2.u32 	{%r31, %r32}, [_ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_4];
	ld.param.v2.u32 	{%r33, %r34}, [_ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_5];
	ld.param.u32 	%r35, [_ZN5cuZFP11cudaEncode2IdEEvjPKT_Py5uint24int2S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r36, %ctaid.z;
	mov.u32 	%r37, %nctaid.y;
	mov.u32 	%r38, %ctaid.y;
	mad.lo.s32 	%r39, %r36, %r37, %r38;
	mov.u32 	%r40, %nctaid.x;
	mov.u32 	%r41, %ctaid.x;
	mad.lo.s32 	%r42, %r39, %r40, %r41;
	mov.u32 	%r43, %ntid.x;
	mov.u32 	%r44, %tid.x;
	mad.lo.s32 	%r3, %r42, %r43, %r44;
	setp.ge.u32	%p1, %r3, %r35;
	@%p1 bra 	BB4_71;

	cvta.to.global.u64 	%rd2, %rd24;
	shr.u32 	%r45, %r33, 2;
	shr.u32 	%r46, %r34, 2;
	rem.u32 	%r47, %r3, %r45;
	shl.b32 	%r6, %r47, 2;
	div.u32 	%r48, %r3, %r45;
	rem.u32 	%r49, %r48, %r46;
	shl.b32 	%r7, %r49, 2;
	cvt.u64.u32	%rd26, %r6;
	cvt.s64.s32	%rd3, %r31;
	mul.lo.s64 	%rd27, %rd26, %rd3;
	cvt.u64.u32	%rd28, %r7;
	cvt.s64.s32	%rd29, %r32;
	mul.lo.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd4, %rd30, %rd27;
	add.s32 	%r50, %r6, 4;
	setp.le.u32	%p2, %r50, %r29;
	add.s32 	%r51, %r7, 4;
	setp.le.u32	%p3, %r51, %r30;
	and.pred  	%p4, %p3, %p2;
	shl.b64 	%rd31, %rd4, 3;
	add.s64 	%rd10, %rd2, %rd31;
	@%p4 bra 	BB4_70;
	bra.uni 	BB4_2;

BB4_70:
	shl.b32 	%r73, %r31, 2;
	sub.s32 	%r74, %r32, %r73;
	cvt.s64.s32	%rd58, %r74;
	add.s64 	%rd59, %rd3, %rd58;
	mul.wide.s32 	%rd60, %r31, 8;
	add.s64 	%rd61, %rd10, %rd60;
	ld.global.nc.f64 	%fd37, [%rd61];
	ld.global.nc.f64 	%fd38, [%rd10];
	st.local.v2.f64 	[%rd1], {%fd38, %fd37};
	add.s64 	%rd64, %rd61, %rd60;
	add.s64 	%rd65, %rd64, %rd60;
	ld.global.nc.f64 	%fd39, [%rd65];
	ld.global.nc.f64 	%fd40, [%rd64];
	st.local.v2.f64 	[%rd1+16], {%fd40, %fd39};
	mul.lo.s64 	%rd66, %rd3, 3;
	add.s64 	%rd67, %rd4, %rd66;
	add.s64 	%rd68, %rd67, %rd59;
	shl.b64 	%rd69, %rd68, 3;
	add.s64 	%rd70, %rd2, %rd69;
	add.s64 	%rd71, %rd70, %rd60;
	ld.global.nc.f64 	%fd41, [%rd70];
	ld.global.nc.f64 	%fd42, [%rd71];
	st.local.v2.f64 	[%rd1+32], {%fd41, %fd42};
	add.s64 	%rd72, %rd71, %rd60;
	add.s64 	%rd73, %rd72, %rd60;
	ld.global.nc.f64 	%fd43, [%rd73];
	ld.global.nc.f64 	%fd44, [%rd72];
	st.local.v2.f64 	[%rd1+48], {%fd44, %fd43};
	add.s64 	%rd74, %rd68, %rd66;
	add.s64 	%rd75, %rd74, %rd59;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd77, %rd2, %rd76;
	add.s64 	%rd78, %rd77, %rd60;
	ld.global.nc.f64 	%fd45, [%rd78];
	ld.global.nc.f64 	%fd46, [%rd77];
	st.local.v2.f64 	[%rd1+64], {%fd46, %fd45};
	add.s64 	%rd79, %rd78, %rd60;
	add.s64 	%rd80, %rd79, %rd60;
	ld.global.nc.f64 	%fd47, [%rd80];
	ld.global.nc.f64 	%fd48, [%rd79];
	st.local.v2.f64 	[%rd1+80], {%fd48, %fd47};
	add.s64 	%rd81, %rd75, %rd66;
	add.s64 	%rd82, %rd81, %rd59;
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd84, %rd2, %rd83;
	add.s64 	%rd85, %rd84, %rd60;
	ld.global.nc.f64 	%fd49, [%rd85];
	ld.global.nc.f64 	%fd50, [%rd84];
	st.local.v2.f64 	[%rd1+96], {%fd50, %fd49};
	add.s64 	%rd86, %rd85, %rd60;
	add.s64 	%rd87, %rd86, %rd60;
	ld.global.nc.f64 	%fd51, [%rd87];
	ld.global.nc.f64 	%fd52, [%rd86];
	st.local.v2.f64 	[%rd1+112], {%fd52, %fd51};
	bra.uni 	BB4_71;

BB4_2:
	setp.gt.u32	%p5, %r50, %r29;
	sub.s32 	%r53, %r29, %r6;
	selp.b32	%r8, %r53, 4, %p5;
	setp.gt.u32	%p6, %r51, %r30;
	sub.s32 	%r55, %r30, %r7;
	selp.b32	%r9, %r55, 4, %p6;
	setp.eq.s32	%p7, %r9, 0;
	@%p7 bra 	BB4_26;

	mul.lo.s32 	%r57, %r8, %r31;
	sub.s32 	%r58, %r32, %r57;
	cvt.s64.s32	%rd7, %r58;
	mov.u32 	%r59, -5;
	sub.s32 	%r60, %r59, %r6;
	not.b32 	%r61, %r29;
	max.u32 	%r62, %r61, %r60;
	not.b32 	%r63, %r62;
	sub.s32 	%r10, %r63, %r6;
	and.b32  	%r11, %r10, 3;
	mul.wide.s32 	%rd8, %r31, 32;
	mul.wide.s32 	%rd9, %r31, 8;
	mov.u32 	%r77, 0;
	shl.b64 	%rd53, %rd7, 3;

BB4_4:
	shl.b32 	%r13, %r77, 2;
	mul.wide.u32 	%rd32, %r13, 8;
	add.s64 	%rd11, %rd1, %rd32;
	setp.eq.s32	%p8, %r8, 0;
	@%p8 bra 	BB4_5;
	bra.uni 	BB4_6;

BB4_5:
	mov.u64 	%rd94, %rd10;
	bra.uni 	BB4_15;

BB4_6:
	setp.eq.s32	%p9, %r11, 0;
	mov.u64 	%rd94, 0;
	mov.u32 	%r82, 0;
	@%p9 bra 	BB4_12;

	setp.eq.s32	%p10, %r11, 1;
	mov.u32 	%r79, 0;
	@%p10 bra 	BB4_11;

	setp.eq.s32	%p11, %r11, 2;
	mov.u32 	%r78, 0;
	@%p11 bra 	BB4_10;

	ld.global.nc.f64 	%fd19, [%rd10];
	st.local.f64 	[%rd11], %fd19;
	shl.b64 	%rd34, %rd3, 3;
	add.s64 	%rd10, %rd10, %rd34;
	mov.u32 	%r78, 1;

BB4_10:
	shl.b32 	%r75, %r77, 2;
	ld.global.nc.f64 	%fd20, [%rd10];
	add.s32 	%r68, %r78, %r75;
	mul.wide.u32 	%rd35, %r68, 8;
	add.s64 	%rd36, %rd1, %rd35;
	st.local.f64 	[%rd36], %fd20;
	add.s32 	%r79, %r78, 1;
	shl.b64 	%rd37, %rd3, 3;
	add.s64 	%rd10, %rd10, %rd37;

BB4_11:
	shl.b32 	%r76, %r77, 2;
	ld.global.nc.f64 	%fd21, [%rd10];
	add.s32 	%r69, %r79, %r76;
	mul.wide.u32 	%rd38, %r69, 8;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.f64 	[%rd39], %fd21;
	add.s32 	%r82, %r79, 1;
	shl.b64 	%rd40, %rd3, 3;
	add.s64 	%rd10, %rd10, %rd40;
	mov.u64 	%rd94, %rd10;

BB4_12:
	setp.lt.u32	%p12, %r10, 4;
	@%p12 bra 	BB4_15;

	mad.lo.s32 	%r81, %r77, 4, %r82;

BB4_14:
	ld.global.nc.f64 	%fd22, [%rd10];
	mul.wide.u32 	%rd41, %r81, 8;
	add.s64 	%rd42, %rd1, %rd41;
	st.local.f64 	[%rd42], %fd22;
	add.s64 	%rd43, %rd10, %rd9;
	ld.global.nc.f64 	%fd23, [%rd43];
	add.s32 	%r70, %r81, 1;
	mul.wide.u32 	%rd44, %r70, 8;
	add.s64 	%rd45, %rd1, %rd44;
	st.local.f64 	[%rd45], %fd23;
	add.s64 	%rd46, %rd43, %rd9;
	ld.global.nc.f64 	%fd24, [%rd46];
	add.s32 	%r71, %r81, 2;
	mul.wide.u32 	%rd47, %r71, 8;
	add.s64 	%rd48, %rd1, %rd47;
	st.local.f64 	[%rd48], %fd24;
	add.s64 	%rd49, %rd46, %rd9;
	add.s64 	%rd20, %rd49, %rd9;
	ld.global.nc.f64 	%fd25, [%rd49];
	add.s32 	%r72, %r81, 3;
	mul.wide.u32 	%rd50, %r72, 8;
	add.s64 	%rd51, %rd1, %rd50;
	st.local.f64 	[%rd51], %fd25;
	add.s32 	%r81, %r81, 4;
	add.s64 	%rd94, %rd10, %rd8;
	add.s32 	%r82, %r82, 4;
	setp.lt.u32	%p13, %r82, %r8;
	mov.u64 	%rd10, %rd20;
	@%p13 bra 	BB4_14;

BB4_15:
	setp.gt.s32	%p14, %r8, 1;
	@%p14 bra 	BB4_19;

	setp.eq.s32	%p40, %r8, 0;
	@%p40 bra 	BB4_21;
	bra.uni 	BB4_17;

BB4_21:
	mov.u64 	%rd52, 0;
	st.local.u64 	[%rd11], %rd52;
	mov.f64 	%fd53, 0d0000000000000000;
	bra.uni 	BB4_22;

BB4_19:
	setp.eq.s32	%p15, %r8, 2;
	@%p15 bra 	BB4_23;

	setp.eq.s32	%p16, %r8, 3;
	@%p16 bra 	BB4_24;
	bra.uni 	BB4_25;

BB4_17:
	setp.eq.s32	%p18, %r8, 1;
	@%p18 bra 	BB4_18;
	bra.uni 	BB4_25;

BB4_18:
	ld.local.f64 	%fd53, [%rd11];

BB4_22:
	st.local.f64 	[%rd11+8], %fd53;

BB4_23:
	ld.local.f64 	%fd27, [%rd11+8];
	st.local.f64 	[%rd11+16], %fd27;

BB4_24:
	ld.local.f64 	%fd28, [%rd11];
	st.local.f64 	[%rd11+24], %fd28;

BB4_25:
	add.s32 	%r77, %r77, 1;
	add.s64 	%rd10, %rd94, %rd53;
	setp.lt.u32	%p19, %r77, %r9;
	@%p19 bra 	BB4_4;

BB4_26:
	setp.gt.s32	%p20, %r9, 1;
	@%p20 bra 	BB4_30;

	@%p7 bra 	BB4_33;
	bra.uni 	BB4_28;

BB4_33:
	mov.u64 	%rd54, 0;
	st.local.u64 	[%rd1], %rd54;
	mov.f64 	%fd55, 0d0000000000000000;
	bra.uni 	BB4_34;

BB4_30:
	setp.eq.s32	%p21, %r9, 3;
	@%p21 bra 	BB4_36;

	setp.ne.s32	%p22, %r9, 2;
	@%p22 bra 	BB4_37;

	ld.local.f64 	%fd55, [%rd1+32];
	bra.uni 	BB4_35;

BB4_28:
	setp.eq.s32	%p24, %r9, 1;
	@%p24 bra 	BB4_29;
	bra.uni 	BB4_37;

BB4_29:
	ld.local.f64 	%fd55, [%rd1];

BB4_34:
	st.local.f64 	[%rd1+32], %fd55;

BB4_35:
	st.local.f64 	[%rd1+64], %fd55;

BB4_36:
	ld.local.f64 	%fd30, [%rd1];
	st.local.f64 	[%rd1+96], %fd30;

BB4_37:
	@%p20 bra 	BB4_41;

	@%p7 bra 	BB4_44;
	bra.uni 	BB4_39;

BB4_44:
	mov.u64 	%rd55, 0;
	st.local.u64 	[%rd1+8], %rd55;
	mov.f64 	%fd57, 0d0000000000000000;
	bra.uni 	BB4_45;

BB4_41:
	setp.eq.s32	%p26, %r9, 3;
	@%p26 bra 	BB4_47;

	setp.ne.s32	%p27, %r9, 2;
	@%p27 bra 	BB4_48;

	ld.local.f64 	%fd57, [%rd1+40];
	bra.uni 	BB4_46;

BB4_39:
	setp.eq.s32	%p29, %r9, 1;
	@%p29 bra 	BB4_40;
	bra.uni 	BB4_48;

BB4_40:
	ld.local.f64 	%fd57, [%rd1+8];

BB4_45:
	st.local.f64 	[%rd1+40], %fd57;

BB4_46:
	st.local.f64 	[%rd1+72], %fd57;

BB4_47:
	ld.local.f64 	%fd32, [%rd1+8];
	st.local.f64 	[%rd1+104], %fd32;

BB4_48:
	@%p20 bra 	BB4_52;

	@%p7 bra 	BB4_55;
	bra.uni 	BB4_50;

BB4_55:
	mov.u64 	%rd56, 0;
	st.local.u64 	[%rd1+16], %rd56;
	mov.f64 	%fd59, 0d0000000000000000;
	bra.uni 	BB4_56;

BB4_52:
	setp.eq.s32	%p31, %r9, 3;
	@%p31 bra 	BB4_58;

	setp.ne.s32	%p32, %r9, 2;
	@%p32 bra 	BB4_59;

	ld.local.f64 	%fd59, [%rd1+48];
	bra.uni 	BB4_57;

BB4_50:
	setp.eq.s32	%p34, %r9, 1;
	@%p34 bra 	BB4_51;
	bra.uni 	BB4_59;

BB4_51:
	ld.local.f64 	%fd59, [%rd1+16];

BB4_56:
	st.local.f64 	[%rd1+48], %fd59;

BB4_57:
	st.local.f64 	[%rd1+80], %fd59;

BB4_58:
	ld.local.f64 	%fd34, [%rd1+16];
	st.local.f64 	[%rd1+112], %fd34;

BB4_59:
	@%p20 bra 	BB4_63;

	@%p7 bra 	BB4_66;
	bra.uni 	BB4_61;

BB4_66:
	mov.u64 	%rd57, 0;
	st.local.u64 	[%rd1+24], %rd57;
	mov.f64 	%fd61, 0d0000000000000000;
	bra.uni 	BB4_67;

BB4_63:
	setp.eq.s32	%p36, %r9, 3;
	@%p36 bra 	BB4_69;

	setp.ne.s32	%p37, %r9, 2;
	@%p37 bra 	BB4_71;

	ld.local.f64 	%fd61, [%rd1+56];
	bra.uni 	BB4_68;

BB4_61:
	setp.eq.s32	%p39, %r9, 1;
	@%p39 bra 	BB4_62;
	bra.uni 	BB4_71;

BB4_62:
	ld.local.f64 	%fd61, [%rd1+24];

BB4_67:
	st.local.f64 	[%rd1+56], %fd61;

BB4_68:
	st.local.f64 	[%rd1+88], %fd61;

BB4_69:
	ld.local.f64 	%fd36, [%rd1+24];
	st.local.f64 	[%rd1+120], %fd36;

BB4_71:
	ret;
}

	// .globl	_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j
.visible .entry _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j(
	.param .u32 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_0,
	.param .u64 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_1,
	.param .u64 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_2,
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_4[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_5[12],
	.param .u32 _ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot5[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<125>;
	.reg .b32 	%r<101>;
	.reg .f64 	%fd<230>;
	.reg .b64 	%rd<216>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd28, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_1];
	ld.param.u32 	%r30, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_3+8];
	ld.param.u32 	%r29, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_3+4];
	ld.param.u32 	%r28, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_3];
	ld.param.u32 	%r1, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_4];
	ld.param.u32 	%r2, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_4+4];
	ld.param.u32 	%r3, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_4+8];
	ld.param.u32 	%r32, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_5+4];
	ld.param.u32 	%r31, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_5];
	ld.param.u32 	%r34, [_ZN5cuZFP10cudaEncodeIdEEvjPKT_Py5uint34int3S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r35, %ctaid.z;
	mov.u32 	%r36, %nctaid.y;
	mov.u32 	%r37, %ctaid.y;
	mad.lo.s32 	%r38, %r35, %r36, %r37;
	mov.u32 	%r39, %nctaid.x;
	mov.u32 	%r40, %ctaid.x;
	mad.lo.s32 	%r41, %r38, %r39, %r40;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r4, %r41, %r42, %r43;
	setp.ge.u32	%p1, %r4, %r34;
	@%p1 bra 	BB5_244;

	cvta.to.global.u64 	%rd2, %rd28;
	shr.u32 	%r44, %r31, 2;
	shr.u32 	%r45, %r32, 2;
	rem.u32 	%r46, %r4, %r44;
	shl.b32 	%r8, %r46, 2;
	div.u32 	%r47, %r4, %r44;
	rem.u32 	%r48, %r47, %r45;
	shl.b32 	%r9, %r48, 2;
	mul.lo.s32 	%r49, %r44, %r45;
	div.u32 	%r50, %r4, %r49;
	shl.b32 	%r10, %r50, 2;
	cvt.u64.u32	%rd30, %r8;
	cvt.s64.s32	%rd3, %r1;
	mul.lo.s64 	%rd31, %rd30, %rd3;
	cvt.u64.u32	%rd32, %r9;
	cvt.s64.s32	%rd33, %r2;
	mul.lo.s64 	%rd34, %rd32, %rd33;
	add.s64 	%rd35, %rd34, %rd31;
	cvt.u64.u32	%rd36, %r10;
	cvt.s64.s32	%rd37, %r3;
	mul.lo.s64 	%rd38, %rd36, %rd37;
	add.s64 	%rd4, %rd35, %rd38;
	add.s32 	%r51, %r8, 4;
	setp.le.u32	%p2, %r51, %r28;
	add.s32 	%r52, %r9, 4;
	setp.le.u32	%p3, %r52, %r29;
	and.pred  	%p4, %p3, %p2;
	add.s32 	%r53, %r10, 4;
	setp.le.u32	%p5, %r53, %r30;
	and.pred  	%p6, %p4, %p5;
	shl.b64 	%rd39, %rd4, 3;
	add.s64 	%rd12, %rd2, %rd39;
	@%p6 bra 	BB5_243;
	bra.uni 	BB5_2;

BB5_243:
	shl.b32 	%r91, %r1, 2;
	sub.s32 	%r92, %r2, %r91;
	cvt.s64.s32	%rd92, %r92;
	add.s64 	%rd93, %rd3, %rd92;
	shl.b32 	%r93, %r2, 2;
	sub.s32 	%r94, %r3, %r93;
	cvt.s64.s32	%rd94, %r94;
	add.s64 	%rd95, %rd93, %rd94;
	mul.wide.s32 	%rd96, %r1, 8;
	add.s64 	%rd97, %rd12, %rd96;
	ld.global.nc.f64 	%fd129, [%rd97];
	ld.global.nc.f64 	%fd130, [%rd12];
	st.local.v2.f64 	[%rd1], {%fd130, %fd129};
	add.s64 	%rd100, %rd97, %rd96;
	add.s64 	%rd101, %rd100, %rd96;
	ld.global.nc.f64 	%fd131, [%rd101];
	ld.global.nc.f64 	%fd132, [%rd100];
	st.local.v2.f64 	[%rd1+16], {%fd132, %fd131};
	mul.lo.s64 	%rd102, %rd3, 3;
	add.s64 	%rd103, %rd4, %rd102;
	add.s64 	%rd104, %rd103, %rd93;
	shl.b64 	%rd105, %rd104, 3;
	add.s64 	%rd106, %rd2, %rd105;
	add.s64 	%rd107, %rd106, %rd96;
	ld.global.nc.f64 	%fd133, [%rd106];
	ld.global.nc.f64 	%fd134, [%rd107];
	st.local.v2.f64 	[%rd1+32], {%fd133, %fd134};
	add.s64 	%rd108, %rd107, %rd96;
	add.s64 	%rd109, %rd108, %rd96;
	ld.global.nc.f64 	%fd135, [%rd109];
	ld.global.nc.f64 	%fd136, [%rd108];
	st.local.v2.f64 	[%rd1+48], {%fd136, %fd135};
	add.s64 	%rd110, %rd104, %rd102;
	add.s64 	%rd111, %rd110, %rd93;
	shl.b64 	%rd112, %rd111, 3;
	add.s64 	%rd113, %rd2, %rd112;
	add.s64 	%rd114, %rd113, %rd96;
	ld.global.nc.f64 	%fd137, [%rd114];
	ld.global.nc.f64 	%fd138, [%rd113];
	st.local.v2.f64 	[%rd1+64], {%fd138, %fd137};
	add.s64 	%rd115, %rd114, %rd96;
	add.s64 	%rd116, %rd115, %rd96;
	ld.global.nc.f64 	%fd139, [%rd116];
	ld.global.nc.f64 	%fd140, [%rd115];
	st.local.v2.f64 	[%rd1+80], {%fd140, %fd139};
	add.s64 	%rd117, %rd111, %rd102;
	add.s64 	%rd118, %rd117, %rd93;
	shl.b64 	%rd119, %rd118, 3;
	add.s64 	%rd120, %rd2, %rd119;
	add.s64 	%rd121, %rd120, %rd96;
	ld.global.nc.f64 	%fd141, [%rd121];
	ld.global.nc.f64 	%fd142, [%rd120];
	st.local.v2.f64 	[%rd1+96], {%fd142, %fd141};
	add.s64 	%rd122, %rd121, %rd96;
	add.s64 	%rd123, %rd122, %rd96;
	ld.global.nc.f64 	%fd143, [%rd123];
	ld.global.nc.f64 	%fd144, [%rd122];
	st.local.v2.f64 	[%rd1+112], {%fd144, %fd143};
	add.s64 	%rd124, %rd118, %rd102;
	add.s64 	%rd125, %rd124, %rd95;
	shl.b64 	%rd126, %rd125, 3;
	add.s64 	%rd127, %rd2, %rd126;
	add.s64 	%rd128, %rd127, %rd96;
	ld.global.nc.f64 	%fd145, [%rd128];
	ld.global.nc.f64 	%fd146, [%rd127];
	st.local.v2.f64 	[%rd1+128], {%fd146, %fd145};
	add.s64 	%rd129, %rd128, %rd96;
	add.s64 	%rd130, %rd129, %rd96;
	ld.global.nc.f64 	%fd147, [%rd130];
	ld.global.nc.f64 	%fd148, [%rd129];
	st.local.v2.f64 	[%rd1+144], {%fd148, %fd147};
	add.s64 	%rd131, %rd125, %rd102;
	add.s64 	%rd132, %rd131, %rd93;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd134, %rd2, %rd133;
	add.s64 	%rd135, %rd134, %rd96;
	ld.global.nc.f64 	%fd149, [%rd135];
	ld.global.nc.f64 	%fd150, [%rd134];
	st.local.v2.f64 	[%rd1+160], {%fd150, %fd149};
	add.s64 	%rd136, %rd135, %rd96;
	add.s64 	%rd137, %rd136, %rd96;
	ld.global.nc.f64 	%fd151, [%rd137];
	ld.global.nc.f64 	%fd152, [%rd136];
	st.local.v2.f64 	[%rd1+176], {%fd152, %fd151};
	add.s64 	%rd138, %rd132, %rd102;
	add.s64 	%rd139, %rd138, %rd93;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd2, %rd140;
	add.s64 	%rd142, %rd141, %rd96;
	ld.global.nc.f64 	%fd153, [%rd142];
	ld.global.nc.f64 	%fd154, [%rd141];
	st.local.v2.f64 	[%rd1+192], {%fd154, %fd153};
	add.s64 	%rd143, %rd142, %rd96;
	add.s64 	%rd144, %rd143, %rd96;
	ld.global.nc.f64 	%fd155, [%rd144];
	ld.global.nc.f64 	%fd156, [%rd143];
	st.local.v2.f64 	[%rd1+208], {%fd156, %fd155};
	add.s64 	%rd145, %rd139, %rd102;
	add.s64 	%rd146, %rd145, %rd93;
	shl.b64 	%rd147, %rd146, 3;
	add.s64 	%rd148, %rd2, %rd147;
	add.s64 	%rd149, %rd148, %rd96;
	ld.global.nc.f64 	%fd157, [%rd149];
	ld.global.nc.f64 	%fd158, [%rd148];
	st.local.v2.f64 	[%rd1+224], {%fd158, %fd157};
	add.s64 	%rd150, %rd149, %rd96;
	add.s64 	%rd151, %rd150, %rd96;
	ld.global.nc.f64 	%fd159, [%rd151];
	ld.global.nc.f64 	%fd160, [%rd150];
	st.local.v2.f64 	[%rd1+240], {%fd160, %fd159};
	add.s64 	%rd152, %rd146, %rd102;
	add.s64 	%rd153, %rd152, %rd95;
	shl.b64 	%rd154, %rd153, 3;
	add.s64 	%rd155, %rd2, %rd154;
	add.s64 	%rd156, %rd155, %rd96;
	ld.global.nc.f64 	%fd161, [%rd156];
	ld.global.nc.f64 	%fd162, [%rd155];
	st.local.v2.f64 	[%rd1+256], {%fd162, %fd161};
	add.s64 	%rd157, %rd156, %rd96;
	add.s64 	%rd158, %rd157, %rd96;
	ld.global.nc.f64 	%fd163, [%rd158];
	ld.global.nc.f64 	%fd164, [%rd157];
	st.local.v2.f64 	[%rd1+272], {%fd164, %fd163};
	add.s64 	%rd159, %rd153, %rd102;
	add.s64 	%rd160, %rd159, %rd93;
	shl.b64 	%rd161, %rd160, 3;
	add.s64 	%rd162, %rd2, %rd161;
	add.s64 	%rd163, %rd162, %rd96;
	ld.global.nc.f64 	%fd165, [%rd163];
	ld.global.nc.f64 	%fd166, [%rd162];
	st.local.v2.f64 	[%rd1+288], {%fd166, %fd165};
	add.s64 	%rd164, %rd163, %rd96;
	add.s64 	%rd165, %rd164, %rd96;
	ld.global.nc.f64 	%fd167, [%rd165];
	ld.global.nc.f64 	%fd168, [%rd164];
	st.local.v2.f64 	[%rd1+304], {%fd168, %fd167};
	add.s64 	%rd166, %rd160, %rd102;
	add.s64 	%rd167, %rd166, %rd93;
	shl.b64 	%rd168, %rd167, 3;
	add.s64 	%rd169, %rd2, %rd168;
	add.s64 	%rd170, %rd169, %rd96;
	ld.global.nc.f64 	%fd169, [%rd170];
	ld.global.nc.f64 	%fd170, [%rd169];
	st.local.v2.f64 	[%rd1+320], {%fd170, %fd169};
	add.s64 	%rd171, %rd170, %rd96;
	add.s64 	%rd172, %rd171, %rd96;
	ld.global.nc.f64 	%fd171, [%rd172];
	ld.global.nc.f64 	%fd172, [%rd171];
	st.local.v2.f64 	[%rd1+336], {%fd172, %fd171};
	add.s64 	%rd173, %rd167, %rd102;
	add.s64 	%rd174, %rd173, %rd93;
	shl.b64 	%rd175, %rd174, 3;
	add.s64 	%rd176, %rd2, %rd175;
	add.s64 	%rd177, %rd176, %rd96;
	ld.global.nc.f64 	%fd173, [%rd177];
	ld.global.nc.f64 	%fd174, [%rd176];
	st.local.v2.f64 	[%rd1+352], {%fd174, %fd173};
	add.s64 	%rd178, %rd177, %rd96;
	add.s64 	%rd179, %rd178, %rd96;
	ld.global.nc.f64 	%fd175, [%rd179];
	ld.global.nc.f64 	%fd176, [%rd178];
	st.local.v2.f64 	[%rd1+368], {%fd176, %fd175};
	add.s64 	%rd180, %rd174, %rd102;
	add.s64 	%rd181, %rd180, %rd95;
	shl.b64 	%rd182, %rd181, 3;
	add.s64 	%rd183, %rd2, %rd182;
	add.s64 	%rd184, %rd183, %rd96;
	ld.global.nc.f64 	%fd177, [%rd184];
	ld.global.nc.f64 	%fd178, [%rd183];
	st.local.v2.f64 	[%rd1+384], {%fd178, %fd177};
	add.s64 	%rd185, %rd184, %rd96;
	add.s64 	%rd186, %rd185, %rd96;
	ld.global.nc.f64 	%fd179, [%rd186];
	ld.global.nc.f64 	%fd180, [%rd185];
	st.local.v2.f64 	[%rd1+400], {%fd180, %fd179};
	add.s64 	%rd187, %rd181, %rd102;
	add.s64 	%rd188, %rd187, %rd93;
	shl.b64 	%rd189, %rd188, 3;
	add.s64 	%rd190, %rd2, %rd189;
	add.s64 	%rd191, %rd190, %rd96;
	ld.global.nc.f64 	%fd181, [%rd191];
	ld.global.nc.f64 	%fd182, [%rd190];
	st.local.v2.f64 	[%rd1+416], {%fd182, %fd181};
	add.s64 	%rd192, %rd191, %rd96;
	add.s64 	%rd193, %rd192, %rd96;
	ld.global.nc.f64 	%fd183, [%rd193];
	ld.global.nc.f64 	%fd184, [%rd192];
	st.local.v2.f64 	[%rd1+432], {%fd184, %fd183};
	add.s64 	%rd194, %rd188, %rd102;
	add.s64 	%rd195, %rd194, %rd93;
	shl.b64 	%rd196, %rd195, 3;
	add.s64 	%rd197, %rd2, %rd196;
	add.s64 	%rd198, %rd197, %rd96;
	ld.global.nc.f64 	%fd185, [%rd198];
	ld.global.nc.f64 	%fd186, [%rd197];
	st.local.v2.f64 	[%rd1+448], {%fd186, %fd185};
	add.s64 	%rd199, %rd198, %rd96;
	add.s64 	%rd200, %rd199, %rd96;
	ld.global.nc.f64 	%fd187, [%rd200];
	ld.global.nc.f64 	%fd188, [%rd199];
	st.local.v2.f64 	[%rd1+464], {%fd188, %fd187};
	add.s64 	%rd201, %rd195, %rd102;
	add.s64 	%rd202, %rd201, %rd93;
	shl.b64 	%rd203, %rd202, 3;
	add.s64 	%rd204, %rd2, %rd203;
	add.s64 	%rd205, %rd204, %rd96;
	ld.global.nc.f64 	%fd189, [%rd205];
	ld.global.nc.f64 	%fd190, [%rd204];
	st.local.v2.f64 	[%rd1+480], {%fd190, %fd189};
	add.s64 	%rd206, %rd205, %rd96;
	add.s64 	%rd207, %rd206, %rd96;
	ld.global.nc.f64 	%fd191, [%rd207];
	ld.global.nc.f64 	%fd192, [%rd206];
	st.local.v2.f64 	[%rd1+496], {%fd192, %fd191};
	bra.uni 	BB5_244;

BB5_2:
	setp.gt.u32	%p7, %r51, %r28;
	sub.s32 	%r55, %r28, %r8;
	selp.b32	%r11, %r55, 4, %p7;
	setp.gt.u32	%p8, %r52, %r29;
	sub.s32 	%r57, %r29, %r9;
	selp.b32	%r12, %r57, 4, %p8;
	setp.gt.u32	%p9, %r53, %r30;
	sub.s32 	%r59, %r30, %r10;
	selp.b32	%r13, %r59, 4, %p9;
	setp.eq.s32	%p10, %r13, 0;
	@%p10 bra 	BB5_67;

	mul.lo.s32 	%r61, %r12, %r2;
	sub.s32 	%r62, %r3, %r61;
	cvt.s64.s32	%rd7, %r62;
	mul.lo.s32 	%r63, %r11, %r1;
	sub.s32 	%r64, %r2, %r63;
	cvt.s64.s32	%rd8, %r64;
	mov.u32 	%r65, -5;
	sub.s32 	%r66, %r65, %r8;
	not.b32 	%r67, %r28;
	max.u32 	%r68, %r67, %r66;
	not.b32 	%r69, %r68;
	sub.s32 	%r14, %r69, %r8;
	and.b32  	%r15, %r14, 3;
	mul.wide.s32 	%rd9, %r1, 8;
	mov.u32 	%r60, 0;
	shl.b64 	%rd75, %rd7, 3;
	shl.b64 	%rd69, %rd8, 3;
	mov.u32 	%r95, %r60;

BB5_4:
	shl.b32 	%r17, %r95, 4;
	cvt.u64.u32	%rd11, %r17;
	setp.eq.s32	%p11, %r12, 0;
	mov.u32 	%r96, %r60;
	@%p11 bra 	BB5_26;

BB5_5:
	setp.eq.s32	%p12, %r11, 0;
	@%p12 bra 	BB5_6;
	bra.uni 	BB5_7;

BB5_6:
	mov.u64 	%rd215, %rd12;
	bra.uni 	BB5_15;

BB5_7:
	setp.eq.s32	%p13, %r15, 0;
	mov.u64 	%rd215, 0;
	mov.u32 	%r100, 0;
	@%p13 bra 	BB5_13;

	setp.eq.s32	%p14, %r15, 1;
	mov.u32 	%r98, 0;
	@%p14 bra 	BB5_12;

	setp.eq.s32	%p15, %r15, 2;
	mov.u32 	%r97, 0;
	@%p15 bra 	BB5_11;

	ld.global.nc.f64 	%fd75, [%rd12];
	shl.b32 	%r75, %r96, 2;
	add.s32 	%r76, %r75, %r17;
	mul.wide.u32 	%rd41, %r76, 8;
	add.s64 	%rd42, %rd1, %rd41;
	st.local.f64 	[%rd42], %fd75;
	shl.b64 	%rd43, %rd3, 3;
	add.s64 	%rd12, %rd12, %rd43;
	mov.u32 	%r97, 1;

BB5_11:
	ld.global.nc.f64 	%fd76, [%rd12];
	shl.b32 	%r77, %r96, 2;
	add.s32 	%r78, %r77, %r17;
	add.s32 	%r79, %r78, %r97;
	mul.wide.u32 	%rd44, %r79, 8;
	add.s64 	%rd45, %rd1, %rd44;
	st.local.f64 	[%rd45], %fd76;
	add.s32 	%r98, %r97, 1;
	shl.b64 	%rd46, %rd3, 3;
	add.s64 	%rd12, %rd12, %rd46;

BB5_12:
	ld.global.nc.f64 	%fd77, [%rd12];
	shl.b32 	%r80, %r96, 2;
	add.s32 	%r81, %r80, %r17;
	add.s32 	%r82, %r81, %r98;
	mul.wide.u32 	%rd47, %r82, 8;
	add.s64 	%rd48, %rd1, %rd47;
	st.local.f64 	[%rd48], %fd77;
	add.s32 	%r100, %r98, 1;
	shl.b64 	%rd49, %rd3, 3;
	add.s64 	%rd12, %rd12, %rd49;
	mov.u64 	%rd215, %rd12;

BB5_13:
	setp.lt.u32	%p16, %r14, 4;
	@%p16 bra 	BB5_15;

BB5_14:
	ld.global.nc.f64 	%fd78, [%rd12];
	shl.b32 	%r83, %r96, 2;
	add.s32 	%r84, %r83, %r17;
	add.s32 	%r85, %r84, %r100;
	mul.wide.u32 	%rd50, %r85, 8;
	add.s64 	%rd51, %rd1, %rd50;
	st.local.f64 	[%rd51], %fd78;
	add.s64 	%rd52, %rd12, %rd9;
	ld.global.nc.f64 	%fd79, [%rd52];
	add.s32 	%r86, %r85, 1;
	mul.wide.u32 	%rd53, %r86, 8;
	add.s64 	%rd54, %rd1, %rd53;
	st.local.f64 	[%rd54], %fd79;
	add.s64 	%rd55, %rd52, %rd9;
	ld.global.nc.f64 	%fd80, [%rd55];
	add.s32 	%r87, %r85, 2;
	mul.wide.u32 	%rd56, %r87, 8;
	add.s64 	%rd57, %rd1, %rd56;
	st.local.f64 	[%rd57], %fd80;
	add.s64 	%rd58, %rd55, %rd9;
	ld.global.nc.f64 	%fd81, [%rd58];
	add.s32 	%r88, %r85, 3;
	mul.wide.u32 	%rd59, %r88, 8;
	add.s64 	%rd60, %rd1, %rd59;
	st.local.f64 	[%rd60], %fd81;
	add.s64 	%rd61, %rd3, %rd3;
	add.s64 	%rd62, %rd61, %rd3;
	add.s64 	%rd63, %rd62, %rd3;
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd12, %rd12, %rd64;
	add.s32 	%r100, %r100, 4;
	setp.lt.u32	%p17, %r100, %r11;
	mov.u64 	%rd215, %rd12;
	@%p17 bra 	BB5_14;

BB5_15:
	shl.b32 	%r89, %r96, 2;
	cvt.u64.u32	%rd65, %r89;
	add.s64 	%rd66, %rd65, %rd11;
	shl.b64 	%rd67, %rd66, 3;
	add.s64 	%rd23, %rd1, %rd67;
	setp.gt.s32	%p18, %r11, 1;
	@%p18 bra 	BB5_19;

	@%p12 bra 	BB5_21;
	bra.uni 	BB5_17;

BB5_21:
	mov.u64 	%rd68, 0;
	st.local.u64 	[%rd23], %rd68;
	mov.f64 	%fd193, 0d0000000000000000;
	bra.uni 	BB5_22;

BB5_19:
	setp.eq.s32	%p19, %r11, 2;
	@%p19 bra 	BB5_23;

	setp.eq.s32	%p20, %r11, 3;
	@%p20 bra 	BB5_24;
	bra.uni 	BB5_25;

BB5_17:
	setp.eq.s32	%p22, %r11, 1;
	@%p22 bra 	BB5_18;
	bra.uni 	BB5_25;

BB5_18:
	ld.local.f64 	%fd193, [%rd23];

BB5_22:
	st.local.f64 	[%rd23+8], %fd193;

BB5_23:
	ld.local.f64 	%fd83, [%rd23+8];
	st.local.f64 	[%rd23+16], %fd83;

BB5_24:
	ld.local.f64 	%fd84, [%rd23];
	st.local.f64 	[%rd23+24], %fd84;

BB5_25:
	add.s32 	%r96, %r96, 1;
	add.s64 	%rd12, %rd215, %rd69;
	setp.lt.u32	%p23, %r96, %r12;
	@%p23 bra 	BB5_5;

BB5_26:
	cvt.u32.u64	%r90, %rd11;
	mul.wide.u32 	%rd70, %r90, 8;
	add.s64 	%rd26, %rd1, %rd70;
	setp.gt.s32	%p24, %r12, 1;
	@%p24 bra 	BB5_30;

	@%p11 bra 	BB5_32;
	bra.uni 	BB5_28;

BB5_32:
	mov.u64 	%rd71, 0;
	st.local.u64 	[%rd26], %rd71;
	mov.f64 	%fd194, 0d0000000000000000;
	bra.uni 	BB5_33;

BB5_30:
	setp.eq.s32	%p25, %r12, 2;
	@%p25 bra 	BB5_34;

	setp.eq.s32	%p26, %r12, 3;
	@%p26 bra 	BB5_35;
	bra.uni 	BB5_36;

BB5_28:
	setp.eq.s32	%p28, %r12, 1;
	@%p28 bra 	BB5_29;
	bra.uni 	BB5_36;

BB5_29:
	ld.local.f64 	%fd194, [%rd26];

BB5_33:
	st.local.f64 	[%rd26+32], %fd194;

BB5_34:
	ld.local.f64 	%fd86, [%rd26+32];
	st.local.f64 	[%rd26+64], %fd86;

BB5_35:
	ld.local.f64 	%fd87, [%rd26];
	st.local.f64 	[%rd26+96], %fd87;

BB5_36:
	@%p24 bra 	BB5_40;

	@%p11 bra 	BB5_42;
	bra.uni 	BB5_38;

BB5_42:
	mov.u64 	%rd72, 0;
	st.local.u64 	[%rd26+8], %rd72;
	mov.f64 	%fd195, 0d0000000000000000;
	bra.uni 	BB5_43;

BB5_40:
	setp.eq.s32	%p30, %r12, 2;
	@%p30 bra 	BB5_44;

	setp.eq.s32	%p31, %r12, 3;
	@%p31 bra 	BB5_45;
	bra.uni 	BB5_46;

BB5_38:
	setp.eq.s32	%p33, %r12, 1;
	@%p33 bra 	BB5_39;
	bra.uni 	BB5_46;

BB5_39:
	ld.local.f64 	%fd195, [%rd26+8];

BB5_43:
	st.local.f64 	[%rd26+40], %fd195;

BB5_44:
	ld.local.f64 	%fd89, [%rd26+40];
	st.local.f64 	[%rd26+72], %fd89;

BB5_45:
	ld.local.f64 	%fd90, [%rd26+8];
	st.local.f64 	[%rd26+104], %fd90;

BB5_46:
	@%p24 bra 	BB5_50;

	@%p11 bra 	BB5_52;
	bra.uni 	BB5_48;

BB5_52:
	mov.u64 	%rd73, 0;
	st.local.u64 	[%rd26+16], %rd73;
	mov.f64 	%fd196, 0d0000000000000000;
	bra.uni 	BB5_53;

BB5_50:
	setp.eq.s32	%p35, %r12, 2;
	@%p35 bra 	BB5_54;

	setp.eq.s32	%p36, %r12, 3;
	@%p36 bra 	BB5_55;
	bra.uni 	BB5_56;

BB5_48:
	setp.eq.s32	%p38, %r12, 1;
	@%p38 bra 	BB5_49;
	bra.uni 	BB5_56;

BB5_49:
	ld.local.f64 	%fd196, [%rd26+16];

BB5_53:
	st.local.f64 	[%rd26+48], %fd196;

BB5_54:
	ld.local.f64 	%fd92, [%rd26+48];
	st.local.f64 	[%rd26+80], %fd92;

BB5_55:
	ld.local.f64 	%fd93, [%rd26+16];
	st.local.f64 	[%rd26+112], %fd93;

BB5_56:
	@%p24 bra 	BB5_60;

	@%p11 bra 	BB5_62;
	bra.uni 	BB5_58;

BB5_62:
	mov.u64 	%rd74, 0;
	st.local.u64 	[%rd26+24], %rd74;
	mov.f64 	%fd197, 0d0000000000000000;
	bra.uni 	BB5_63;

BB5_60:
	setp.eq.s32	%p40, %r12, 2;
	@%p40 bra 	BB5_64;

	setp.eq.s32	%p41, %r12, 3;
	@%p41 bra 	BB5_65;
	bra.uni 	BB5_66;

BB5_58:
	setp.eq.s32	%p43, %r12, 1;
	@%p43 bra 	BB5_59;
	bra.uni 	BB5_66;

BB5_59:
	ld.local.f64 	%fd197, [%rd26+24];

BB5_63:
	st.local.f64 	[%rd26+56], %fd197;

BB5_64:
	ld.local.f64 	%fd95, [%rd26+56];
	st.local.f64 	[%rd26+88], %fd95;

BB5_65:
	ld.local.f64 	%fd96, [%rd26+24];
	st.local.f64 	[%rd26+120], %fd96;

BB5_66:
	add.s32 	%r95, %r95, 1;
	add.s64 	%rd12, %rd12, %rd75;
	setp.lt.u32	%p44, %r95, %r13;
	@%p44 bra 	BB5_4;

BB5_67:
	setp.gt.s32	%p45, %r13, 1;
	@%p45 bra 	BB5_71;

	@%p10 bra 	BB5_74;
	bra.uni 	BB5_69;

BB5_74:
	mov.u64 	%rd76, 0;
	st.local.u64 	[%rd1], %rd76;
	mov.f64 	%fd199, 0d0000000000000000;
	bra.uni 	BB5_75;

BB5_71:
	setp.eq.s32	%p46, %r13, 3;
	@%p46 bra 	BB5_77;

	setp.ne.s32	%p47, %r13, 2;
	@%p47 bra 	BB5_78;

	ld.local.f64 	%fd199, [%rd1+128];
	bra.uni 	BB5_76;

BB5_69:
	setp.eq.s32	%p49, %r13, 1;
	@%p49 bra 	BB5_70;
	bra.uni 	BB5_78;

BB5_70:
	ld.local.f64 	%fd199, [%rd1];

BB5_75:
	st.local.f64 	[%rd1+128], %fd199;

BB5_76:
	st.local.f64 	[%rd1+256], %fd199;

BB5_77:
	ld.local.f64 	%fd98, [%rd1];
	st.local.f64 	[%rd1+384], %fd98;

BB5_78:
	@%p45 bra 	BB5_82;

	@%p10 bra 	BB5_85;
	bra.uni 	BB5_80;

BB5_85:
	mov.u64 	%rd77, 0;
	st.local.u64 	[%rd1+8], %rd77;
	mov.f64 	%fd201, 0d0000000000000000;
	bra.uni 	BB5_86;

BB5_82:
	setp.eq.s32	%p51, %r13, 3;
	@%p51 bra 	BB5_88;

	setp.ne.s32	%p52, %r13, 2;
	@%p52 bra 	BB5_89;

	ld.local.f64 	%fd201, [%rd1+136];
	bra.uni 	BB5_87;

BB5_80:
	setp.eq.s32	%p54, %r13, 1;
	@%p54 bra 	BB5_81;
	bra.uni 	BB5_89;

BB5_81:
	ld.local.f64 	%fd201, [%rd1+8];

BB5_86:
	st.local.f64 	[%rd1+136], %fd201;

BB5_87:
	st.local.f64 	[%rd1+264], %fd201;

BB5_88:
	ld.local.f64 	%fd100, [%rd1+8];
	st.local.f64 	[%rd1+392], %fd100;

BB5_89:
	@%p45 bra 	BB5_93;

	@%p10 bra 	BB5_96;
	bra.uni 	BB5_91;

BB5_96:
	mov.u64 	%rd78, 0;
	st.local.u64 	[%rd1+16], %rd78;
	mov.f64 	%fd203, 0d0000000000000000;
	bra.uni 	BB5_97;

BB5_93:
	setp.eq.s32	%p56, %r13, 3;
	@%p56 bra 	BB5_99;

	setp.ne.s32	%p57, %r13, 2;
	@%p57 bra 	BB5_100;

	ld.local.f64 	%fd203, [%rd1+144];
	bra.uni 	BB5_98;

BB5_91:
	setp.eq.s32	%p59, %r13, 1;
	@%p59 bra 	BB5_92;
	bra.uni 	BB5_100;

BB5_92:
	ld.local.f64 	%fd203, [%rd1+16];

BB5_97:
	st.local.f64 	[%rd1+144], %fd203;

BB5_98:
	st.local.f64 	[%rd1+272], %fd203;

BB5_99:
	ld.local.f64 	%fd102, [%rd1+16];
	st.local.f64 	[%rd1+400], %fd102;

BB5_100:
	@%p45 bra 	BB5_104;

	@%p10 bra 	BB5_107;
	bra.uni 	BB5_102;

BB5_107:
	mov.u64 	%rd79, 0;
	st.local.u64 	[%rd1+24], %rd79;
	mov.f64 	%fd205, 0d0000000000000000;
	bra.uni 	BB5_108;

BB5_104:
	setp.eq.s32	%p61, %r13, 3;
	@%p61 bra 	BB5_110;

	setp.ne.s32	%p62, %r13, 2;
	@%p62 bra 	BB5_111;

	ld.local.f64 	%fd205, [%rd1+152];
	bra.uni 	BB5_109;

BB5_102:
	setp.eq.s32	%p64, %r13, 1;
	@%p64 bra 	BB5_103;
	bra.uni 	BB5_111;

BB5_103:
	ld.local.f64 	%fd205, [%rd1+24];

BB5_108:
	st.local.f64 	[%rd1+152], %fd205;

BB5_109:
	st.local.f64 	[%rd1+280], %fd205;

BB5_110:
	ld.local.f64 	%fd104, [%rd1+24];
	st.local.f64 	[%rd1+408], %fd104;

BB5_111:
	@%p45 bra 	BB5_115;

	@%p10 bra 	BB5_118;
	bra.uni 	BB5_113;

BB5_118:
	mov.u64 	%rd80, 0;
	st.local.u64 	[%rd1+32], %rd80;
	mov.f64 	%fd207, 0d0000000000000000;
	bra.uni 	BB5_119;

BB5_115:
	setp.eq.s32	%p66, %r13, 3;
	@%p66 bra 	BB5_121;

	setp.ne.s32	%p67, %r13, 2;
	@%p67 bra 	BB5_122;

	ld.local.f64 	%fd207, [%rd1+160];
	bra.uni 	BB5_120;

BB5_113:
	setp.eq.s32	%p69, %r13, 1;
	@%p69 bra 	BB5_114;
	bra.uni 	BB5_122;

BB5_114:
	ld.local.f64 	%fd207, [%rd1+32];

BB5_119:
	st.local.f64 	[%rd1+160], %fd207;

BB5_120:
	st.local.f64 	[%rd1+288], %fd207;

BB5_121:
	ld.local.f64 	%fd106, [%rd1+32];
	st.local.f64 	[%rd1+416], %fd106;

BB5_122:
	@%p45 bra 	BB5_126;

	@%p10 bra 	BB5_129;
	bra.uni 	BB5_124;

BB5_129:
	mov.u64 	%rd81, 0;
	st.local.u64 	[%rd1+40], %rd81;
	mov.f64 	%fd209, 0d0000000000000000;
	bra.uni 	BB5_130;

BB5_126:
	setp.eq.s32	%p71, %r13, 3;
	@%p71 bra 	BB5_132;

	setp.ne.s32	%p72, %r13, 2;
	@%p72 bra 	BB5_133;

	ld.local.f64 	%fd209, [%rd1+168];
	bra.uni 	BB5_131;

BB5_124:
	setp.eq.s32	%p74, %r13, 1;
	@%p74 bra 	BB5_125;
	bra.uni 	BB5_133;

BB5_125:
	ld.local.f64 	%fd209, [%rd1+40];

BB5_130:
	st.local.f64 	[%rd1+168], %fd209;

BB5_131:
	st.local.f64 	[%rd1+296], %fd209;

BB5_132:
	ld.local.f64 	%fd108, [%rd1+40];
	st.local.f64 	[%rd1+424], %fd108;

BB5_133:
	@%p45 bra 	BB5_137;

	@%p10 bra 	BB5_140;
	bra.uni 	BB5_135;

BB5_140:
	mov.u64 	%rd82, 0;
	st.local.u64 	[%rd1+48], %rd82;
	mov.f64 	%fd211, 0d0000000000000000;
	bra.uni 	BB5_141;

BB5_137:
	setp.eq.s32	%p76, %r13, 3;
	@%p76 bra 	BB5_143;

	setp.ne.s32	%p77, %r13, 2;
	@%p77 bra 	BB5_144;

	ld.local.f64 	%fd211, [%rd1+176];
	bra.uni 	BB5_142;

BB5_135:
	setp.eq.s32	%p79, %r13, 1;
	@%p79 bra 	BB5_136;
	bra.uni 	BB5_144;

BB5_136:
	ld.local.f64 	%fd211, [%rd1+48];

BB5_141:
	st.local.f64 	[%rd1+176], %fd211;

BB5_142:
	st.local.f64 	[%rd1+304], %fd211;

BB5_143:
	ld.local.f64 	%fd110, [%rd1+48];
	st.local.f64 	[%rd1+432], %fd110;

BB5_144:
	@%p45 bra 	BB5_148;

	@%p10 bra 	BB5_151;
	bra.uni 	BB5_146;

BB5_151:
	mov.u64 	%rd83, 0;
	st.local.u64 	[%rd1+56], %rd83;
	mov.f64 	%fd213, 0d0000000000000000;
	bra.uni 	BB5_152;

BB5_148:
	setp.eq.s32	%p81, %r13, 3;
	@%p81 bra 	BB5_154;

	setp.ne.s32	%p82, %r13, 2;
	@%p82 bra 	BB5_155;

	ld.local.f64 	%fd213, [%rd1+184];
	bra.uni 	BB5_153;

BB5_146:
	setp.eq.s32	%p84, %r13, 1;
	@%p84 bra 	BB5_147;
	bra.uni 	BB5_155;

BB5_147:
	ld.local.f64 	%fd213, [%rd1+56];

BB5_152:
	st.local.f64 	[%rd1+184], %fd213;

BB5_153:
	st.local.f64 	[%rd1+312], %fd213;

BB5_154:
	ld.local.f64 	%fd112, [%rd1+56];
	st.local.f64 	[%rd1+440], %fd112;

BB5_155:
	@%p45 bra 	BB5_159;

	@%p10 bra 	BB5_162;
	bra.uni 	BB5_157;

BB5_162:
	mov.u64 	%rd84, 0;
	st.local.u64 	[%rd1+64], %rd84;
	mov.f64 	%fd215, 0d0000000000000000;
	bra.uni 	BB5_163;

BB5_159:
	setp.eq.s32	%p86, %r13, 3;
	@%p86 bra 	BB5_165;

	setp.ne.s32	%p87, %r13, 2;
	@%p87 bra 	BB5_166;

	ld.local.f64 	%fd215, [%rd1+192];
	bra.uni 	BB5_164;

BB5_157:
	setp.eq.s32	%p89, %r13, 1;
	@%p89 bra 	BB5_158;
	bra.uni 	BB5_166;

BB5_158:
	ld.local.f64 	%fd215, [%rd1+64];

BB5_163:
	st.local.f64 	[%rd1+192], %fd215;

BB5_164:
	st.local.f64 	[%rd1+320], %fd215;

BB5_165:
	ld.local.f64 	%fd114, [%rd1+64];
	st.local.f64 	[%rd1+448], %fd114;

BB5_166:
	@%p45 bra 	BB5_170;

	@%p10 bra 	BB5_173;
	bra.uni 	BB5_168;

BB5_173:
	mov.u64 	%rd85, 0;
	st.local.u64 	[%rd1+72], %rd85;
	mov.f64 	%fd217, 0d0000000000000000;
	bra.uni 	BB5_174;

BB5_170:
	setp.eq.s32	%p91, %r13, 3;
	@%p91 bra 	BB5_176;

	setp.ne.s32	%p92, %r13, 2;
	@%p92 bra 	BB5_177;

	ld.local.f64 	%fd217, [%rd1+200];
	bra.uni 	BB5_175;

BB5_168:
	setp.eq.s32	%p94, %r13, 1;
	@%p94 bra 	BB5_169;
	bra.uni 	BB5_177;

BB5_169:
	ld.local.f64 	%fd217, [%rd1+72];

BB5_174:
	st.local.f64 	[%rd1+200], %fd217;

BB5_175:
	st.local.f64 	[%rd1+328], %fd217;

BB5_176:
	ld.local.f64 	%fd116, [%rd1+72];
	st.local.f64 	[%rd1+456], %fd116;

BB5_177:
	@%p45 bra 	BB5_181;

	@%p10 bra 	BB5_184;
	bra.uni 	BB5_179;

BB5_184:
	mov.u64 	%rd86, 0;
	st.local.u64 	[%rd1+80], %rd86;
	mov.f64 	%fd219, 0d0000000000000000;
	bra.uni 	BB5_185;

BB5_181:
	setp.eq.s32	%p96, %r13, 3;
	@%p96 bra 	BB5_187;

	setp.ne.s32	%p97, %r13, 2;
	@%p97 bra 	BB5_188;

	ld.local.f64 	%fd219, [%rd1+208];
	bra.uni 	BB5_186;

BB5_179:
	setp.eq.s32	%p99, %r13, 1;
	@%p99 bra 	BB5_180;
	bra.uni 	BB5_188;

BB5_180:
	ld.local.f64 	%fd219, [%rd1+80];

BB5_185:
	st.local.f64 	[%rd1+208], %fd219;

BB5_186:
	st.local.f64 	[%rd1+336], %fd219;

BB5_187:
	ld.local.f64 	%fd118, [%rd1+80];
	st.local.f64 	[%rd1+464], %fd118;

BB5_188:
	@%p45 bra 	BB5_192;

	@%p10 bra 	BB5_195;
	bra.uni 	BB5_190;

BB5_195:
	mov.u64 	%rd87, 0;
	st.local.u64 	[%rd1+88], %rd87;
	mov.f64 	%fd221, 0d0000000000000000;
	bra.uni 	BB5_196;

BB5_192:
	setp.eq.s32	%p101, %r13, 3;
	@%p101 bra 	BB5_198;

	setp.ne.s32	%p102, %r13, 2;
	@%p102 bra 	BB5_199;

	ld.local.f64 	%fd221, [%rd1+216];
	bra.uni 	BB5_197;

BB5_190:
	setp.eq.s32	%p104, %r13, 1;
	@%p104 bra 	BB5_191;
	bra.uni 	BB5_199;

BB5_191:
	ld.local.f64 	%fd221, [%rd1+88];

BB5_196:
	st.local.f64 	[%rd1+216], %fd221;

BB5_197:
	st.local.f64 	[%rd1+344], %fd221;

BB5_198:
	ld.local.f64 	%fd120, [%rd1+88];
	st.local.f64 	[%rd1+472], %fd120;

BB5_199:
	@%p45 bra 	BB5_203;

	@%p10 bra 	BB5_206;
	bra.uni 	BB5_201;

BB5_206:
	mov.u64 	%rd88, 0;
	st.local.u64 	[%rd1+96], %rd88;
	mov.f64 	%fd223, 0d0000000000000000;
	bra.uni 	BB5_207;

BB5_203:
	setp.eq.s32	%p106, %r13, 3;
	@%p106 bra 	BB5_209;

	setp.ne.s32	%p107, %r13, 2;
	@%p107 bra 	BB5_210;

	ld.local.f64 	%fd223, [%rd1+224];
	bra.uni 	BB5_208;

BB5_201:
	setp.eq.s32	%p109, %r13, 1;
	@%p109 bra 	BB5_202;
	bra.uni 	BB5_210;

BB5_202:
	ld.local.f64 	%fd223, [%rd1+96];

BB5_207:
	st.local.f64 	[%rd1+224], %fd223;

BB5_208:
	st.local.f64 	[%rd1+352], %fd223;

BB5_209:
	ld.local.f64 	%fd122, [%rd1+96];
	st.local.f64 	[%rd1+480], %fd122;

BB5_210:
	@%p45 bra 	BB5_214;

	@%p10 bra 	BB5_217;
	bra.uni 	BB5_212;

BB5_217:
	mov.u64 	%rd89, 0;
	st.local.u64 	[%rd1+104], %rd89;
	mov.f64 	%fd225, 0d0000000000000000;
	bra.uni 	BB5_218;

BB5_214:
	setp.eq.s32	%p111, %r13, 3;
	@%p111 bra 	BB5_220;

	setp.ne.s32	%p112, %r13, 2;
	@%p112 bra 	BB5_221;

	ld.local.f64 	%fd225, [%rd1+232];
	bra.uni 	BB5_219;

BB5_212:
	setp.eq.s32	%p114, %r13, 1;
	@%p114 bra 	BB5_213;
	bra.uni 	BB5_221;

BB5_213:
	ld.local.f64 	%fd225, [%rd1+104];

BB5_218:
	st.local.f64 	[%rd1+232], %fd225;

BB5_219:
	st.local.f64 	[%rd1+360], %fd225;

BB5_220:
	ld.local.f64 	%fd124, [%rd1+104];
	st.local.f64 	[%rd1+488], %fd124;

BB5_221:
	@%p45 bra 	BB5_225;

	@%p10 bra 	BB5_228;
	bra.uni 	BB5_223;

BB5_228:
	mov.u64 	%rd90, 0;
	st.local.u64 	[%rd1+112], %rd90;
	mov.f64 	%fd227, 0d0000000000000000;
	bra.uni 	BB5_229;

BB5_225:
	setp.eq.s32	%p116, %r13, 3;
	@%p116 bra 	BB5_231;

	setp.ne.s32	%p117, %r13, 2;
	@%p117 bra 	BB5_232;

	ld.local.f64 	%fd227, [%rd1+240];
	bra.uni 	BB5_230;

BB5_223:
	setp.eq.s32	%p119, %r13, 1;
	@%p119 bra 	BB5_224;
	bra.uni 	BB5_232;

BB5_224:
	ld.local.f64 	%fd227, [%rd1+112];

BB5_229:
	st.local.f64 	[%rd1+240], %fd227;

BB5_230:
	st.local.f64 	[%rd1+368], %fd227;

BB5_231:
	ld.local.f64 	%fd126, [%rd1+112];
	st.local.f64 	[%rd1+496], %fd126;

BB5_232:
	@%p45 bra 	BB5_236;

	@%p10 bra 	BB5_239;
	bra.uni 	BB5_234;

BB5_239:
	mov.u64 	%rd91, 0;
	st.local.u64 	[%rd1+120], %rd91;
	mov.f64 	%fd229, 0d0000000000000000;
	bra.uni 	BB5_240;

BB5_236:
	setp.eq.s32	%p121, %r13, 3;
	@%p121 bra 	BB5_242;

	setp.ne.s32	%p122, %r13, 2;
	@%p122 bra 	BB5_244;

	ld.local.f64 	%fd229, [%rd1+248];
	bra.uni 	BB5_241;

BB5_234:
	setp.eq.s32	%p124, %r13, 1;
	@%p124 bra 	BB5_235;
	bra.uni 	BB5_244;

BB5_235:
	ld.local.f64 	%fd229, [%rd1+120];

BB5_240:
	st.local.f64 	[%rd1+248], %fd229;

BB5_241:
	st.local.f64 	[%rd1+376], %fd229;

BB5_242:
	ld.local.f64 	%fd128, [%rd1+120];
	st.local.f64 	[%rd1+504], %fd128;

BB5_244:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing
.visible .entry _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing(
	.param .u32 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_2,
	.param .u32 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_3,
	.param .u32 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_4,
	.param .u32 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_5,
	.param .u32 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_6,
	.param .u64 _ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_7
)
{
	.local .align 16 .b8 	__local_depot6[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .b32 	%r<233>;
	.reg .b64 	%rd<118>;


	mov.u64 	%SPL, __local_depot6;
	ld.param.u64 	%rd22, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_1];
	ld.param.u32 	%r69, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_3];
	ld.param.u32 	%r70, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_4];
	ld.param.u32 	%r71, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_5];
	ld.param.u32 	%r73, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_6];
	add.u64 	%rd1, %SPL, 0;
	// inline asm
	mov.u32 	%r72, %clock;
	// inline asm
	mov.u32 	%r74, %ctaid.z;
	mov.u32 	%r75, %nctaid.y;
	mov.u32 	%r76, %ctaid.y;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %nctaid.x;
	mov.u32 	%r79, %ctaid.x;
	mad.lo.s32 	%r80, %r77, %r78, %r79;
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %tid.x;
	mad.lo.s32 	%r2, %r80, %r81, %r82;
	setp.ge.u32	%p5, %r2, %r73;
	@%p5 bra 	BB6_35;

	cvta.to.global.u64 	%rd2, %rd22;
	shr.u32 	%r83, %r71, 2;
	rem.u32 	%r84, %r2, %r83;
	shl.b32 	%r85, %r84, 2;
	cvt.u64.u32	%rd26, %r85;
	cvt.s64.s32	%rd3, %r70;
	mul.lo.s64 	%rd4, %rd26, %rd3;
	add.s32 	%r86, %r85, 4;
	setp.gt.u32	%p6, %r86, %r69;
	shl.b64 	%rd27, %rd4, 2;
	add.s64 	%rd5, %rd2, %rd27;
	@%p6 bra 	BB6_3;
	bra.uni 	BB6_2;

BB6_3:
	sub.s32 	%r5, %r69, %r71;
	setp.eq.s32	%p7, %r5, -4;
	@%p7 bra 	BB6_13;

	add.s32 	%r93, %r69, 4;
	sub.s32 	%r6, %r93, %r71;
	and.b32  	%r92, %r6, 3;
	mov.u32 	%r205, 0;
	setp.eq.s32	%p8, %r92, 0;
	@%p8 bra 	BB6_10;

	setp.eq.s32	%p9, %r92, 1;
	@%p9 bra 	BB6_9;

	setp.eq.s32	%p10, %r92, 2;
	@%p10 bra 	BB6_8;

	ld.param.u64 	%rd105, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_1];
	cvta.to.global.u64 	%rd104, %rd105;
	ld.global.u32 	%r95, [%rd5];
	st.local.u32 	[%rd1], %r95;
	add.s64 	%rd34, %rd4, %rd3;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd5, %rd104, %rd35;
	mov.u32 	%r205, 1;

BB6_8:
	ld.global.u32 	%r96, [%rd5];
	mul.wide.u32 	%rd36, %r205, 4;
	add.s64 	%rd37, %rd1, %rd36;
	st.local.u32 	[%rd37], %r96;
	add.s32 	%r205, %r205, 1;
	shl.b64 	%rd38, %rd3, 2;
	add.s64 	%rd5, %rd5, %rd38;

BB6_9:
	ld.global.u32 	%r97, [%rd5];
	mul.wide.u32 	%rd39, %r205, 4;
	add.s64 	%rd40, %rd1, %rd39;
	st.local.u32 	[%rd40], %r97;
	add.s32 	%r205, %r205, 1;
	shl.b64 	%rd41, %rd3, 2;
	add.s64 	%rd5, %rd5, %rd41;

BB6_10:
	setp.lt.u32	%p11, %r6, 4;
	@%p11 bra 	BB6_13;

	mul.wide.s32 	%rd13, %r70, 4;

BB6_12:
	ld.global.u32 	%r98, [%rd5];
	mul.wide.u32 	%rd42, %r205, 4;
	add.s64 	%rd43, %rd1, %rd42;
	st.local.u32 	[%rd43], %r98;
	add.s64 	%rd44, %rd5, %rd13;
	ld.global.u32 	%r99, [%rd44];
	add.s32 	%r100, %r205, 1;
	mul.wide.u32 	%rd45, %r100, 4;
	add.s64 	%rd46, %rd1, %rd45;
	st.local.u32 	[%rd46], %r99;
	add.s64 	%rd47, %rd44, %rd13;
	ld.global.u32 	%r101, [%rd47];
	add.s32 	%r102, %r205, 2;
	mul.wide.u32 	%rd48, %r102, 4;
	add.s64 	%rd49, %rd1, %rd48;
	st.local.u32 	[%rd49], %r101;
	add.s64 	%rd50, %rd47, %rd13;
	add.s64 	%rd5, %rd50, %rd13;
	ld.global.u32 	%r103, [%rd50];
	add.s32 	%r104, %r205, 3;
	mul.wide.u32 	%rd51, %r104, 4;
	add.s64 	%rd52, %rd1, %rd51;
	st.local.u32 	[%rd52], %r103;
	add.s32 	%r105, %r5, 4;
	add.s32 	%r205, %r205, 4;
	setp.lt.u32	%p12, %r205, %r105;
	@%p12 bra 	BB6_12;

BB6_13:
	setp.gt.s32	%p13, %r5, -3;
	@%p13 bra 	BB6_17;

	setp.eq.s32	%p31, %r5, -4;
	@%p31 bra 	BB6_20;
	bra.uni 	BB6_15;

BB6_20:
	mov.u32 	%r210, 0;
	st.local.u32 	[%rd1], %r210;
	bra.uni 	BB6_21;

BB6_2:
	ld.global.u32 	%r212, [%rd5];
	mul.wide.s32 	%rd28, %r70, 4;
	add.s64 	%rd29, %rd5, %rd28;
	add.s64 	%rd30, %rd29, %rd28;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.u32 	%r211, [%rd31];
	ld.global.u32 	%r87, [%rd29];
	ld.global.u32 	%r88, [%rd30];
	st.local.v4.u32 	[%rd1], {%r212, %r87, %r88, %r211};
	bra.uni 	BB6_25;

BB6_17:
	setp.eq.s32	%p14, %r5, -1;
	@%p14 bra 	BB6_23;

	setp.ne.s32	%p15, %r5, -2;
	@%p15 bra 	BB6_24;

	ld.local.u32 	%r210, [%rd1+4];
	bra.uni 	BB6_22;

BB6_15:
	setp.eq.s32	%p17, %r5, -3;
	@%p17 bra 	BB6_16;
	bra.uni 	BB6_24;

BB6_16:
	ld.local.u32 	%r210, [%rd1];

BB6_21:
	st.local.u32 	[%rd1+4], %r210;

BB6_22:
	st.local.u32 	[%rd1+8], %r210;

BB6_23:
	ld.local.u32 	%r211, [%rd1];
	st.local.u32 	[%rd1+12], %r211;
	mov.u32 	%r212, %r211;
	bra.uni 	BB6_25;

BB6_24:
	ld.local.v4.u32 	{%r212, %r108, %r109, %r211}, [%rd1];

BB6_25:
	ld.param.u64 	%rd102, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_7];
	ld.param.u32 	%r199, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_0];
	// inline asm
	mov.u32 	%r111, %clock;
	// inline asm
	mul.lo.s32 	%r24, %r2, %r199;
	shr.u32 	%r25, %r24, 6;
	// inline asm
	mov.u32 	%r112, %clock;
	// inline asm
	add.s32 	%r123, %r211, %r212;
	shr.s32 	%r124, %r123, 1;
	sub.s32 	%r125, %r211, %r124;
	ld.local.u32 	%r126, [%rd1+8];
	ld.local.u32 	%r127, [%rd1+4];
	add.s32 	%r128, %r126, %r127;
	shr.s32 	%r129, %r128, 1;
	sub.s32 	%r130, %r127, %r129;
	add.s32 	%r131, %r124, %r129;
	add.s32 	%r132, %r125, %r130;
	shr.s32 	%r133, %r132, 1;
	sub.s32 	%r134, %r130, %r133;
	shr.s32 	%r135, %r134, 1;
	add.s32 	%r136, %r135, %r133;
	shr.s32 	%r137, %r136, 1;
	sub.s32 	%r138, %r134, %r137;
	shr.s32 	%r139, %r131, 1;
	sub.s32 	%r140, %r129, %r139;
	st.local.v4.u32 	[%rd1], {%r139, %r138, %r140, %r136};
	// inline asm
	mov.u32 	%r113, %clock;
	// inline asm
	sub.s32 	%r141, %r113, %r112;
	cvta.to.global.u64 	%rd57, %rd102;
	st.global.u32 	[%rd57+44], %r141;
	// inline asm
	mov.u32 	%r114, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r115, %clock;
	// inline asm
	ld.const.u8 	%r142, [c_perm_1];
	mul.wide.u32 	%rd58, %r142, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.local.u32 	%r143, [%rd59];
	add.s32 	%r144, %r143, -1431655766;
	xor.b32  	%r26, %r144, -1431655766;
	ld.const.u8 	%r145, [c_perm_1+1];
	mul.wide.u32 	%rd60, %r145, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.local.u32 	%r146, [%rd61];
	add.s32 	%r147, %r146, -1431655766;
	xor.b32  	%r27, %r147, -1431655766;
	ld.const.u8 	%r148, [c_perm_1+2];
	mul.wide.u32 	%rd62, %r148, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.local.u32 	%r149, [%rd63];
	add.s32 	%r150, %r149, -1431655766;
	xor.b32  	%r28, %r150, -1431655766;
	ld.const.u8 	%r151, [c_perm_1+3];
	mul.wide.u32 	%rd64, %r151, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.local.u32 	%r152, [%rd65];
	add.s32 	%r153, %r152, -1431655766;
	xor.b32  	%r29, %r153, -1431655766;
	and.b32  	%r30, %r24, 63;
	// inline asm
	mov.u32 	%r116, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r117, %clock;
	// inline asm
	sub.s32 	%r154, %r117, %r114;
	st.global.u32 	[%rd57+48], %r154;
	// inline asm
	mov.u32 	%r118, %clock;
	// inline asm
	setp.eq.s32	%p18, %r199, 0;
	@%p18 bra 	BB6_34;

	mov.u32 	%r224, 0;
	mov.u32 	%r213, 31;
	ld.param.u32 	%r218, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_0];
	mov.u32 	%r217, %r224;

BB6_27:
	ld.param.u64 	%rd101, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_2];
	// inline asm
	mov.u32 	%r232, %clock;
	// inline asm
	shr.u32 	%r158, %r26, %r213;
	and.b32  	%r159, %r158, 1;
	cvt.u64.u32	%rd66, %r159;
	shr.u32 	%r160, %r27, %r213;
	and.b32  	%r161, %r160, 1;
	mul.wide.u32 	%rd67, %r161, 2;
	or.b64  	%rd68, %rd67, %rd66;
	shr.u32 	%r162, %r28, %r213;
	and.b32  	%r163, %r162, 1;
	mul.wide.u32 	%rd69, %r163, 4;
	add.s64 	%rd70, %rd69, %rd68;
	shr.u32 	%r164, %r29, %r213;
	and.b32  	%r165, %r164, 1;
	mul.wide.u32 	%rd71, %r165, 8;
	add.s64 	%rd72, %rd71, %rd70;
	// inline asm
	mov.u32 	%r229, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r231, %clock;
	// inline asm
	min.u32 	%r39, %r224, %r218;
	add.s32 	%r166, %r217, %r24;
	and.b32  	%r167, %r166, 63;
	add.s32 	%r168, %r217, %r30;
	shr.u32 	%r169, %r168, 6;
	add.s32 	%r40, %r169, %r25;
	shr.u64 	%rd117, %rd72, %r39;
	shl.b64 	%rd73, %rd117, %r39;
	sub.s64 	%rd17, %rd72, %rd73;
	shl.b64 	%rd74, %rd17, %r167;
	cvta.to.global.u64 	%rd75, %rd101;
	mul.wide.u32 	%rd76, %r40, 8;
	add.s64 	%rd77, %rd75, %rd76;
	atom.global.add.u64 	%rd78, [%rd77], %rd74;
	add.s32 	%r170, %r167, %r39;
	add.s32 	%r171, %r170, -1;
	setp.lt.u32	%p19, %r171, 64;
	@%p19 bra 	BB6_29;

	ld.param.u64 	%rd111, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_2];
	cvta.to.global.u64 	%rd110, %rd111;
	add.s32 	%r204, %r217, %r24;
	and.b32  	%r203, %r204, 63;
	cvt.u64.u32	%rd103, %r203;
	mov.u64 	%rd79, 64;
	sub.s64 	%rd80, %rd79, %rd103;
	cvt.u32.u64	%r172, %rd80;
	shr.u64 	%rd81, %rd17, %r172;
	add.s32 	%r173, %r40, 1;
	mul.wide.u32 	%rd83, %r173, 8;
	add.s64 	%rd84, %rd110, %rd83;
	atom.global.add.u64 	%rd85, [%rd84], %rd81;

BB6_29:
	add.s32 	%r217, %r39, %r217;
	// inline asm
	mov.u32 	%r228, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r230, %clock;
	// inline asm
	sub.s32 	%r218, %r218, %r39;
	bra.uni 	BB6_30;

BB6_36:
	setp.eq.s32	%p28, %r218, 0;
	setp.gt.u32	%p29, %r224, 2;
	mov.pred 	%p33, 0;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	BB6_38;

	ld.param.u64 	%rd107, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_2];
	cvta.to.global.u64 	%rd106, %rd107;
	add.s32 	%r218, %r218, -1;
	cvt.u32.u64	%r183, %rd117;
	and.b32  	%r184, %r183, 1;
	add.s32 	%r185, %r217, %r24;
	and.b32  	%r186, %r185, 63;
	add.s32 	%r187, %r217, %r30;
	shr.u32 	%r188, %r187, 6;
	add.s32 	%r189, %r188, %r25;
	and.b64  	%rd92, %rd117, 1;
	shl.b64 	%rd93, %rd92, %r186;
	mul.wide.u32 	%rd95, %r189, 8;
	add.s64 	%rd96, %rd106, %rd95;
	atom.global.add.u64 	%rd97, [%rd96], %rd93;
	add.s32 	%r217, %r217, 1;
	setp.eq.s32	%p33, %r184, 0;

BB6_38:
	shr.u64 	%rd117, %rd117, 1;
	add.s32 	%r224, %r224, 1;
	@%p33 bra 	BB6_36;

BB6_30:
	setp.eq.s32	%p21, %r218, 0;
	setp.gt.u32	%p22, %r224, 3;
	mov.pred 	%p32, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB6_32;

	ld.param.u64 	%rd109, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_2];
	cvta.to.global.u64 	%rd108, %rd109;
	add.s32 	%r218, %r218, -1;
	add.s32 	%r176, %r217, %r24;
	and.b32  	%r177, %r176, 63;
	add.s32 	%r178, %r217, %r30;
	shr.u32 	%r179, %r178, 6;
	add.s32 	%r180, %r179, %r25;
	setp.ne.s64	%p32, %rd117, 0;
	selp.u64	%rd86, 1, 0, %p32;
	shl.b64 	%rd87, %rd86, %r177;
	mul.wide.u32 	%rd89, %r180, 8;
	add.s64 	%rd90, %rd108, %rd89;
	atom.global.add.u64 	%rd91, [%rd90], %rd87;
	add.s32 	%r217, %r217, 1;

BB6_32:
	@%p32 bra 	BB6_36;

	// inline asm
	mov.u32 	%r227, %clock;
	// inline asm
	setp.ne.s32	%p24, %r218, 0;
	selp.b32	%r182, -1, 0, %p24;
	add.s32 	%r53, %r182, %r213;
	setp.ne.s32	%p25, %r213, 0;
	and.pred  	%p26, %p25, %p24;
	mov.u32 	%r213, %r53;
	@%p26 bra 	BB6_27;

BB6_34:
	ld.param.u64 	%rd100, [_ZN5cuZFP11cudaEncode1IiEEvjPKT_PyjijjP10GPU_timing_param_7];
	cvta.to.global.u64 	%rd99, %rd100;
	// inline asm
	mov.u32 	%r190, %clock;
	// inline asm
	sub.s32 	%r192, %r190, %r118;
	st.global.u32 	[%rd99+56], %r192;
	sub.s32 	%r193, %r229, %r232;
	st.global.u32 	[%rd99+60], %r193;
	sub.s32 	%r194, %r228, %r231;
	st.global.u32 	[%rd99+64], %r194;
	sub.s32 	%r195, %r227, %r230;
	st.global.u32 	[%rd99+68], %r195;
	// inline asm
	mov.u32 	%r191, %clock;
	// inline asm
	sub.s32 	%r196, %r111, %r72;
	st.global.u32 	[%rd99+4], %r196;
	sub.s32 	%r197, %r191, %r111;
	st.global.u32 	[%rd99+8], %r197;
	sub.s32 	%r198, %r191, %r72;
	st.global.u32 	[%rd99], %r198;

BB6_35:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j
.visible .entry _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j(
	.param .u32 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_2,
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_4[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_5[8],
	.param .u32 _ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot7[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<41>;
	.reg .b32 	%r<144>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd24, [_ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_1];
	ld.param.v2.u32 	{%r47, %r48}, [_ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_3];
	ld.param.v2.u32 	{%r49, %r50}, [_ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_4];
	ld.param.v2.u32 	{%r51, %r52}, [_ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_5];
	ld.param.u32 	%r53, [_ZN5cuZFP11cudaEncode2IiEEvjPKT_Py5uint24int2S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r54, %ctaid.z;
	mov.u32 	%r55, %nctaid.y;
	mov.u32 	%r56, %ctaid.y;
	mad.lo.s32 	%r57, %r54, %r55, %r56;
	mov.u32 	%r58, %nctaid.x;
	mov.u32 	%r59, %ctaid.x;
	mad.lo.s32 	%r60, %r57, %r58, %r59;
	mov.u32 	%r61, %ntid.x;
	mov.u32 	%r62, %tid.x;
	mad.lo.s32 	%r3, %r60, %r61, %r62;
	setp.ge.u32	%p1, %r3, %r53;
	@%p1 bra 	BB7_71;

	cvta.to.global.u64 	%rd2, %rd24;
	shr.u32 	%r63, %r51, 2;
	shr.u32 	%r64, %r52, 2;
	rem.u32 	%r65, %r3, %r63;
	shl.b32 	%r6, %r65, 2;
	div.u32 	%r66, %r3, %r63;
	rem.u32 	%r67, %r66, %r64;
	shl.b32 	%r7, %r67, 2;
	cvt.u64.u32	%rd26, %r6;
	cvt.s64.s32	%rd3, %r49;
	mul.lo.s64 	%rd27, %rd26, %rd3;
	cvt.u64.u32	%rd28, %r7;
	cvt.s64.s32	%rd29, %r50;
	mul.lo.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd4, %rd30, %rd27;
	add.s32 	%r68, %r6, 4;
	setp.le.u32	%p2, %r68, %r47;
	add.s32 	%r69, %r7, 4;
	setp.le.u32	%p3, %r69, %r48;
	and.pred  	%p4, %p3, %p2;
	shl.b64 	%rd31, %rd4, 2;
	add.s64 	%rd10, %rd2, %rd31;
	@%p4 bra 	BB7_70;
	bra.uni 	BB7_2;

BB7_70:
	shl.b32 	%r109, %r49, 2;
	sub.s32 	%r110, %r50, %r109;
	cvt.s64.s32	%rd53, %r110;
	add.s64 	%rd54, %rd3, %rd53;
	mul.wide.s32 	%rd55, %r49, 4;
	add.s64 	%rd56, %rd10, %rd55;
	add.s64 	%rd57, %rd56, %rd55;
	add.s64 	%rd58, %rd57, %rd55;
	ld.global.nc.u32 	%r111, [%rd56];
	ld.global.nc.u32 	%r112, [%rd57];
	ld.global.nc.u32 	%r113, [%rd58];
	ld.global.nc.u32 	%r114, [%rd10];
	st.local.v4.u32 	[%rd1], {%r114, %r111, %r112, %r113};
	mul.lo.s64 	%rd61, %rd3, 3;
	add.s64 	%rd62, %rd4, %rd61;
	add.s64 	%rd63, %rd62, %rd54;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd2, %rd64;
	add.s64 	%rd66, %rd65, %rd55;
	add.s64 	%rd67, %rd66, %rd55;
	add.s64 	%rd68, %rd67, %rd55;
	ld.global.nc.u32 	%r115, [%rd65];
	ld.global.nc.u32 	%r116, [%rd66];
	ld.global.nc.u32 	%r117, [%rd67];
	ld.global.nc.u32 	%r118, [%rd68];
	st.local.v4.u32 	[%rd1+16], {%r115, %r116, %r117, %r118};
	add.s64 	%rd69, %rd63, %rd61;
	add.s64 	%rd70, %rd69, %rd54;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd2, %rd71;
	add.s64 	%rd73, %rd72, %rd55;
	add.s64 	%rd74, %rd73, %rd55;
	add.s64 	%rd75, %rd74, %rd55;
	ld.global.nc.u32 	%r119, [%rd75];
	ld.global.nc.u32 	%r120, [%rd74];
	ld.global.nc.u32 	%r121, [%rd73];
	ld.global.nc.u32 	%r122, [%rd72];
	st.local.v4.u32 	[%rd1+32], {%r122, %r121, %r120, %r119};
	add.s64 	%rd76, %rd70, %rd61;
	add.s64 	%rd77, %rd76, %rd54;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd2, %rd78;
	add.s64 	%rd80, %rd79, %rd55;
	add.s64 	%rd81, %rd80, %rd55;
	add.s64 	%rd82, %rd81, %rd55;
	ld.global.nc.u32 	%r123, [%rd82];
	ld.global.nc.u32 	%r124, [%rd81];
	ld.global.nc.u32 	%r125, [%rd80];
	ld.global.nc.u32 	%r126, [%rd79];
	st.local.v4.u32 	[%rd1+48], {%r126, %r125, %r124, %r123};
	bra.uni 	BB7_71;

BB7_2:
	setp.gt.u32	%p5, %r68, %r47;
	sub.s32 	%r71, %r47, %r6;
	selp.b32	%r8, %r71, 4, %p5;
	setp.gt.u32	%p6, %r69, %r48;
	sub.s32 	%r73, %r48, %r7;
	selp.b32	%r9, %r73, 4, %p6;
	setp.eq.s32	%p7, %r9, 0;
	@%p7 bra 	BB7_26;

	mul.lo.s32 	%r75, %r8, %r49;
	sub.s32 	%r76, %r50, %r75;
	cvt.s64.s32	%rd7, %r76;
	mov.u32 	%r77, -5;
	sub.s32 	%r78, %r77, %r6;
	not.b32 	%r79, %r47;
	max.u32 	%r80, %r79, %r78;
	not.b32 	%r81, %r80;
	sub.s32 	%r10, %r81, %r6;
	and.b32  	%r11, %r10, 3;
	mul.wide.s32 	%rd8, %r49, 16;
	mul.wide.s32 	%rd9, %r49, 4;
	mov.u32 	%r129, 0;
	shl.b64 	%rd52, %rd7, 2;

BB7_4:
	shl.b32 	%r13, %r129, 2;
	mul.wide.u32 	%rd32, %r13, 4;
	add.s64 	%rd11, %rd1, %rd32;
	setp.eq.s32	%p8, %r8, 0;
	@%p8 bra 	BB7_5;
	bra.uni 	BB7_6;

BB7_5:
	mov.u64 	%rd89, %rd10;
	bra.uni 	BB7_15;

BB7_6:
	setp.eq.s32	%p9, %r11, 0;
	mov.u64 	%rd89, 0;
	mov.u32 	%r134, 0;
	@%p9 bra 	BB7_12;

	setp.eq.s32	%p10, %r11, 1;
	mov.u32 	%r131, 0;
	@%p10 bra 	BB7_11;

	setp.eq.s32	%p11, %r11, 2;
	mov.u32 	%r130, 0;
	@%p11 bra 	BB7_10;

	ld.global.nc.u32 	%r86, [%rd10];
	st.local.u32 	[%rd11], %r86;
	shl.b64 	%rd34, %rd3, 2;
	add.s64 	%rd10, %rd10, %rd34;
	mov.u32 	%r130, 1;

BB7_10:
	shl.b32 	%r127, %r129, 2;
	ld.global.nc.u32 	%r87, [%rd10];
	add.s32 	%r88, %r130, %r127;
	mul.wide.u32 	%rd35, %r88, 4;
	add.s64 	%rd36, %rd1, %rd35;
	st.local.u32 	[%rd36], %r87;
	add.s32 	%r131, %r130, 1;
	shl.b64 	%rd37, %rd3, 2;
	add.s64 	%rd10, %rd10, %rd37;

BB7_11:
	shl.b32 	%r128, %r129, 2;
	ld.global.nc.u32 	%r89, [%rd10];
	add.s32 	%r90, %r131, %r128;
	mul.wide.u32 	%rd38, %r90, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r89;
	add.s32 	%r134, %r131, 1;
	shl.b64 	%rd40, %rd3, 2;
	add.s64 	%rd10, %rd10, %rd40;
	mov.u64 	%rd89, %rd10;

BB7_12:
	setp.lt.u32	%p12, %r10, 4;
	@%p12 bra 	BB7_15;

	mad.lo.s32 	%r133, %r129, 4, %r134;

BB7_14:
	ld.global.nc.u32 	%r91, [%rd10];
	mul.wide.u32 	%rd41, %r133, 4;
	add.s64 	%rd42, %rd1, %rd41;
	st.local.u32 	[%rd42], %r91;
	add.s64 	%rd43, %rd10, %rd9;
	ld.global.nc.u32 	%r92, [%rd43];
	add.s32 	%r93, %r133, 1;
	mul.wide.u32 	%rd44, %r93, 4;
	add.s64 	%rd45, %rd1, %rd44;
	st.local.u32 	[%rd45], %r92;
	add.s64 	%rd46, %rd43, %rd9;
	ld.global.nc.u32 	%r94, [%rd46];
	add.s32 	%r95, %r133, 2;
	mul.wide.u32 	%rd47, %r95, 4;
	add.s64 	%rd48, %rd1, %rd47;
	st.local.u32 	[%rd48], %r94;
	add.s64 	%rd49, %rd46, %rd9;
	add.s64 	%rd20, %rd49, %rd9;
	ld.global.nc.u32 	%r96, [%rd49];
	add.s32 	%r97, %r133, 3;
	mul.wide.u32 	%rd50, %r97, 4;
	add.s64 	%rd51, %rd1, %rd50;
	st.local.u32 	[%rd51], %r96;
	add.s32 	%r133, %r133, 4;
	add.s64 	%rd89, %rd10, %rd8;
	add.s32 	%r134, %r134, 4;
	setp.lt.u32	%p13, %r134, %r8;
	mov.u64 	%rd10, %rd20;
	@%p13 bra 	BB7_14;

BB7_15:
	setp.gt.s32	%p14, %r8, 1;
	@%p14 bra 	BB7_19;

	setp.eq.s32	%p40, %r8, 0;
	@%p40 bra 	BB7_21;
	bra.uni 	BB7_17;

BB7_21:
	mov.u32 	%r135, 0;
	st.local.u32 	[%rd11], %r135;
	bra.uni 	BB7_22;

BB7_19:
	setp.eq.s32	%p15, %r8, 2;
	@%p15 bra 	BB7_23;

	setp.eq.s32	%p16, %r8, 3;
	@%p16 bra 	BB7_24;
	bra.uni 	BB7_25;

BB7_17:
	setp.eq.s32	%p18, %r8, 1;
	@%p18 bra 	BB7_18;
	bra.uni 	BB7_25;

BB7_18:
	ld.local.u32 	%r135, [%rd11];

BB7_22:
	st.local.u32 	[%rd11+4], %r135;

BB7_23:
	ld.local.u32 	%r99, [%rd11+4];
	st.local.u32 	[%rd11+8], %r99;

BB7_24:
	ld.local.u32 	%r100, [%rd11];
	st.local.u32 	[%rd11+12], %r100;

BB7_25:
	add.s32 	%r129, %r129, 1;
	add.s64 	%rd10, %rd89, %rd52;
	setp.lt.u32	%p19, %r129, %r9;
	@%p19 bra 	BB7_4;

BB7_26:
	setp.gt.s32	%p20, %r9, 1;
	@%p20 bra 	BB7_30;

	@%p7 bra 	BB7_33;
	bra.uni 	BB7_28;

BB7_33:
	mov.u32 	%r137, 0;
	st.local.u32 	[%rd1], %r137;
	bra.uni 	BB7_34;

BB7_30:
	setp.eq.s32	%p21, %r9, 3;
	@%p21 bra 	BB7_36;

	setp.ne.s32	%p22, %r9, 2;
	@%p22 bra 	BB7_37;

	ld.local.u32 	%r137, [%rd1+16];
	bra.uni 	BB7_35;

BB7_28:
	setp.eq.s32	%p24, %r9, 1;
	@%p24 bra 	BB7_29;
	bra.uni 	BB7_37;

BB7_29:
	ld.local.u32 	%r137, [%rd1];

BB7_34:
	st.local.u32 	[%rd1+16], %r137;

BB7_35:
	st.local.u32 	[%rd1+32], %r137;

BB7_36:
	ld.local.u32 	%r102, [%rd1];
	st.local.u32 	[%rd1+48], %r102;

BB7_37:
	@%p20 bra 	BB7_41;

	@%p7 bra 	BB7_44;
	bra.uni 	BB7_39;

BB7_44:
	mov.u32 	%r139, 0;
	st.local.u32 	[%rd1+4], %r139;
	bra.uni 	BB7_45;

BB7_41:
	setp.eq.s32	%p26, %r9, 3;
	@%p26 bra 	BB7_47;

	setp.ne.s32	%p27, %r9, 2;
	@%p27 bra 	BB7_48;

	ld.local.u32 	%r139, [%rd1+20];
	bra.uni 	BB7_46;

BB7_39:
	setp.eq.s32	%p29, %r9, 1;
	@%p29 bra 	BB7_40;
	bra.uni 	BB7_48;

BB7_40:
	ld.local.u32 	%r139, [%rd1+4];

BB7_45:
	st.local.u32 	[%rd1+20], %r139;

BB7_46:
	st.local.u32 	[%rd1+36], %r139;

BB7_47:
	ld.local.u32 	%r104, [%rd1+4];
	st.local.u32 	[%rd1+52], %r104;

BB7_48:
	@%p20 bra 	BB7_52;

	@%p7 bra 	BB7_55;
	bra.uni 	BB7_50;

BB7_55:
	mov.u32 	%r141, 0;
	st.local.u32 	[%rd1+8], %r141;
	bra.uni 	BB7_56;

BB7_52:
	setp.eq.s32	%p31, %r9, 3;
	@%p31 bra 	BB7_58;

	setp.ne.s32	%p32, %r9, 2;
	@%p32 bra 	BB7_59;

	ld.local.u32 	%r141, [%rd1+24];
	bra.uni 	BB7_57;

BB7_50:
	setp.eq.s32	%p34, %r9, 1;
	@%p34 bra 	BB7_51;
	bra.uni 	BB7_59;

BB7_51:
	ld.local.u32 	%r141, [%rd1+8];

BB7_56:
	st.local.u32 	[%rd1+24], %r141;

BB7_57:
	st.local.u32 	[%rd1+40], %r141;

BB7_58:
	ld.local.u32 	%r106, [%rd1+8];
	st.local.u32 	[%rd1+56], %r106;

BB7_59:
	@%p20 bra 	BB7_63;

	@%p7 bra 	BB7_66;
	bra.uni 	BB7_61;

BB7_66:
	mov.u32 	%r143, 0;
	st.local.u32 	[%rd1+12], %r143;
	bra.uni 	BB7_67;

BB7_63:
	setp.eq.s32	%p36, %r9, 3;
	@%p36 bra 	BB7_69;

	setp.ne.s32	%p37, %r9, 2;
	@%p37 bra 	BB7_71;

	ld.local.u32 	%r143, [%rd1+28];
	bra.uni 	BB7_68;

BB7_61:
	setp.eq.s32	%p39, %r9, 1;
	@%p39 bra 	BB7_62;
	bra.uni 	BB7_71;

BB7_62:
	ld.local.u32 	%r143, [%rd1+12];

BB7_67:
	st.local.u32 	[%rd1+28], %r143;

BB7_68:
	st.local.u32 	[%rd1+44], %r143;

BB7_69:
	ld.local.u32 	%r108, [%rd1+12];
	st.local.u32 	[%rd1+60], %r108;

BB7_71:
	ret;
}

	// .globl	_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j
.visible .entry _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j(
	.param .u32 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_0,
	.param .u64 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_1,
	.param .u64 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_2,
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_4[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_5[12],
	.param .u32 _ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot8[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<125>;
	.reg .b32 	%r<330>;
	.reg .b64 	%rd<194>;


	mov.u64 	%SPL, __local_depot8;
	ld.param.u64 	%rd27, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_1];
	ld.param.u32 	%r104, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_3+8];
	ld.param.u32 	%r103, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_3+4];
	ld.param.u32 	%r102, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_3];
	ld.param.u32 	%r1, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_4];
	ld.param.u32 	%r2, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_4+4];
	ld.param.u32 	%r3, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_4+8];
	ld.param.u32 	%r106, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_5+4];
	ld.param.u32 	%r105, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_5];
	ld.param.u32 	%r108, [_ZN5cuZFP10cudaEncodeIiEEvjPKT_Py5uint34int3S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r109, %ctaid.z;
	mov.u32 	%r110, %nctaid.y;
	mov.u32 	%r111, %ctaid.y;
	mad.lo.s32 	%r112, %r109, %r110, %r111;
	mov.u32 	%r113, %nctaid.x;
	mov.u32 	%r114, %ctaid.x;
	mad.lo.s32 	%r115, %r112, %r113, %r114;
	mov.u32 	%r116, %ntid.x;
	mov.u32 	%r117, %tid.x;
	mad.lo.s32 	%r4, %r115, %r116, %r117;
	setp.ge.u32	%p1, %r4, %r108;
	@%p1 bra 	BB8_244;

	cvta.to.global.u64 	%rd2, %rd27;
	shr.u32 	%r118, %r105, 2;
	shr.u32 	%r119, %r106, 2;
	rem.u32 	%r120, %r4, %r118;
	shl.b32 	%r8, %r120, 2;
	div.u32 	%r121, %r4, %r118;
	rem.u32 	%r122, %r121, %r119;
	shl.b32 	%r9, %r122, 2;
	mul.lo.s32 	%r123, %r118, %r119;
	div.u32 	%r124, %r4, %r123;
	shl.b32 	%r10, %r124, 2;
	cvt.u64.u32	%rd29, %r8;
	cvt.s64.s32	%rd3, %r1;
	mul.lo.s64 	%rd30, %rd29, %rd3;
	cvt.u64.u32	%rd31, %r9;
	cvt.s64.s32	%rd32, %r2;
	mul.lo.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	cvt.u64.u32	%rd35, %r10;
	cvt.s64.s32	%rd36, %r3;
	mul.lo.s64 	%rd37, %rd35, %rd36;
	add.s64 	%rd4, %rd34, %rd37;
	add.s32 	%r125, %r8, 4;
	setp.le.u32	%p2, %r125, %r102;
	add.s32 	%r126, %r9, 4;
	setp.le.u32	%p3, %r126, %r103;
	and.pred  	%p4, %p3, %p2;
	add.s32 	%r127, %r10, 4;
	setp.le.u32	%p5, %r127, %r104;
	and.pred  	%p6, %p4, %p5;
	shl.b64 	%rd38, %rd4, 2;
	add.s64 	%rd11, %rd2, %rd38;
	@%p6 bra 	BB8_243;
	bra.uni 	BB8_2;

BB8_243:
	shl.b32 	%r219, %r1, 2;
	sub.s32 	%r220, %r2, %r219;
	cvt.s64.s32	%rd70, %r220;
	add.s64 	%rd71, %rd3, %rd70;
	shl.b32 	%r221, %r2, 2;
	sub.s32 	%r222, %r3, %r221;
	cvt.s64.s32	%rd72, %r222;
	add.s64 	%rd73, %rd71, %rd72;
	mul.wide.s32 	%rd74, %r1, 4;
	add.s64 	%rd75, %rd11, %rd74;
	add.s64 	%rd76, %rd75, %rd74;
	add.s64 	%rd77, %rd76, %rd74;
	ld.global.nc.u32 	%r223, [%rd75];
	ld.global.nc.u32 	%r224, [%rd76];
	ld.global.nc.u32 	%r225, [%rd77];
	ld.global.nc.u32 	%r226, [%rd11];
	st.local.v4.u32 	[%rd1], {%r226, %r223, %r224, %r225};
	mul.lo.s64 	%rd80, %rd3, 3;
	add.s64 	%rd81, %rd4, %rd80;
	add.s64 	%rd82, %rd81, %rd71;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd2, %rd83;
	add.s64 	%rd85, %rd84, %rd74;
	add.s64 	%rd86, %rd85, %rd74;
	add.s64 	%rd87, %rd86, %rd74;
	ld.global.nc.u32 	%r227, [%rd84];
	ld.global.nc.u32 	%r228, [%rd85];
	ld.global.nc.u32 	%r229, [%rd86];
	ld.global.nc.u32 	%r230, [%rd87];
	st.local.v4.u32 	[%rd1+16], {%r227, %r228, %r229, %r230};
	add.s64 	%rd88, %rd82, %rd80;
	add.s64 	%rd89, %rd88, %rd71;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd2, %rd90;
	add.s64 	%rd92, %rd91, %rd74;
	add.s64 	%rd93, %rd92, %rd74;
	add.s64 	%rd94, %rd93, %rd74;
	ld.global.nc.u32 	%r231, [%rd94];
	ld.global.nc.u32 	%r232, [%rd93];
	ld.global.nc.u32 	%r233, [%rd92];
	ld.global.nc.u32 	%r234, [%rd91];
	st.local.v4.u32 	[%rd1+32], {%r234, %r233, %r232, %r231};
	add.s64 	%rd95, %rd89, %rd80;
	add.s64 	%rd96, %rd95, %rd71;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd2, %rd97;
	add.s64 	%rd99, %rd98, %rd74;
	add.s64 	%rd100, %rd99, %rd74;
	add.s64 	%rd101, %rd100, %rd74;
	ld.global.nc.u32 	%r235, [%rd101];
	ld.global.nc.u32 	%r236, [%rd100];
	ld.global.nc.u32 	%r237, [%rd99];
	ld.global.nc.u32 	%r238, [%rd98];
	st.local.v4.u32 	[%rd1+48], {%r238, %r237, %r236, %r235};
	add.s64 	%rd102, %rd96, %rd80;
	add.s64 	%rd103, %rd102, %rd73;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd105, %rd2, %rd104;
	add.s64 	%rd106, %rd105, %rd74;
	add.s64 	%rd107, %rd106, %rd74;
	add.s64 	%rd108, %rd107, %rd74;
	ld.global.nc.u32 	%r239, [%rd108];
	ld.global.nc.u32 	%r240, [%rd107];
	ld.global.nc.u32 	%r241, [%rd106];
	ld.global.nc.u32 	%r242, [%rd105];
	st.local.v4.u32 	[%rd1+64], {%r242, %r241, %r240, %r239};
	add.s64 	%rd109, %rd103, %rd80;
	add.s64 	%rd110, %rd109, %rd71;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd2, %rd111;
	add.s64 	%rd113, %rd112, %rd74;
	add.s64 	%rd114, %rd113, %rd74;
	add.s64 	%rd115, %rd114, %rd74;
	ld.global.nc.u32 	%r243, [%rd115];
	ld.global.nc.u32 	%r244, [%rd114];
	ld.global.nc.u32 	%r245, [%rd113];
	ld.global.nc.u32 	%r246, [%rd112];
	st.local.v4.u32 	[%rd1+80], {%r246, %r245, %r244, %r243};
	add.s64 	%rd116, %rd110, %rd80;
	add.s64 	%rd117, %rd116, %rd71;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd119, %rd2, %rd118;
	add.s64 	%rd120, %rd119, %rd74;
	add.s64 	%rd121, %rd120, %rd74;
	add.s64 	%rd122, %rd121, %rd74;
	ld.global.nc.u32 	%r247, [%rd122];
	ld.global.nc.u32 	%r248, [%rd121];
	ld.global.nc.u32 	%r249, [%rd120];
	ld.global.nc.u32 	%r250, [%rd119];
	st.local.v4.u32 	[%rd1+96], {%r250, %r249, %r248, %r247};
	add.s64 	%rd123, %rd117, %rd80;
	add.s64 	%rd124, %rd123, %rd71;
	shl.b64 	%rd125, %rd124, 2;
	add.s64 	%rd126, %rd2, %rd125;
	add.s64 	%rd127, %rd126, %rd74;
	add.s64 	%rd128, %rd127, %rd74;
	add.s64 	%rd129, %rd128, %rd74;
	ld.global.nc.u32 	%r251, [%rd129];
	ld.global.nc.u32 	%r252, [%rd128];
	ld.global.nc.u32 	%r253, [%rd127];
	ld.global.nc.u32 	%r254, [%rd126];
	st.local.v4.u32 	[%rd1+112], {%r254, %r253, %r252, %r251};
	add.s64 	%rd130, %rd124, %rd80;
	add.s64 	%rd131, %rd130, %rd73;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd2, %rd132;
	add.s64 	%rd134, %rd133, %rd74;
	add.s64 	%rd135, %rd134, %rd74;
	add.s64 	%rd136, %rd135, %rd74;
	ld.global.nc.u32 	%r255, [%rd136];
	ld.global.nc.u32 	%r256, [%rd135];
	ld.global.nc.u32 	%r257, [%rd134];
	ld.global.nc.u32 	%r258, [%rd133];
	st.local.v4.u32 	[%rd1+128], {%r258, %r257, %r256, %r255};
	add.s64 	%rd137, %rd131, %rd80;
	add.s64 	%rd138, %rd137, %rd71;
	shl.b64 	%rd139, %rd138, 2;
	add.s64 	%rd140, %rd2, %rd139;
	add.s64 	%rd141, %rd140, %rd74;
	add.s64 	%rd142, %rd141, %rd74;
	add.s64 	%rd143, %rd142, %rd74;
	ld.global.nc.u32 	%r259, [%rd143];
	ld.global.nc.u32 	%r260, [%rd142];
	ld.global.nc.u32 	%r261, [%rd141];
	ld.global.nc.u32 	%r262, [%rd140];
	st.local.v4.u32 	[%rd1+144], {%r262, %r261, %r260, %r259};
	add.s64 	%rd144, %rd138, %rd80;
	add.s64 	%rd145, %rd144, %rd71;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd2, %rd146;
	add.s64 	%rd148, %rd147, %rd74;
	add.s64 	%rd149, %rd148, %rd74;
	add.s64 	%rd150, %rd149, %rd74;
	ld.global.nc.u32 	%r263, [%rd150];
	ld.global.nc.u32 	%r264, [%rd149];
	ld.global.nc.u32 	%r265, [%rd148];
	ld.global.nc.u32 	%r266, [%rd147];
	st.local.v4.u32 	[%rd1+160], {%r266, %r265, %r264, %r263};
	add.s64 	%rd151, %rd145, %rd80;
	add.s64 	%rd152, %rd151, %rd71;
	shl.b64 	%rd153, %rd152, 2;
	add.s64 	%rd154, %rd2, %rd153;
	add.s64 	%rd155, %rd154, %rd74;
	add.s64 	%rd156, %rd155, %rd74;
	add.s64 	%rd157, %rd156, %rd74;
	ld.global.nc.u32 	%r267, [%rd157];
	ld.global.nc.u32 	%r268, [%rd156];
	ld.global.nc.u32 	%r269, [%rd155];
	ld.global.nc.u32 	%r270, [%rd154];
	st.local.v4.u32 	[%rd1+176], {%r270, %r269, %r268, %r267};
	add.s64 	%rd158, %rd152, %rd80;
	add.s64 	%rd159, %rd158, %rd73;
	shl.b64 	%rd160, %rd159, 2;
	add.s64 	%rd161, %rd2, %rd160;
	add.s64 	%rd162, %rd161, %rd74;
	add.s64 	%rd163, %rd162, %rd74;
	add.s64 	%rd164, %rd163, %rd74;
	ld.global.nc.u32 	%r271, [%rd164];
	ld.global.nc.u32 	%r272, [%rd163];
	ld.global.nc.u32 	%r273, [%rd162];
	ld.global.nc.u32 	%r274, [%rd161];
	st.local.v4.u32 	[%rd1+192], {%r274, %r273, %r272, %r271};
	add.s64 	%rd165, %rd159, %rd80;
	add.s64 	%rd166, %rd165, %rd71;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd2, %rd167;
	add.s64 	%rd169, %rd168, %rd74;
	add.s64 	%rd170, %rd169, %rd74;
	add.s64 	%rd171, %rd170, %rd74;
	ld.global.nc.u32 	%r275, [%rd171];
	ld.global.nc.u32 	%r276, [%rd170];
	ld.global.nc.u32 	%r277, [%rd169];
	ld.global.nc.u32 	%r278, [%rd168];
	st.local.v4.u32 	[%rd1+208], {%r278, %r277, %r276, %r275};
	add.s64 	%rd172, %rd166, %rd80;
	add.s64 	%rd173, %rd172, %rd71;
	shl.b64 	%rd174, %rd173, 2;
	add.s64 	%rd175, %rd2, %rd174;
	add.s64 	%rd176, %rd175, %rd74;
	add.s64 	%rd177, %rd176, %rd74;
	add.s64 	%rd178, %rd177, %rd74;
	ld.global.nc.u32 	%r279, [%rd178];
	ld.global.nc.u32 	%r280, [%rd177];
	ld.global.nc.u32 	%r281, [%rd176];
	ld.global.nc.u32 	%r282, [%rd175];
	st.local.v4.u32 	[%rd1+224], {%r282, %r281, %r280, %r279};
	add.s64 	%rd179, %rd173, %rd80;
	add.s64 	%rd180, %rd179, %rd71;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd2, %rd181;
	add.s64 	%rd183, %rd182, %rd74;
	add.s64 	%rd184, %rd183, %rd74;
	add.s64 	%rd185, %rd184, %rd74;
	ld.global.nc.u32 	%r283, [%rd185];
	ld.global.nc.u32 	%r284, [%rd184];
	ld.global.nc.u32 	%r285, [%rd183];
	ld.global.nc.u32 	%r286, [%rd182];
	st.local.v4.u32 	[%rd1+240], {%r286, %r285, %r284, %r283};
	bra.uni 	BB8_244;

BB8_2:
	setp.gt.u32	%p7, %r125, %r102;
	sub.s32 	%r129, %r102, %r8;
	selp.b32	%r11, %r129, 4, %p7;
	setp.gt.u32	%p8, %r126, %r103;
	sub.s32 	%r131, %r103, %r9;
	selp.b32	%r12, %r131, 4, %p8;
	setp.gt.u32	%p9, %r127, %r104;
	sub.s32 	%r133, %r104, %r10;
	selp.b32	%r13, %r133, 4, %p9;
	setp.eq.s32	%p10, %r13, 0;
	@%p10 bra 	BB8_67;

	mul.lo.s32 	%r135, %r12, %r2;
	sub.s32 	%r136, %r3, %r135;
	cvt.s64.s32	%rd7, %r136;
	mul.lo.s32 	%r137, %r11, %r1;
	sub.s32 	%r138, %r2, %r137;
	cvt.s64.s32	%rd8, %r138;
	mov.u32 	%r139, -5;
	sub.s32 	%r140, %r139, %r8;
	not.b32 	%r141, %r102;
	max.u32 	%r142, %r141, %r140;
	not.b32 	%r143, %r142;
	sub.s32 	%r14, %r143, %r8;
	and.b32  	%r15, %r14, 3;
	mov.u32 	%r134, 0;
	shl.b64 	%rd69, %rd7, 2;
	shl.b64 	%rd67, %rd8, 2;
	mov.u32 	%r287, %r134;

BB8_4:
	shl.b32 	%r17, %r287, 4;
	cvt.u64.u32	%rd10, %r17;
	setp.eq.s32	%p11, %r12, 0;
	mov.u32 	%r288, %r134;
	@%p11 bra 	BB8_26;

BB8_5:
	setp.eq.s32	%p12, %r11, 0;
	@%p12 bra 	BB8_6;
	bra.uni 	BB8_7;

BB8_6:
	mov.u64 	%rd193, %rd11;
	bra.uni 	BB8_15;

BB8_7:
	setp.eq.s32	%p13, %r15, 0;
	mov.u64 	%rd193, 0;
	mov.u32 	%r292, 0;
	@%p13 bra 	BB8_13;

	setp.eq.s32	%p14, %r15, 1;
	mov.u32 	%r290, 0;
	@%p14 bra 	BB8_12;

	setp.eq.s32	%p15, %r15, 2;
	mov.u32 	%r289, 0;
	@%p15 bra 	BB8_11;

	ld.global.nc.u32 	%r149, [%rd11];
	shl.b32 	%r150, %r288, 2;
	add.s32 	%r151, %r150, %r17;
	mul.wide.u32 	%rd40, %r151, 4;
	add.s64 	%rd41, %rd1, %rd40;
	st.local.u32 	[%rd41], %r149;
	shl.b64 	%rd42, %rd3, 2;
	add.s64 	%rd11, %rd11, %rd42;
	mov.u32 	%r289, 1;

BB8_11:
	ld.global.nc.u32 	%r152, [%rd11];
	shl.b32 	%r153, %r288, 2;
	add.s32 	%r154, %r153, %r17;
	add.s32 	%r155, %r154, %r289;
	mul.wide.u32 	%rd43, %r155, 4;
	add.s64 	%rd44, %rd1, %rd43;
	st.local.u32 	[%rd44], %r152;
	add.s32 	%r290, %r289, 1;
	shl.b64 	%rd45, %rd3, 2;
	add.s64 	%rd11, %rd11, %rd45;

BB8_12:
	ld.global.nc.u32 	%r156, [%rd11];
	shl.b32 	%r157, %r288, 2;
	add.s32 	%r158, %r157, %r17;
	add.s32 	%r159, %r158, %r290;
	mul.wide.u32 	%rd46, %r159, 4;
	add.s64 	%rd47, %rd1, %rd46;
	st.local.u32 	[%rd47], %r156;
	add.s32 	%r292, %r290, 1;
	shl.b64 	%rd48, %rd3, 2;
	add.s64 	%rd11, %rd11, %rd48;
	mov.u64 	%rd193, %rd11;

BB8_13:
	setp.lt.u32	%p16, %r14, 4;
	@%p16 bra 	BB8_15;

BB8_14:
	ld.global.nc.u32 	%r160, [%rd11];
	shl.b32 	%r161, %r288, 2;
	add.s32 	%r162, %r161, %r17;
	add.s32 	%r163, %r162, %r292;
	mul.wide.u32 	%rd49, %r163, 4;
	add.s64 	%rd50, %rd1, %rd49;
	st.local.u32 	[%rd50], %r160;
	add.s64 	%rd51, %rd3, %rd3;
	add.s64 	%rd52, %rd51, %rd3;
	add.s64 	%rd53, %rd52, %rd3;
	add.s64 	%rd54, %rd11, %rd53;
	ld.global.nc.u32 	%r164, [%rd54];
	add.s32 	%r165, %r163, 1;
	mul.wide.u32 	%rd55, %r165, 4;
	add.s64 	%rd56, %rd1, %rd55;
	st.local.u32 	[%rd56], %r164;
	add.s64 	%rd57, %rd54, %rd53;
	ld.global.nc.u32 	%r166, [%rd57];
	add.s32 	%r167, %r163, 2;
	mul.wide.u32 	%rd58, %r167, 4;
	add.s64 	%rd59, %rd1, %rd58;
	st.local.u32 	[%rd59], %r166;
	add.s64 	%rd60, %rd57, %rd53;
	ld.global.nc.u32 	%r168, [%rd60];
	add.s32 	%r169, %r163, 3;
	mul.wide.u32 	%rd61, %r169, 4;
	add.s64 	%rd62, %rd1, %rd61;
	st.local.u32 	[%rd62], %r168;
	shl.b64 	%rd63, %rd53, 2;
	add.s64 	%rd11, %rd11, %rd63;
	add.s32 	%r292, %r292, 4;
	setp.lt.u32	%p17, %r292, %r11;
	mov.u64 	%rd193, %rd11;
	@%p17 bra 	BB8_14;

BB8_15:
	shl.b32 	%r170, %r288, 2;
	cvt.u64.u32	%rd64, %r170;
	add.s64 	%rd65, %rd64, %rd10;
	shl.b64 	%rd66, %rd65, 2;
	add.s64 	%rd22, %rd1, %rd66;
	setp.gt.s32	%p18, %r11, 1;
	@%p18 bra 	BB8_19;

	@%p12 bra 	BB8_21;
	bra.uni 	BB8_17;

BB8_21:
	mov.u32 	%r293, 0;
	st.local.u32 	[%rd22], %r293;
	bra.uni 	BB8_22;

BB8_19:
	setp.eq.s32	%p19, %r11, 2;
	@%p19 bra 	BB8_23;

	setp.eq.s32	%p20, %r11, 3;
	@%p20 bra 	BB8_24;
	bra.uni 	BB8_25;

BB8_17:
	setp.eq.s32	%p22, %r11, 1;
	@%p22 bra 	BB8_18;
	bra.uni 	BB8_25;

BB8_18:
	ld.local.u32 	%r293, [%rd22];

BB8_22:
	st.local.u32 	[%rd22+4], %r293;

BB8_23:
	ld.local.u32 	%r172, [%rd22+4];
	st.local.u32 	[%rd22+8], %r172;

BB8_24:
	ld.local.u32 	%r173, [%rd22];
	st.local.u32 	[%rd22+12], %r173;

BB8_25:
	add.s32 	%r288, %r288, 1;
	add.s64 	%rd11, %rd193, %rd67;
	setp.lt.u32	%p23, %r288, %r12;
	@%p23 bra 	BB8_5;

BB8_26:
	cvt.u32.u64	%r174, %rd10;
	mul.wide.u32 	%rd68, %r174, 4;
	add.s64 	%rd25, %rd1, %rd68;
	setp.gt.s32	%p24, %r12, 1;
	@%p24 bra 	BB8_30;

	@%p11 bra 	BB8_32;
	bra.uni 	BB8_28;

BB8_32:
	mov.u32 	%r294, 0;
	st.local.u32 	[%rd25], %r294;
	bra.uni 	BB8_33;

BB8_30:
	setp.eq.s32	%p25, %r12, 2;
	@%p25 bra 	BB8_34;

	setp.eq.s32	%p26, %r12, 3;
	@%p26 bra 	BB8_35;
	bra.uni 	BB8_36;

BB8_28:
	setp.eq.s32	%p28, %r12, 1;
	@%p28 bra 	BB8_29;
	bra.uni 	BB8_36;

BB8_29:
	ld.local.u32 	%r294, [%rd25];

BB8_33:
	st.local.u32 	[%rd25+16], %r294;

BB8_34:
	ld.local.u32 	%r176, [%rd25+16];
	st.local.u32 	[%rd25+32], %r176;

BB8_35:
	ld.local.u32 	%r177, [%rd25];
	st.local.u32 	[%rd25+48], %r177;

BB8_36:
	@%p24 bra 	BB8_40;

	@%p11 bra 	BB8_42;
	bra.uni 	BB8_38;

BB8_42:
	mov.u32 	%r295, 0;
	st.local.u32 	[%rd25+4], %r295;
	bra.uni 	BB8_43;

BB8_40:
	setp.eq.s32	%p30, %r12, 2;
	@%p30 bra 	BB8_44;

	setp.eq.s32	%p31, %r12, 3;
	@%p31 bra 	BB8_45;
	bra.uni 	BB8_46;

BB8_38:
	setp.eq.s32	%p33, %r12, 1;
	@%p33 bra 	BB8_39;
	bra.uni 	BB8_46;

BB8_39:
	ld.local.u32 	%r295, [%rd25+4];

BB8_43:
	st.local.u32 	[%rd25+20], %r295;

BB8_44:
	ld.local.u32 	%r179, [%rd25+20];
	st.local.u32 	[%rd25+36], %r179;

BB8_45:
	ld.local.u32 	%r180, [%rd25+4];
	st.local.u32 	[%rd25+52], %r180;

BB8_46:
	@%p24 bra 	BB8_50;

	@%p11 bra 	BB8_52;
	bra.uni 	BB8_48;

BB8_52:
	mov.u32 	%r296, 0;
	st.local.u32 	[%rd25+8], %r296;
	bra.uni 	BB8_53;

BB8_50:
	setp.eq.s32	%p35, %r12, 2;
	@%p35 bra 	BB8_54;

	setp.eq.s32	%p36, %r12, 3;
	@%p36 bra 	BB8_55;
	bra.uni 	BB8_56;

BB8_48:
	setp.eq.s32	%p38, %r12, 1;
	@%p38 bra 	BB8_49;
	bra.uni 	BB8_56;

BB8_49:
	ld.local.u32 	%r296, [%rd25+8];

BB8_53:
	st.local.u32 	[%rd25+24], %r296;

BB8_54:
	ld.local.u32 	%r182, [%rd25+24];
	st.local.u32 	[%rd25+40], %r182;

BB8_55:
	ld.local.u32 	%r183, [%rd25+8];
	st.local.u32 	[%rd25+56], %r183;

BB8_56:
	@%p24 bra 	BB8_60;

	@%p11 bra 	BB8_62;
	bra.uni 	BB8_58;

BB8_62:
	mov.u32 	%r297, 0;
	st.local.u32 	[%rd25+12], %r297;
	bra.uni 	BB8_63;

BB8_60:
	setp.eq.s32	%p40, %r12, 2;
	@%p40 bra 	BB8_64;

	setp.eq.s32	%p41, %r12, 3;
	@%p41 bra 	BB8_65;
	bra.uni 	BB8_66;

BB8_58:
	setp.eq.s32	%p43, %r12, 1;
	@%p43 bra 	BB8_59;
	bra.uni 	BB8_66;

BB8_59:
	ld.local.u32 	%r297, [%rd25+12];

BB8_63:
	st.local.u32 	[%rd25+28], %r297;

BB8_64:
	ld.local.u32 	%r185, [%rd25+28];
	st.local.u32 	[%rd25+44], %r185;

BB8_65:
	ld.local.u32 	%r186, [%rd25+12];
	st.local.u32 	[%rd25+60], %r186;

BB8_66:
	add.s32 	%r287, %r287, 1;
	add.s64 	%rd11, %rd11, %rd69;
	setp.lt.u32	%p44, %r287, %r13;
	@%p44 bra 	BB8_4;

BB8_67:
	setp.gt.s32	%p45, %r13, 1;
	@%p45 bra 	BB8_71;

	@%p10 bra 	BB8_74;
	bra.uni 	BB8_69;

BB8_74:
	mov.u32 	%r299, 0;
	st.local.u32 	[%rd1], %r299;
	bra.uni 	BB8_75;

BB8_71:
	setp.eq.s32	%p46, %r13, 3;
	@%p46 bra 	BB8_77;

	setp.ne.s32	%p47, %r13, 2;
	@%p47 bra 	BB8_78;

	ld.local.u32 	%r299, [%rd1+64];
	bra.uni 	BB8_76;

BB8_69:
	setp.eq.s32	%p49, %r13, 1;
	@%p49 bra 	BB8_70;
	bra.uni 	BB8_78;

BB8_70:
	ld.local.u32 	%r299, [%rd1];

BB8_75:
	st.local.u32 	[%rd1+64], %r299;

BB8_76:
	st.local.u32 	[%rd1+128], %r299;

BB8_77:
	ld.local.u32 	%r188, [%rd1];
	st.local.u32 	[%rd1+192], %r188;

BB8_78:
	@%p45 bra 	BB8_82;

	@%p10 bra 	BB8_85;
	bra.uni 	BB8_80;

BB8_85:
	mov.u32 	%r301, 0;
	st.local.u32 	[%rd1+4], %r301;
	bra.uni 	BB8_86;

BB8_82:
	setp.eq.s32	%p51, %r13, 3;
	@%p51 bra 	BB8_88;

	setp.ne.s32	%p52, %r13, 2;
	@%p52 bra 	BB8_89;

	ld.local.u32 	%r301, [%rd1+68];
	bra.uni 	BB8_87;

BB8_80:
	setp.eq.s32	%p54, %r13, 1;
	@%p54 bra 	BB8_81;
	bra.uni 	BB8_89;

BB8_81:
	ld.local.u32 	%r301, [%rd1+4];

BB8_86:
	st.local.u32 	[%rd1+68], %r301;

BB8_87:
	st.local.u32 	[%rd1+132], %r301;

BB8_88:
	ld.local.u32 	%r190, [%rd1+4];
	st.local.u32 	[%rd1+196], %r190;

BB8_89:
	@%p45 bra 	BB8_93;

	@%p10 bra 	BB8_96;
	bra.uni 	BB8_91;

BB8_96:
	mov.u32 	%r303, 0;
	st.local.u32 	[%rd1+8], %r303;
	bra.uni 	BB8_97;

BB8_93:
	setp.eq.s32	%p56, %r13, 3;
	@%p56 bra 	BB8_99;

	setp.ne.s32	%p57, %r13, 2;
	@%p57 bra 	BB8_100;

	ld.local.u32 	%r303, [%rd1+72];
	bra.uni 	BB8_98;

BB8_91:
	setp.eq.s32	%p59, %r13, 1;
	@%p59 bra 	BB8_92;
	bra.uni 	BB8_100;

BB8_92:
	ld.local.u32 	%r303, [%rd1+8];

BB8_97:
	st.local.u32 	[%rd1+72], %r303;

BB8_98:
	st.local.u32 	[%rd1+136], %r303;

BB8_99:
	ld.local.u32 	%r192, [%rd1+8];
	st.local.u32 	[%rd1+200], %r192;

BB8_100:
	@%p45 bra 	BB8_104;

	@%p10 bra 	BB8_107;
	bra.uni 	BB8_102;

BB8_107:
	mov.u32 	%r305, 0;
	st.local.u32 	[%rd1+12], %r305;
	bra.uni 	BB8_108;

BB8_104:
	setp.eq.s32	%p61, %r13, 3;
	@%p61 bra 	BB8_110;

	setp.ne.s32	%p62, %r13, 2;
	@%p62 bra 	BB8_111;

	ld.local.u32 	%r305, [%rd1+76];
	bra.uni 	BB8_109;

BB8_102:
	setp.eq.s32	%p64, %r13, 1;
	@%p64 bra 	BB8_103;
	bra.uni 	BB8_111;

BB8_103:
	ld.local.u32 	%r305, [%rd1+12];

BB8_108:
	st.local.u32 	[%rd1+76], %r305;

BB8_109:
	st.local.u32 	[%rd1+140], %r305;

BB8_110:
	ld.local.u32 	%r194, [%rd1+12];
	st.local.u32 	[%rd1+204], %r194;

BB8_111:
	@%p45 bra 	BB8_115;

	@%p10 bra 	BB8_118;
	bra.uni 	BB8_113;

BB8_118:
	mov.u32 	%r307, 0;
	st.local.u32 	[%rd1+16], %r307;
	bra.uni 	BB8_119;

BB8_115:
	setp.eq.s32	%p66, %r13, 3;
	@%p66 bra 	BB8_121;

	setp.ne.s32	%p67, %r13, 2;
	@%p67 bra 	BB8_122;

	ld.local.u32 	%r307, [%rd1+80];
	bra.uni 	BB8_120;

BB8_113:
	setp.eq.s32	%p69, %r13, 1;
	@%p69 bra 	BB8_114;
	bra.uni 	BB8_122;

BB8_114:
	ld.local.u32 	%r307, [%rd1+16];

BB8_119:
	st.local.u32 	[%rd1+80], %r307;

BB8_120:
	st.local.u32 	[%rd1+144], %r307;

BB8_121:
	ld.local.u32 	%r196, [%rd1+16];
	st.local.u32 	[%rd1+208], %r196;

BB8_122:
	@%p45 bra 	BB8_126;

	@%p10 bra 	BB8_129;
	bra.uni 	BB8_124;

BB8_129:
	mov.u32 	%r309, 0;
	st.local.u32 	[%rd1+20], %r309;
	bra.uni 	BB8_130;

BB8_126:
	setp.eq.s32	%p71, %r13, 3;
	@%p71 bra 	BB8_132;

	setp.ne.s32	%p72, %r13, 2;
	@%p72 bra 	BB8_133;

	ld.local.u32 	%r309, [%rd1+84];
	bra.uni 	BB8_131;

BB8_124:
	setp.eq.s32	%p74, %r13, 1;
	@%p74 bra 	BB8_125;
	bra.uni 	BB8_133;

BB8_125:
	ld.local.u32 	%r309, [%rd1+20];

BB8_130:
	st.local.u32 	[%rd1+84], %r309;

BB8_131:
	st.local.u32 	[%rd1+148], %r309;

BB8_132:
	ld.local.u32 	%r198, [%rd1+20];
	st.local.u32 	[%rd1+212], %r198;

BB8_133:
	@%p45 bra 	BB8_137;

	@%p10 bra 	BB8_140;
	bra.uni 	BB8_135;

BB8_140:
	mov.u32 	%r311, 0;
	st.local.u32 	[%rd1+24], %r311;
	bra.uni 	BB8_141;

BB8_137:
	setp.eq.s32	%p76, %r13, 3;
	@%p76 bra 	BB8_143;

	setp.ne.s32	%p77, %r13, 2;
	@%p77 bra 	BB8_144;

	ld.local.u32 	%r311, [%rd1+88];
	bra.uni 	BB8_142;

BB8_135:
	setp.eq.s32	%p79, %r13, 1;
	@%p79 bra 	BB8_136;
	bra.uni 	BB8_144;

BB8_136:
	ld.local.u32 	%r311, [%rd1+24];

BB8_141:
	st.local.u32 	[%rd1+88], %r311;

BB8_142:
	st.local.u32 	[%rd1+152], %r311;

BB8_143:
	ld.local.u32 	%r200, [%rd1+24];
	st.local.u32 	[%rd1+216], %r200;

BB8_144:
	@%p45 bra 	BB8_148;

	@%p10 bra 	BB8_151;
	bra.uni 	BB8_146;

BB8_151:
	mov.u32 	%r313, 0;
	st.local.u32 	[%rd1+28], %r313;
	bra.uni 	BB8_152;

BB8_148:
	setp.eq.s32	%p81, %r13, 3;
	@%p81 bra 	BB8_154;

	setp.ne.s32	%p82, %r13, 2;
	@%p82 bra 	BB8_155;

	ld.local.u32 	%r313, [%rd1+92];
	bra.uni 	BB8_153;

BB8_146:
	setp.eq.s32	%p84, %r13, 1;
	@%p84 bra 	BB8_147;
	bra.uni 	BB8_155;

BB8_147:
	ld.local.u32 	%r313, [%rd1+28];

BB8_152:
	st.local.u32 	[%rd1+92], %r313;

BB8_153:
	st.local.u32 	[%rd1+156], %r313;

BB8_154:
	ld.local.u32 	%r202, [%rd1+28];
	st.local.u32 	[%rd1+220], %r202;

BB8_155:
	@%p45 bra 	BB8_159;

	@%p10 bra 	BB8_162;
	bra.uni 	BB8_157;

BB8_162:
	mov.u32 	%r315, 0;
	st.local.u32 	[%rd1+32], %r315;
	bra.uni 	BB8_163;

BB8_159:
	setp.eq.s32	%p86, %r13, 3;
	@%p86 bra 	BB8_165;

	setp.ne.s32	%p87, %r13, 2;
	@%p87 bra 	BB8_166;

	ld.local.u32 	%r315, [%rd1+96];
	bra.uni 	BB8_164;

BB8_157:
	setp.eq.s32	%p89, %r13, 1;
	@%p89 bra 	BB8_158;
	bra.uni 	BB8_166;

BB8_158:
	ld.local.u32 	%r315, [%rd1+32];

BB8_163:
	st.local.u32 	[%rd1+96], %r315;

BB8_164:
	st.local.u32 	[%rd1+160], %r315;

BB8_165:
	ld.local.u32 	%r204, [%rd1+32];
	st.local.u32 	[%rd1+224], %r204;

BB8_166:
	@%p45 bra 	BB8_170;

	@%p10 bra 	BB8_173;
	bra.uni 	BB8_168;

BB8_173:
	mov.u32 	%r317, 0;
	st.local.u32 	[%rd1+36], %r317;
	bra.uni 	BB8_174;

BB8_170:
	setp.eq.s32	%p91, %r13, 3;
	@%p91 bra 	BB8_176;

	setp.ne.s32	%p92, %r13, 2;
	@%p92 bra 	BB8_177;

	ld.local.u32 	%r317, [%rd1+100];
	bra.uni 	BB8_175;

BB8_168:
	setp.eq.s32	%p94, %r13, 1;
	@%p94 bra 	BB8_169;
	bra.uni 	BB8_177;

BB8_169:
	ld.local.u32 	%r317, [%rd1+36];

BB8_174:
	st.local.u32 	[%rd1+100], %r317;

BB8_175:
	st.local.u32 	[%rd1+164], %r317;

BB8_176:
	ld.local.u32 	%r206, [%rd1+36];
	st.local.u32 	[%rd1+228], %r206;

BB8_177:
	@%p45 bra 	BB8_181;

	@%p10 bra 	BB8_184;
	bra.uni 	BB8_179;

BB8_184:
	mov.u32 	%r319, 0;
	st.local.u32 	[%rd1+40], %r319;
	bra.uni 	BB8_185;

BB8_181:
	setp.eq.s32	%p96, %r13, 3;
	@%p96 bra 	BB8_187;

	setp.ne.s32	%p97, %r13, 2;
	@%p97 bra 	BB8_188;

	ld.local.u32 	%r319, [%rd1+104];
	bra.uni 	BB8_186;

BB8_179:
	setp.eq.s32	%p99, %r13, 1;
	@%p99 bra 	BB8_180;
	bra.uni 	BB8_188;

BB8_180:
	ld.local.u32 	%r319, [%rd1+40];

BB8_185:
	st.local.u32 	[%rd1+104], %r319;

BB8_186:
	st.local.u32 	[%rd1+168], %r319;

BB8_187:
	ld.local.u32 	%r208, [%rd1+40];
	st.local.u32 	[%rd1+232], %r208;

BB8_188:
	@%p45 bra 	BB8_192;

	@%p10 bra 	BB8_195;
	bra.uni 	BB8_190;

BB8_195:
	mov.u32 	%r321, 0;
	st.local.u32 	[%rd1+44], %r321;
	bra.uni 	BB8_196;

BB8_192:
	setp.eq.s32	%p101, %r13, 3;
	@%p101 bra 	BB8_198;

	setp.ne.s32	%p102, %r13, 2;
	@%p102 bra 	BB8_199;

	ld.local.u32 	%r321, [%rd1+108];
	bra.uni 	BB8_197;

BB8_190:
	setp.eq.s32	%p104, %r13, 1;
	@%p104 bra 	BB8_191;
	bra.uni 	BB8_199;

BB8_191:
	ld.local.u32 	%r321, [%rd1+44];

BB8_196:
	st.local.u32 	[%rd1+108], %r321;

BB8_197:
	st.local.u32 	[%rd1+172], %r321;

BB8_198:
	ld.local.u32 	%r210, [%rd1+44];
	st.local.u32 	[%rd1+236], %r210;

BB8_199:
	@%p45 bra 	BB8_203;

	@%p10 bra 	BB8_206;
	bra.uni 	BB8_201;

BB8_206:
	mov.u32 	%r323, 0;
	st.local.u32 	[%rd1+48], %r323;
	bra.uni 	BB8_207;

BB8_203:
	setp.eq.s32	%p106, %r13, 3;
	@%p106 bra 	BB8_209;

	setp.ne.s32	%p107, %r13, 2;
	@%p107 bra 	BB8_210;

	ld.local.u32 	%r323, [%rd1+112];
	bra.uni 	BB8_208;

BB8_201:
	setp.eq.s32	%p109, %r13, 1;
	@%p109 bra 	BB8_202;
	bra.uni 	BB8_210;

BB8_202:
	ld.local.u32 	%r323, [%rd1+48];

BB8_207:
	st.local.u32 	[%rd1+112], %r323;

BB8_208:
	st.local.u32 	[%rd1+176], %r323;

BB8_209:
	ld.local.u32 	%r212, [%rd1+48];
	st.local.u32 	[%rd1+240], %r212;

BB8_210:
	@%p45 bra 	BB8_214;

	@%p10 bra 	BB8_217;
	bra.uni 	BB8_212;

BB8_217:
	mov.u32 	%r325, 0;
	st.local.u32 	[%rd1+52], %r325;
	bra.uni 	BB8_218;

BB8_214:
	setp.eq.s32	%p111, %r13, 3;
	@%p111 bra 	BB8_220;

	setp.ne.s32	%p112, %r13, 2;
	@%p112 bra 	BB8_221;

	ld.local.u32 	%r325, [%rd1+116];
	bra.uni 	BB8_219;

BB8_212:
	setp.eq.s32	%p114, %r13, 1;
	@%p114 bra 	BB8_213;
	bra.uni 	BB8_221;

BB8_213:
	ld.local.u32 	%r325, [%rd1+52];

BB8_218:
	st.local.u32 	[%rd1+116], %r325;

BB8_219:
	st.local.u32 	[%rd1+180], %r325;

BB8_220:
	ld.local.u32 	%r214, [%rd1+52];
	st.local.u32 	[%rd1+244], %r214;

BB8_221:
	@%p45 bra 	BB8_225;

	@%p10 bra 	BB8_228;
	bra.uni 	BB8_223;

BB8_228:
	mov.u32 	%r327, 0;
	st.local.u32 	[%rd1+56], %r327;
	bra.uni 	BB8_229;

BB8_225:
	setp.eq.s32	%p116, %r13, 3;
	@%p116 bra 	BB8_231;

	setp.ne.s32	%p117, %r13, 2;
	@%p117 bra 	BB8_232;

	ld.local.u32 	%r327, [%rd1+120];
	bra.uni 	BB8_230;

BB8_223:
	setp.eq.s32	%p119, %r13, 1;
	@%p119 bra 	BB8_224;
	bra.uni 	BB8_232;

BB8_224:
	ld.local.u32 	%r327, [%rd1+56];

BB8_229:
	st.local.u32 	[%rd1+120], %r327;

BB8_230:
	st.local.u32 	[%rd1+184], %r327;

BB8_231:
	ld.local.u32 	%r216, [%rd1+56];
	st.local.u32 	[%rd1+248], %r216;

BB8_232:
	@%p45 bra 	BB8_236;

	@%p10 bra 	BB8_239;
	bra.uni 	BB8_234;

BB8_239:
	mov.u32 	%r329, 0;
	st.local.u32 	[%rd1+60], %r329;
	bra.uni 	BB8_240;

BB8_236:
	setp.eq.s32	%p121, %r13, 3;
	@%p121 bra 	BB8_242;

	setp.ne.s32	%p122, %r13, 2;
	@%p122 bra 	BB8_244;

	ld.local.u32 	%r329, [%rd1+124];
	bra.uni 	BB8_241;

BB8_234:
	setp.eq.s32	%p124, %r13, 1;
	@%p124 bra 	BB8_235;
	bra.uni 	BB8_244;

BB8_235:
	ld.local.u32 	%r329, [%rd1+60];

BB8_240:
	st.local.u32 	[%rd1+124], %r329;

BB8_241:
	st.local.u32 	[%rd1+188], %r329;

BB8_242:
	ld.local.u32 	%r218, [%rd1+60];
	st.local.u32 	[%rd1+252], %r218;

BB8_244:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing
.visible .entry _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing(
	.param .u32 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_2,
	.param .u32 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_3,
	.param .u32 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_4,
	.param .u32 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_5,
	.param .u32 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_6,
	.param .u64 _ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_7
)
{
	.local .align 16 .b8 	__local_depot9[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .b32 	%r<168>;
	.reg .b64 	%rd<181>;


	mov.u64 	%SPL, __local_depot9;
	ld.param.u64 	%rd37, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_1];
	ld.param.u32 	%r54, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_3];
	ld.param.u32 	%r55, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_4];
	ld.param.u32 	%r56, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_5];
	ld.param.u32 	%r58, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_6];
	add.u64 	%rd1, %SPL, 0;
	// inline asm
	mov.u32 	%r57, %clock;
	// inline asm
	mov.u32 	%r59, %ctaid.z;
	mov.u32 	%r60, %nctaid.y;
	mov.u32 	%r61, %ctaid.y;
	mad.lo.s32 	%r62, %r59, %r60, %r61;
	mov.u32 	%r63, %nctaid.x;
	mov.u32 	%r64, %ctaid.x;
	mad.lo.s32 	%r65, %r62, %r63, %r64;
	mov.u32 	%r66, %ntid.x;
	mov.u32 	%r67, %tid.x;
	mad.lo.s32 	%r2, %r65, %r66, %r67;
	setp.ge.u32	%p5, %r2, %r58;
	@%p5 bra 	BB9_35;

	cvta.to.global.u64 	%rd2, %rd37;
	shr.u32 	%r68, %r56, 2;
	rem.u32 	%r69, %r2, %r68;
	shl.b32 	%r70, %r69, 2;
	cvt.u64.u32	%rd41, %r70;
	cvt.s64.s32	%rd3, %r55;
	mul.lo.s64 	%rd4, %rd41, %rd3;
	add.s32 	%r71, %r70, 4;
	setp.gt.u32	%p6, %r71, %r54;
	shl.b64 	%rd42, %rd4, 3;
	add.s64 	%rd5, %rd2, %rd42;
	@%p6 bra 	BB9_3;
	bra.uni 	BB9_2;

BB9_3:
	ld.param.u32 	%r142, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_5];
	sub.s32 	%r3, %r54, %r142;
	setp.eq.s32	%p7, %r3, -4;
	@%p7 bra 	BB9_13;

	ld.param.u32 	%r143, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_5];
	add.s32 	%r76, %r54, 4;
	sub.s32 	%r4, %r76, %r143;
	and.b32  	%r75, %r4, 3;
	mov.u32 	%r144, 0;
	setp.eq.s32	%p8, %r75, 0;
	@%p8 bra 	BB9_10;

	setp.eq.s32	%p9, %r75, 1;
	@%p9 bra 	BB9_9;

	setp.eq.s32	%p10, %r75, 2;
	@%p10 bra 	BB9_8;

	ld.param.u64 	%rd170, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_1];
	cvta.to.global.u64 	%rd169, %rd170;
	ld.global.u64 	%rd51, [%rd5];
	st.local.u64 	[%rd1], %rd51;
	add.s64 	%rd52, %rd4, %rd3;
	shl.b64 	%rd53, %rd52, 3;
	add.s64 	%rd5, %rd169, %rd53;
	mov.u32 	%r144, 1;

BB9_8:
	ld.global.u64 	%rd54, [%rd5];
	mul.wide.u32 	%rd55, %r144, 8;
	add.s64 	%rd56, %rd1, %rd55;
	st.local.u64 	[%rd56], %rd54;
	add.s32 	%r144, %r144, 1;
	shl.b64 	%rd57, %rd3, 3;
	add.s64 	%rd5, %rd5, %rd57;

BB9_9:
	ld.global.u64 	%rd58, [%rd5];
	mul.wide.u32 	%rd59, %r144, 8;
	add.s64 	%rd60, %rd1, %rd59;
	st.local.u64 	[%rd60], %rd58;
	add.s32 	%r144, %r144, 1;
	shl.b64 	%rd61, %rd3, 3;
	add.s64 	%rd5, %rd5, %rd61;

BB9_10:
	setp.lt.u32	%p11, %r4, 4;
	@%p11 bra 	BB9_13;

	mul.wide.s32 	%rd15, %r55, 8;

BB9_12:
	ld.global.u64 	%rd62, [%rd5];
	mul.wide.u32 	%rd63, %r144, 8;
	add.s64 	%rd64, %rd1, %rd63;
	st.local.u64 	[%rd64], %rd62;
	add.s64 	%rd65, %rd5, %rd15;
	ld.global.u64 	%rd66, [%rd65];
	add.s32 	%r78, %r144, 1;
	mul.wide.u32 	%rd67, %r78, 8;
	add.s64 	%rd68, %rd1, %rd67;
	st.local.u64 	[%rd68], %rd66;
	add.s64 	%rd69, %rd65, %rd15;
	ld.global.u64 	%rd70, [%rd69];
	add.s32 	%r79, %r144, 2;
	mul.wide.u32 	%rd71, %r79, 8;
	add.s64 	%rd72, %rd1, %rd71;
	st.local.u64 	[%rd72], %rd70;
	add.s64 	%rd73, %rd69, %rd15;
	add.s64 	%rd5, %rd73, %rd15;
	ld.global.u64 	%rd74, [%rd73];
	add.s32 	%r80, %r144, 3;
	mul.wide.u32 	%rd75, %r80, 8;
	add.s64 	%rd76, %rd1, %rd75;
	st.local.u64 	[%rd76], %rd74;
	add.s32 	%r81, %r3, 4;
	add.s32 	%r144, %r144, 4;
	setp.lt.u32	%p12, %r144, %r81;
	@%p12 bra 	BB9_12;

BB9_13:
	setp.gt.s32	%p13, %r3, -3;
	@%p13 bra 	BB9_17;

	setp.eq.s32	%p31, %r3, -4;
	@%p31 bra 	BB9_20;
	bra.uni 	BB9_15;

BB9_20:
	mov.u64 	%rd176, 0;
	st.local.u64 	[%rd1], %rd176;
	bra.uni 	BB9_21;

BB9_2:
	ld.global.u64 	%rd178, [%rd5];
	mul.wide.s32 	%rd43, %r55, 8;
	add.s64 	%rd44, %rd5, %rd43;
	ld.global.u64 	%rd45, [%rd44];
	st.local.v2.u64 	[%rd1], {%rd178, %rd45};
	add.s64 	%rd48, %rd44, %rd43;
	add.s64 	%rd49, %rd48, %rd43;
	ld.global.u64 	%rd177, [%rd49];
	ld.global.u64 	%rd50, [%rd48];
	st.local.v2.u64 	[%rd1+16], {%rd50, %rd177};
	bra.uni 	BB9_25;

BB9_17:
	setp.eq.s32	%p14, %r3, -1;
	@%p14 bra 	BB9_23;

	setp.ne.s32	%p15, %r3, -2;
	@%p15 bra 	BB9_24;

	ld.local.u64 	%rd176, [%rd1+8];
	bra.uni 	BB9_22;

BB9_15:
	setp.eq.s32	%p17, %r3, -3;
	@%p17 bra 	BB9_16;
	bra.uni 	BB9_24;

BB9_16:
	ld.local.u64 	%rd176, [%rd1];

BB9_21:
	st.local.u64 	[%rd1+8], %rd176;

BB9_22:
	st.local.u64 	[%rd1+16], %rd176;

BB9_23:
	ld.local.u64 	%rd177, [%rd1];
	st.local.u64 	[%rd1+24], %rd177;
	mov.u64 	%rd178, %rd177;
	bra.uni 	BB9_25;

BB9_24:
	ld.local.v2.u64 	{%rd178, %rd81}, [%rd1];
	ld.local.v2.u64 	{%rd82, %rd177}, [%rd1+16];

BB9_25:
	ld.param.u64 	%rd162, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_7];
	ld.param.u32 	%r141, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_0];
	// inline asm
	mov.u32 	%r82, %clock;
	// inline asm
	mul.lo.s32 	%r13, %r2, %r141;
	shr.u32 	%r14, %r13, 6;
	// inline asm
	mov.u32 	%r83, %clock;
	// inline asm
	add.s64 	%rd84, %rd177, %rd178;
	shr.s64 	%rd85, %rd84, 1;
	sub.s64 	%rd86, %rd177, %rd85;
	ld.local.u64 	%rd87, [%rd1+16];
	ld.local.u64 	%rd88, [%rd1+8];
	add.s64 	%rd89, %rd87, %rd88;
	shr.s64 	%rd90, %rd89, 1;
	sub.s64 	%rd91, %rd88, %rd90;
	add.s64 	%rd92, %rd85, %rd90;
	add.s64 	%rd93, %rd86, %rd91;
	shr.s64 	%rd94, %rd93, 1;
	sub.s64 	%rd95, %rd91, %rd94;
	shr.s64 	%rd96, %rd95, 1;
	add.s64 	%rd97, %rd96, %rd94;
	shr.s64 	%rd98, %rd97, 1;
	shr.s64 	%rd99, %rd92, 1;
	sub.s64 	%rd100, %rd90, %rd99;
	st.local.v2.u64 	[%rd1+16], {%rd100, %rd97};
	sub.s64 	%rd101, %rd95, %rd98;
	st.local.v2.u64 	[%rd1], {%rd99, %rd101};
	// inline asm
	mov.u32 	%r84, %clock;
	// inline asm
	sub.s32 	%r94, %r84, %r83;
	cvta.to.global.u64 	%rd104, %rd162;
	st.global.u32 	[%rd104+44], %r94;
	// inline asm
	mov.u32 	%r85, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r86, %clock;
	// inline asm
	ld.const.u8 	%r95, [c_perm_1];
	mul.wide.u32 	%rd105, %r95, 8;
	add.s64 	%rd106, %rd1, %rd105;
	ld.local.u64 	%rd107, [%rd106];
	add.s64 	%rd108, %rd107, -6148914691236517206;
	xor.b64  	%rd27, %rd108, -6148914691236517206;
	ld.const.u8 	%r96, [c_perm_1+1];
	mul.wide.u32 	%rd109, %r96, 8;
	add.s64 	%rd110, %rd1, %rd109;
	ld.local.u64 	%rd111, [%rd110];
	add.s64 	%rd112, %rd111, -6148914691236517206;
	xor.b64  	%rd28, %rd112, -6148914691236517206;
	ld.const.u8 	%r97, [c_perm_1+2];
	mul.wide.u32 	%rd113, %r97, 8;
	add.s64 	%rd114, %rd1, %rd113;
	ld.local.u64 	%rd115, [%rd114];
	add.s64 	%rd116, %rd115, -6148914691236517206;
	xor.b64  	%rd29, %rd116, -6148914691236517206;
	ld.const.u8 	%r98, [c_perm_1+3];
	mul.wide.u32 	%rd117, %r98, 8;
	add.s64 	%rd118, %rd1, %rd117;
	ld.local.u64 	%rd119, [%rd118];
	add.s64 	%rd120, %rd119, -6148914691236517206;
	xor.b64  	%rd30, %rd120, -6148914691236517206;
	and.b32  	%r15, %r13, 63;
	// inline asm
	mov.u32 	%r87, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r88, %clock;
	// inline asm
	sub.s32 	%r99, %r88, %r85;
	st.global.u32 	[%rd104+48], %r99;
	// inline asm
	mov.u32 	%r89, %clock;
	// inline asm
	setp.eq.s32	%p18, %r141, 0;
	@%p18 bra 	BB9_34;

	mov.u32 	%r159, 0;
	mov.u32 	%r148, 63;
	ld.param.u32 	%r153, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_0];
	mov.u32 	%r152, %r159;

BB9_27:
	ld.param.u64 	%rd160, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_2];
	// inline asm
	mov.u32 	%r167, %clock;
	// inline asm
	shr.u64 	%rd121, %rd27, %r148;
	and.b64  	%rd122, %rd121, 1;
	shr.u64 	%rd123, %rd28, %r148;
	and.b64  	%rd124, %rd123, 1;
	bfi.b64 	%rd125, %rd124, %rd122, 1, 1;
	shr.u64 	%rd126, %rd29, %r148;
	and.b64  	%rd127, %rd126, 1;
	bfi.b64 	%rd128, %rd127, %rd125, 2, 1;
	shr.u64 	%rd129, %rd30, %r148;
	and.b64  	%rd130, %rd129, 1;
	bfi.b64 	%rd131, %rd130, %rd128, 3, 1;
	// inline asm
	mov.u32 	%r164, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r166, %clock;
	// inline asm
	min.u32 	%r24, %r159, %r153;
	add.s32 	%r103, %r152, %r13;
	and.b32  	%r104, %r103, 63;
	add.s32 	%r105, %r152, %r15;
	shr.u32 	%r106, %r105, 6;
	add.s32 	%r25, %r106, %r14;
	shr.u64 	%rd180, %rd131, %r24;
	shl.b64 	%rd132, %rd180, %r24;
	sub.s64 	%rd32, %rd131, %rd132;
	shl.b64 	%rd133, %rd32, %r104;
	cvta.to.global.u64 	%rd134, %rd160;
	mul.wide.u32 	%rd135, %r25, 8;
	add.s64 	%rd136, %rd134, %rd135;
	atom.global.add.u64 	%rd137, [%rd136], %rd133;
	add.s32 	%r107, %r104, %r24;
	add.s32 	%r108, %r107, -1;
	setp.lt.u32	%p19, %r108, 64;
	@%p19 bra 	BB9_29;

	ld.param.u64 	%rd168, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_2];
	cvta.to.global.u64 	%rd167, %rd168;
	add.s32 	%r140, %r152, %r13;
	and.b32  	%r139, %r140, 63;
	cvt.u64.u32	%rd161, %r139;
	mov.u64 	%rd138, 64;
	sub.s64 	%rd139, %rd138, %rd161;
	cvt.u32.u64	%r109, %rd139;
	shr.u64 	%rd140, %rd32, %r109;
	add.s32 	%r110, %r25, 1;
	mul.wide.u32 	%rd142, %r110, 8;
	add.s64 	%rd143, %rd167, %rd142;
	atom.global.add.u64 	%rd144, [%rd143], %rd140;

BB9_29:
	add.s32 	%r152, %r24, %r152;
	// inline asm
	mov.u32 	%r163, %clock;
	// inline asm
	// inline asm
	mov.u32 	%r165, %clock;
	// inline asm
	sub.s32 	%r153, %r153, %r24;
	bra.uni 	BB9_30;

BB9_36:
	setp.eq.s32	%p28, %r153, 0;
	setp.gt.u32	%p29, %r159, 2;
	mov.pred 	%p33, 0;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	BB9_38;

	ld.param.u64 	%rd164, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_2];
	cvta.to.global.u64 	%rd163, %rd164;
	add.s32 	%r153, %r153, -1;
	cvt.u32.u64	%r120, %rd180;
	and.b32  	%r121, %r120, 1;
	add.s32 	%r122, %r152, %r13;
	and.b32  	%r123, %r122, 63;
	add.s32 	%r124, %r152, %r15;
	shr.u32 	%r125, %r124, 6;
	add.s32 	%r126, %r125, %r14;
	and.b64  	%rd151, %rd180, 1;
	shl.b64 	%rd152, %rd151, %r123;
	mul.wide.u32 	%rd154, %r126, 8;
	add.s64 	%rd155, %rd163, %rd154;
	atom.global.add.u64 	%rd156, [%rd155], %rd152;
	add.s32 	%r152, %r152, 1;
	setp.eq.s32	%p33, %r121, 0;

BB9_38:
	shr.u64 	%rd180, %rd180, 1;
	add.s32 	%r159, %r159, 1;
	@%p33 bra 	BB9_36;

BB9_30:
	setp.eq.s32	%p21, %r153, 0;
	setp.gt.u32	%p22, %r159, 3;
	mov.pred 	%p32, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB9_32;

	ld.param.u64 	%rd166, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_2];
	cvta.to.global.u64 	%rd165, %rd166;
	add.s32 	%r153, %r153, -1;
	add.s32 	%r113, %r152, %r13;
	and.b32  	%r114, %r113, 63;
	add.s32 	%r115, %r152, %r15;
	shr.u32 	%r116, %r115, 6;
	add.s32 	%r117, %r116, %r14;
	setp.ne.s64	%p32, %rd180, 0;
	selp.u64	%rd145, 1, 0, %p32;
	shl.b64 	%rd146, %rd145, %r114;
	mul.wide.u32 	%rd148, %r117, 8;
	add.s64 	%rd149, %rd165, %rd148;
	atom.global.add.u64 	%rd150, [%rd149], %rd146;
	add.s32 	%r152, %r152, 1;

BB9_32:
	@%p32 bra 	BB9_36;

	// inline asm
	mov.u32 	%r162, %clock;
	// inline asm
	setp.ne.s32	%p24, %r153, 0;
	selp.b32	%r119, -1, 0, %p24;
	add.s32 	%r38, %r119, %r148;
	setp.ne.s32	%p25, %r148, 0;
	and.pred  	%p26, %p25, %p24;
	mov.u32 	%r148, %r38;
	@%p26 bra 	BB9_27;

BB9_34:
	ld.param.u64 	%rd159, [_ZN5cuZFP11cudaEncode1IxEEvjPKT_PyjijjP10GPU_timing_param_7];
	cvta.to.global.u64 	%rd158, %rd159;
	// inline asm
	mov.u32 	%r127, %clock;
	// inline asm
	sub.s32 	%r129, %r127, %r89;
	st.global.u32 	[%rd158+56], %r129;
	sub.s32 	%r130, %r164, %r167;
	st.global.u32 	[%rd158+60], %r130;
	sub.s32 	%r131, %r163, %r166;
	st.global.u32 	[%rd158+64], %r131;
	sub.s32 	%r132, %r162, %r165;
	st.global.u32 	[%rd158+68], %r132;
	// inline asm
	mov.u32 	%r128, %clock;
	// inline asm
	sub.s32 	%r133, %r82, %r57;
	st.global.u32 	[%rd158+4], %r133;
	sub.s32 	%r134, %r128, %r82;
	st.global.u32 	[%rd158+8], %r134;
	sub.s32 	%r135, %r128, %r57;
	st.global.u32 	[%rd158], %r135;

BB9_35:
	ret;
}

	// .globl	_ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j
.visible .entry _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j(
	.param .u32 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_0,
	.param .u64 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_1,
	.param .u64 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_2,
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_4[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_5[8],
	.param .u32 _ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot10[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<41>;
	.reg .b32 	%r<83>;
	.reg .b64 	%rd<151>;


	mov.u64 	%SPL, __local_depot10;
	ld.param.u64 	%rd42, [_ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_1];
	ld.param.v2.u32 	{%r29, %r30}, [_ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_3];
	ld.param.v2.u32 	{%r31, %r32}, [_ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_4];
	ld.param.v2.u32 	{%r33, %r34}, [_ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_5];
	ld.param.u32 	%r35, [_ZN5cuZFP11cudaEncode2IxEEvjPKT_Py5uint24int2S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r36, %ctaid.z;
	mov.u32 	%r37, %nctaid.y;
	mov.u32 	%r38, %ctaid.y;
	mad.lo.s32 	%r39, %r36, %r37, %r38;
	mov.u32 	%r40, %nctaid.x;
	mov.u32 	%r41, %ctaid.x;
	mad.lo.s32 	%r42, %r39, %r40, %r41;
	mov.u32 	%r43, %ntid.x;
	mov.u32 	%r44, %tid.x;
	mad.lo.s32 	%r3, %r42, %r43, %r44;
	setp.ge.u32	%p1, %r3, %r35;
	@%p1 bra 	BB10_71;

	cvta.to.global.u64 	%rd2, %rd42;
	shr.u32 	%r45, %r33, 2;
	shr.u32 	%r46, %r34, 2;
	rem.u32 	%r47, %r3, %r45;
	shl.b32 	%r6, %r47, 2;
	div.u32 	%r48, %r3, %r45;
	rem.u32 	%r49, %r48, %r46;
	shl.b32 	%r7, %r49, 2;
	cvt.u64.u32	%rd44, %r6;
	cvt.s64.s32	%rd3, %r31;
	mul.lo.s64 	%rd45, %rd44, %rd3;
	cvt.u64.u32	%rd46, %r7;
	cvt.s64.s32	%rd47, %r32;
	mul.lo.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd4, %rd48, %rd45;
	add.s32 	%r50, %r6, 4;
	setp.le.u32	%p2, %r50, %r29;
	add.s32 	%r51, %r7, 4;
	setp.le.u32	%p3, %r51, %r30;
	and.pred  	%p4, %p3, %p2;
	shl.b64 	%rd49, %rd4, 3;
	add.s64 	%rd10, %rd2, %rd49;
	@%p4 bra 	BB10_70;
	bra.uni 	BB10_2;

BB10_70:
	shl.b32 	%r73, %r31, 2;
	sub.s32 	%r74, %r32, %r73;
	cvt.s64.s32	%rd89, %r74;
	add.s64 	%rd90, %rd3, %rd89;
	mul.wide.s32 	%rd91, %r31, 8;
	add.s64 	%rd92, %rd10, %rd91;
	ld.global.nc.u64 	%rd93, [%rd92];
	ld.global.nc.u64 	%rd94, [%rd10];
	st.local.v2.u64 	[%rd1], {%rd94, %rd93};
	add.s64 	%rd97, %rd92, %rd91;
	add.s64 	%rd98, %rd97, %rd91;
	ld.global.nc.u64 	%rd99, [%rd98];
	ld.global.nc.u64 	%rd100, [%rd97];
	st.local.v2.u64 	[%rd1+16], {%rd100, %rd99};
	mul.lo.s64 	%rd101, %rd3, 3;
	add.s64 	%rd102, %rd4, %rd101;
	add.s64 	%rd103, %rd102, %rd90;
	shl.b64 	%rd104, %rd103, 3;
	add.s64 	%rd105, %rd2, %rd104;
	add.s64 	%rd106, %rd105, %rd91;
	ld.global.nc.u64 	%rd107, [%rd105];
	ld.global.nc.u64 	%rd108, [%rd106];
	st.local.v2.u64 	[%rd1+32], {%rd107, %rd108};
	add.s64 	%rd109, %rd106, %rd91;
	add.s64 	%rd110, %rd109, %rd91;
	ld.global.nc.u64 	%rd111, [%rd110];
	ld.global.nc.u64 	%rd112, [%rd109];
	st.local.v2.u64 	[%rd1+48], {%rd112, %rd111};
	add.s64 	%rd113, %rd103, %rd101;
	add.s64 	%rd114, %rd113, %rd90;
	shl.b64 	%rd115, %rd114, 3;
	add.s64 	%rd116, %rd2, %rd115;
	add.s64 	%rd117, %rd116, %rd91;
	ld.global.nc.u64 	%rd118, [%rd117];
	ld.global.nc.u64 	%rd119, [%rd116];
	st.local.v2.u64 	[%rd1+64], {%rd119, %rd118};
	add.s64 	%rd120, %rd117, %rd91;
	add.s64 	%rd121, %rd120, %rd91;
	ld.global.nc.u64 	%rd122, [%rd121];
	ld.global.nc.u64 	%rd123, [%rd120];
	st.local.v2.u64 	[%rd1+80], {%rd123, %rd122};
	add.s64 	%rd124, %rd114, %rd101;
	add.s64 	%rd125, %rd124, %rd90;
	shl.b64 	%rd126, %rd125, 3;
	add.s64 	%rd127, %rd2, %rd126;
	add.s64 	%rd128, %rd127, %rd91;
	ld.global.nc.u64 	%rd129, [%rd128];
	ld.global.nc.u64 	%rd130, [%rd127];
	st.local.v2.u64 	[%rd1+96], {%rd130, %rd129};
	add.s64 	%rd131, %rd128, %rd91;
	add.s64 	%rd132, %rd131, %rd91;
	ld.global.nc.u64 	%rd133, [%rd132];
	ld.global.nc.u64 	%rd134, [%rd131];
	st.local.v2.u64 	[%rd1+112], {%rd134, %rd133};
	bra.uni 	BB10_71;

BB10_2:
	setp.gt.u32	%p5, %r50, %r29;
	sub.s32 	%r53, %r29, %r6;
	selp.b32	%r8, %r53, 4, %p5;
	setp.gt.u32	%p6, %r51, %r30;
	sub.s32 	%r55, %r30, %r7;
	selp.b32	%r9, %r55, 4, %p6;
	setp.eq.s32	%p7, %r9, 0;
	@%p7 bra 	BB10_26;

	mul.lo.s32 	%r57, %r8, %r31;
	sub.s32 	%r58, %r32, %r57;
	cvt.s64.s32	%rd7, %r58;
	mov.u32 	%r59, -5;
	sub.s32 	%r60, %r59, %r6;
	not.b32 	%r61, %r29;
	max.u32 	%r62, %r61, %r60;
	not.b32 	%r63, %r62;
	sub.s32 	%r10, %r63, %r6;
	and.b32  	%r11, %r10, 3;
	mul.wide.s32 	%rd8, %r31, 32;
	mul.wide.s32 	%rd9, %r31, 8;
	mov.u32 	%r77, 0;
	shl.b64 	%rd80, %rd7, 3;

BB10_4:
	shl.b32 	%r13, %r77, 2;
	mul.wide.u32 	%rd50, %r13, 8;
	add.s64 	%rd11, %rd1, %rd50;
	setp.eq.s32	%p8, %r8, 0;
	@%p8 bra 	BB10_5;
	bra.uni 	BB10_6;

BB10_5:
	mov.u64 	%rd141, %rd10;
	bra.uni 	BB10_15;

BB10_6:
	setp.eq.s32	%p9, %r11, 0;
	mov.u64 	%rd141, 0;
	mov.u32 	%r82, 0;
	@%p9 bra 	BB10_12;

	setp.eq.s32	%p10, %r11, 1;
	mov.u32 	%r79, 0;
	@%p10 bra 	BB10_11;

	setp.eq.s32	%p11, %r11, 2;
	mov.u32 	%r78, 0;
	@%p11 bra 	BB10_10;

	ld.global.nc.u64 	%rd52, [%rd10];
	st.local.u64 	[%rd11], %rd52;
	shl.b64 	%rd53, %rd3, 3;
	add.s64 	%rd10, %rd10, %rd53;
	mov.u32 	%r78, 1;

BB10_10:
	shl.b32 	%r75, %r77, 2;
	ld.global.nc.u64 	%rd54, [%rd10];
	add.s32 	%r68, %r78, %r75;
	mul.wide.u32 	%rd55, %r68, 8;
	add.s64 	%rd56, %rd1, %rd55;
	st.local.u64 	[%rd56], %rd54;
	add.s32 	%r79, %r78, 1;
	shl.b64 	%rd57, %rd3, 3;
	add.s64 	%rd10, %rd10, %rd57;

BB10_11:
	shl.b32 	%r76, %r77, 2;
	ld.global.nc.u64 	%rd58, [%rd10];
	add.s32 	%r69, %r79, %r76;
	mul.wide.u32 	%rd59, %r69, 8;
	add.s64 	%rd60, %rd1, %rd59;
	st.local.u64 	[%rd60], %rd58;
	add.s32 	%r82, %r79, 1;
	shl.b64 	%rd61, %rd3, 3;
	add.s64 	%rd10, %rd10, %rd61;
	mov.u64 	%rd141, %rd10;

BB10_12:
	setp.lt.u32	%p12, %r10, 4;
	@%p12 bra 	BB10_15;

	mad.lo.s32 	%r81, %r77, 4, %r82;

BB10_14:
	ld.global.nc.u64 	%rd62, [%rd10];
	mul.wide.u32 	%rd63, %r81, 8;
	add.s64 	%rd64, %rd1, %rd63;
	st.local.u64 	[%rd64], %rd62;
	add.s64 	%rd65, %rd10, %rd9;
	ld.global.nc.u64 	%rd66, [%rd65];
	add.s32 	%r70, %r81, 1;
	mul.wide.u32 	%rd67, %r70, 8;
	add.s64 	%rd68, %rd1, %rd67;
	st.local.u64 	[%rd68], %rd66;
	add.s64 	%rd69, %rd65, %rd9;
	ld.global.nc.u64 	%rd70, [%rd69];
	add.s32 	%r71, %r81, 2;
	mul.wide.u32 	%rd71, %r71, 8;
	add.s64 	%rd72, %rd1, %rd71;
	st.local.u64 	[%rd72], %rd70;
	add.s64 	%rd73, %rd69, %rd9;
	add.s64 	%rd20, %rd73, %rd9;
	ld.global.nc.u64 	%rd74, [%rd73];
	add.s32 	%r72, %r81, 3;
	mul.wide.u32 	%rd75, %r72, 8;
	add.s64 	%rd76, %rd1, %rd75;
	st.local.u64 	[%rd76], %rd74;
	add.s32 	%r81, %r81, 4;
	add.s64 	%rd141, %rd10, %rd8;
	add.s32 	%r82, %r82, 4;
	setp.lt.u32	%p13, %r82, %r8;
	mov.u64 	%rd10, %rd20;
	@%p13 bra 	BB10_14;

BB10_15:
	setp.gt.s32	%p14, %r8, 1;
	@%p14 bra 	BB10_19;

	setp.eq.s32	%p40, %r8, 0;
	@%p40 bra 	BB10_21;
	bra.uni 	BB10_17;

BB10_21:
	mov.u64 	%rd142, 0;
	st.local.u64 	[%rd11], %rd142;
	bra.uni 	BB10_22;

BB10_19:
	setp.eq.s32	%p15, %r8, 2;
	@%p15 bra 	BB10_23;

	setp.eq.s32	%p16, %r8, 3;
	@%p16 bra 	BB10_24;
	bra.uni 	BB10_25;

BB10_17:
	setp.eq.s32	%p18, %r8, 1;
	@%p18 bra 	BB10_18;
	bra.uni 	BB10_25;

BB10_18:
	ld.local.u64 	%rd142, [%rd11];

BB10_22:
	st.local.u64 	[%rd11+8], %rd142;

BB10_23:
	ld.local.u64 	%rd78, [%rd11+8];
	st.local.u64 	[%rd11+16], %rd78;

BB10_24:
	ld.local.u64 	%rd79, [%rd11];
	st.local.u64 	[%rd11+24], %rd79;

BB10_25:
	add.s32 	%r77, %r77, 1;
	add.s64 	%rd10, %rd141, %rd80;
	setp.lt.u32	%p19, %r77, %r9;
	@%p19 bra 	BB10_4;

BB10_26:
	setp.gt.s32	%p20, %r9, 1;
	@%p20 bra 	BB10_30;

	@%p7 bra 	BB10_33;
	bra.uni 	BB10_28;

BB10_33:
	mov.u64 	%rd144, 0;
	st.local.u64 	[%rd1], %rd144;
	bra.uni 	BB10_34;

BB10_30:
	setp.eq.s32	%p21, %r9, 3;
	@%p21 bra 	BB10_36;

	setp.ne.s32	%p22, %r9, 2;
	@%p22 bra 	BB10_37;

	ld.local.u64 	%rd144, [%rd1+32];
	bra.uni 	BB10_35;

BB10_28:
	setp.eq.s32	%p24, %r9, 1;
	@%p24 bra 	BB10_29;
	bra.uni 	BB10_37;

BB10_29:
	ld.local.u64 	%rd144, [%rd1];

BB10_34:
	st.local.u64 	[%rd1+32], %rd144;

BB10_35:
	st.local.u64 	[%rd1+64], %rd144;

BB10_36:
	ld.local.u64 	%rd82, [%rd1];
	st.local.u64 	[%rd1+96], %rd82;

BB10_37:
	@%p20 bra 	BB10_41;

	@%p7 bra 	BB10_44;
	bra.uni 	BB10_39;

BB10_44:
	mov.u64 	%rd146, 0;
	st.local.u64 	[%rd1+8], %rd146;
	bra.uni 	BB10_45;

BB10_41:
	setp.eq.s32	%p26, %r9, 3;
	@%p26 bra 	BB10_47;

	setp.ne.s32	%p27, %r9, 2;
	@%p27 bra 	BB10_48;

	ld.local.u64 	%rd146, [%rd1+40];
	bra.uni 	BB10_46;

BB10_39:
	setp.eq.s32	%p29, %r9, 1;
	@%p29 bra 	BB10_40;
	bra.uni 	BB10_48;

BB10_40:
	ld.local.u64 	%rd146, [%rd1+8];

BB10_45:
	st.local.u64 	[%rd1+40], %rd146;

BB10_46:
	st.local.u64 	[%rd1+72], %rd146;

BB10_47:
	ld.local.u64 	%rd84, [%rd1+8];
	st.local.u64 	[%rd1+104], %rd84;

BB10_48:
	@%p20 bra 	BB10_52;

	@%p7 bra 	BB10_55;
	bra.uni 	BB10_50;

BB10_55:
	mov.u64 	%rd148, 0;
	st.local.u64 	[%rd1+16], %rd148;
	bra.uni 	BB10_56;

BB10_52:
	setp.eq.s32	%p31, %r9, 3;
	@%p31 bra 	BB10_58;

	setp.ne.s32	%p32, %r9, 2;
	@%p32 bra 	BB10_59;

	ld.local.u64 	%rd148, [%rd1+48];
	bra.uni 	BB10_57;

BB10_50:
	setp.eq.s32	%p34, %r9, 1;
	@%p34 bra 	BB10_51;
	bra.uni 	BB10_59;

BB10_51:
	ld.local.u64 	%rd148, [%rd1+16];

BB10_56:
	st.local.u64 	[%rd1+48], %rd148;

BB10_57:
	st.local.u64 	[%rd1+80], %rd148;

BB10_58:
	ld.local.u64 	%rd86, [%rd1+16];
	st.local.u64 	[%rd1+112], %rd86;

BB10_59:
	@%p20 bra 	BB10_63;

	@%p7 bra 	BB10_66;
	bra.uni 	BB10_61;

BB10_66:
	mov.u64 	%rd150, 0;
	st.local.u64 	[%rd1+24], %rd150;
	bra.uni 	BB10_67;

BB10_63:
	setp.eq.s32	%p36, %r9, 3;
	@%p36 bra 	BB10_69;

	setp.ne.s32	%p37, %r9, 2;
	@%p37 bra 	BB10_71;

	ld.local.u64 	%rd150, [%rd1+56];
	bra.uni 	BB10_68;

BB10_61:
	setp.eq.s32	%p39, %r9, 1;
	@%p39 bra 	BB10_62;
	bra.uni 	BB10_71;

BB10_62:
	ld.local.u64 	%rd150, [%rd1+24];

BB10_67:
	st.local.u64 	[%rd1+56], %rd150;

BB10_68:
	st.local.u64 	[%rd1+88], %rd150;

BB10_69:
	ld.local.u64 	%rd88, [%rd1+24];
	st.local.u64 	[%rd1+120], %rd88;

BB10_71:
	ret;
}

	// .globl	_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j
.visible .entry _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j(
	.param .u32 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_0,
	.param .u64 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_1,
	.param .u64 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_2,
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_4[12],
	.param .align 4 .b8 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_5[12],
	.param .u32 _ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_6
)
{
	.local .align 16 .b8 	__local_depot11[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<125>;
	.reg .b32 	%r<101>;
	.reg .b64 	%rd<424>;


	mov.u64 	%SPL, __local_depot11;
	ld.param.u64 	%rd102, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_1];
	ld.param.u32 	%r30, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_3+8];
	ld.param.u32 	%r29, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_3+4];
	ld.param.u32 	%r28, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_3];
	ld.param.u32 	%r1, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_4];
	ld.param.u32 	%r2, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_4+4];
	ld.param.u32 	%r3, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_4+8];
	ld.param.u32 	%r32, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_5+4];
	ld.param.u32 	%r31, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_5];
	ld.param.u32 	%r34, [_ZN5cuZFP10cudaEncodeIxEEvjPKT_Py5uint34int3S5_j_param_6];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r35, %ctaid.z;
	mov.u32 	%r36, %nctaid.y;
	mov.u32 	%r37, %ctaid.y;
	mad.lo.s32 	%r38, %r35, %r36, %r37;
	mov.u32 	%r39, %nctaid.x;
	mov.u32 	%r40, %ctaid.x;
	mad.lo.s32 	%r41, %r38, %r39, %r40;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r4, %r41, %r42, %r43;
	setp.ge.u32	%p1, %r4, %r34;
	@%p1 bra 	BB11_244;

	cvta.to.global.u64 	%rd2, %rd102;
	shr.u32 	%r44, %r31, 2;
	shr.u32 	%r45, %r32, 2;
	rem.u32 	%r46, %r4, %r44;
	shl.b32 	%r8, %r46, 2;
	div.u32 	%r47, %r4, %r44;
	rem.u32 	%r48, %r47, %r45;
	shl.b32 	%r9, %r48, 2;
	mul.lo.s32 	%r49, %r44, %r45;
	div.u32 	%r50, %r4, %r49;
	shl.b32 	%r10, %r50, 2;
	cvt.u64.u32	%rd104, %r8;
	cvt.s64.s32	%rd3, %r1;
	mul.lo.s64 	%rd105, %rd104, %rd3;
	cvt.u64.u32	%rd106, %r9;
	cvt.s64.s32	%rd107, %r2;
	mul.lo.s64 	%rd108, %rd106, %rd107;
	add.s64 	%rd109, %rd108, %rd105;
	cvt.u64.u32	%rd110, %r10;
	cvt.s64.s32	%rd111, %r3;
	mul.lo.s64 	%rd112, %rd110, %rd111;
	add.s64 	%rd4, %rd109, %rd112;
	add.s32 	%r51, %r8, 4;
	setp.le.u32	%p2, %r51, %r28;
	add.s32 	%r52, %r9, 4;
	setp.le.u32	%p3, %r52, %r29;
	and.pred  	%p4, %p3, %p2;
	add.s32 	%r53, %r10, 4;
	setp.le.u32	%p5, %r53, %r30;
	and.pred  	%p6, %p4, %p5;
	shl.b64 	%rd113, %rd4, 3;
	add.s64 	%rd12, %rd2, %rd113;
	@%p6 bra 	BB11_243;
	bra.uni 	BB11_2;

BB11_243:
	shl.b32 	%r91, %r1, 2;
	sub.s32 	%r92, %r2, %r91;
	cvt.s64.s32	%rd199, %r92;
	add.s64 	%rd200, %rd3, %rd199;
	shl.b32 	%r93, %r2, 2;
	sub.s32 	%r94, %r3, %r93;
	cvt.s64.s32	%rd201, %r94;
	add.s64 	%rd202, %rd200, %rd201;
	mul.wide.s32 	%rd203, %r1, 8;
	add.s64 	%rd204, %rd12, %rd203;
	ld.global.nc.u64 	%rd205, [%rd204];
	ld.global.nc.u64 	%rd206, [%rd12];
	st.local.v2.u64 	[%rd1], {%rd206, %rd205};
	add.s64 	%rd209, %rd204, %rd203;
	add.s64 	%rd210, %rd209, %rd203;
	ld.global.nc.u64 	%rd211, [%rd210];
	ld.global.nc.u64 	%rd212, [%rd209];
	st.local.v2.u64 	[%rd1+16], {%rd212, %rd211};
	mul.lo.s64 	%rd213, %rd3, 3;
	add.s64 	%rd214, %rd4, %rd213;
	add.s64 	%rd215, %rd214, %rd200;
	shl.b64 	%rd216, %rd215, 3;
	add.s64 	%rd217, %rd2, %rd216;
	add.s64 	%rd218, %rd217, %rd203;
	ld.global.nc.u64 	%rd219, [%rd217];
	ld.global.nc.u64 	%rd220, [%rd218];
	st.local.v2.u64 	[%rd1+32], {%rd219, %rd220};
	add.s64 	%rd221, %rd218, %rd203;
	add.s64 	%rd222, %rd221, %rd203;
	ld.global.nc.u64 	%rd223, [%rd222];
	ld.global.nc.u64 	%rd224, [%rd221];
	st.local.v2.u64 	[%rd1+48], {%rd224, %rd223};
	add.s64 	%rd225, %rd215, %rd213;
	add.s64 	%rd226, %rd225, %rd200;
	shl.b64 	%rd227, %rd226, 3;
	add.s64 	%rd228, %rd2, %rd227;
	add.s64 	%rd229, %rd228, %rd203;
	ld.global.nc.u64 	%rd230, [%rd229];
	ld.global.nc.u64 	%rd231, [%rd228];
	st.local.v2.u64 	[%rd1+64], {%rd231, %rd230};
	add.s64 	%rd232, %rd229, %rd203;
	add.s64 	%rd233, %rd232, %rd203;
	ld.global.nc.u64 	%rd234, [%rd233];
	ld.global.nc.u64 	%rd235, [%rd232];
	st.local.v2.u64 	[%rd1+80], {%rd235, %rd234};
	add.s64 	%rd236, %rd226, %rd213;
	add.s64 	%rd237, %rd236, %rd200;
	shl.b64 	%rd238, %rd237, 3;
	add.s64 	%rd239, %rd2, %rd238;
	add.s64 	%rd240, %rd239, %rd203;
	ld.global.nc.u64 	%rd241, [%rd240];
	ld.global.nc.u64 	%rd242, [%rd239];
	st.local.v2.u64 	[%rd1+96], {%rd242, %rd241};
	add.s64 	%rd243, %rd240, %rd203;
	add.s64 	%rd244, %rd243, %rd203;
	ld.global.nc.u64 	%rd245, [%rd244];
	ld.global.nc.u64 	%rd246, [%rd243];
	st.local.v2.u64 	[%rd1+112], {%rd246, %rd245};
	add.s64 	%rd247, %rd237, %rd213;
	add.s64 	%rd248, %rd247, %rd202;
	shl.b64 	%rd249, %rd248, 3;
	add.s64 	%rd250, %rd2, %rd249;
	add.s64 	%rd251, %rd250, %rd203;
	ld.global.nc.u64 	%rd252, [%rd251];
	ld.global.nc.u64 	%rd253, [%rd250];
	st.local.v2.u64 	[%rd1+128], {%rd253, %rd252};
	add.s64 	%rd254, %rd251, %rd203;
	add.s64 	%rd255, %rd254, %rd203;
	ld.global.nc.u64 	%rd256, [%rd255];
	ld.global.nc.u64 	%rd257, [%rd254];
	st.local.v2.u64 	[%rd1+144], {%rd257, %rd256};
	add.s64 	%rd258, %rd248, %rd213;
	add.s64 	%rd259, %rd258, %rd200;
	shl.b64 	%rd260, %rd259, 3;
	add.s64 	%rd261, %rd2, %rd260;
	add.s64 	%rd262, %rd261, %rd203;
	ld.global.nc.u64 	%rd263, [%rd262];
	ld.global.nc.u64 	%rd264, [%rd261];
	st.local.v2.u64 	[%rd1+160], {%rd264, %rd263};
	add.s64 	%rd265, %rd262, %rd203;
	add.s64 	%rd266, %rd265, %rd203;
	ld.global.nc.u64 	%rd267, [%rd266];
	ld.global.nc.u64 	%rd268, [%rd265];
	st.local.v2.u64 	[%rd1+176], {%rd268, %rd267};
	add.s64 	%rd269, %rd259, %rd213;
	add.s64 	%rd270, %rd269, %rd200;
	shl.b64 	%rd271, %rd270, 3;
	add.s64 	%rd272, %rd2, %rd271;
	add.s64 	%rd273, %rd272, %rd203;
	ld.global.nc.u64 	%rd274, [%rd273];
	ld.global.nc.u64 	%rd275, [%rd272];
	st.local.v2.u64 	[%rd1+192], {%rd275, %rd274};
	add.s64 	%rd276, %rd273, %rd203;
	add.s64 	%rd277, %rd276, %rd203;
	ld.global.nc.u64 	%rd278, [%rd277];
	ld.global.nc.u64 	%rd279, [%rd276];
	st.local.v2.u64 	[%rd1+208], {%rd279, %rd278};
	add.s64 	%rd280, %rd270, %rd213;
	add.s64 	%rd281, %rd280, %rd200;
	shl.b64 	%rd282, %rd281, 3;
	add.s64 	%rd283, %rd2, %rd282;
	add.s64 	%rd284, %rd283, %rd203;
	ld.global.nc.u64 	%rd285, [%rd284];
	ld.global.nc.u64 	%rd286, [%rd283];
	st.local.v2.u64 	[%rd1+224], {%rd286, %rd285};
	add.s64 	%rd287, %rd284, %rd203;
	add.s64 	%rd288, %rd287, %rd203;
	ld.global.nc.u64 	%rd289, [%rd288];
	ld.global.nc.u64 	%rd290, [%rd287];
	st.local.v2.u64 	[%rd1+240], {%rd290, %rd289};
	add.s64 	%rd291, %rd281, %rd213;
	add.s64 	%rd292, %rd291, %rd202;
	shl.b64 	%rd293, %rd292, 3;
	add.s64 	%rd294, %rd2, %rd293;
	add.s64 	%rd295, %rd294, %rd203;
	ld.global.nc.u64 	%rd296, [%rd295];
	ld.global.nc.u64 	%rd297, [%rd294];
	st.local.v2.u64 	[%rd1+256], {%rd297, %rd296};
	add.s64 	%rd298, %rd295, %rd203;
	add.s64 	%rd299, %rd298, %rd203;
	ld.global.nc.u64 	%rd300, [%rd299];
	ld.global.nc.u64 	%rd301, [%rd298];
	st.local.v2.u64 	[%rd1+272], {%rd301, %rd300};
	add.s64 	%rd302, %rd292, %rd213;
	add.s64 	%rd303, %rd302, %rd200;
	shl.b64 	%rd304, %rd303, 3;
	add.s64 	%rd305, %rd2, %rd304;
	add.s64 	%rd306, %rd305, %rd203;
	ld.global.nc.u64 	%rd307, [%rd306];
	ld.global.nc.u64 	%rd308, [%rd305];
	st.local.v2.u64 	[%rd1+288], {%rd308, %rd307};
	add.s64 	%rd309, %rd306, %rd203;
	add.s64 	%rd310, %rd309, %rd203;
	ld.global.nc.u64 	%rd311, [%rd310];
	ld.global.nc.u64 	%rd312, [%rd309];
	st.local.v2.u64 	[%rd1+304], {%rd312, %rd311};
	add.s64 	%rd313, %rd303, %rd213;
	add.s64 	%rd314, %rd313, %rd200;
	shl.b64 	%rd315, %rd314, 3;
	add.s64 	%rd316, %rd2, %rd315;
	add.s64 	%rd317, %rd316, %rd203;
	ld.global.nc.u64 	%rd318, [%rd317];
	ld.global.nc.u64 	%rd319, [%rd316];
	st.local.v2.u64 	[%rd1+320], {%rd319, %rd318};
	add.s64 	%rd320, %rd317, %rd203;
	add.s64 	%rd321, %rd320, %rd203;
	ld.global.nc.u64 	%rd322, [%rd321];
	ld.global.nc.u64 	%rd323, [%rd320];
	st.local.v2.u64 	[%rd1+336], {%rd323, %rd322};
	add.s64 	%rd324, %rd314, %rd213;
	add.s64 	%rd325, %rd324, %rd200;
	shl.b64 	%rd326, %rd325, 3;
	add.s64 	%rd327, %rd2, %rd326;
	add.s64 	%rd328, %rd327, %rd203;
	ld.global.nc.u64 	%rd329, [%rd328];
	ld.global.nc.u64 	%rd330, [%rd327];
	st.local.v2.u64 	[%rd1+352], {%rd330, %rd329};
	add.s64 	%rd331, %rd328, %rd203;
	add.s64 	%rd332, %rd331, %rd203;
	ld.global.nc.u64 	%rd333, [%rd332];
	ld.global.nc.u64 	%rd334, [%rd331];
	st.local.v2.u64 	[%rd1+368], {%rd334, %rd333};
	add.s64 	%rd335, %rd325, %rd213;
	add.s64 	%rd336, %rd335, %rd202;
	shl.b64 	%rd337, %rd336, 3;
	add.s64 	%rd338, %rd2, %rd337;
	add.s64 	%rd339, %rd338, %rd203;
	ld.global.nc.u64 	%rd340, [%rd339];
	ld.global.nc.u64 	%rd341, [%rd338];
	st.local.v2.u64 	[%rd1+384], {%rd341, %rd340};
	add.s64 	%rd342, %rd339, %rd203;
	add.s64 	%rd343, %rd342, %rd203;
	ld.global.nc.u64 	%rd344, [%rd343];
	ld.global.nc.u64 	%rd345, [%rd342];
	st.local.v2.u64 	[%rd1+400], {%rd345, %rd344};
	add.s64 	%rd346, %rd336, %rd213;
	add.s64 	%rd347, %rd346, %rd200;
	shl.b64 	%rd348, %rd347, 3;
	add.s64 	%rd349, %rd2, %rd348;
	add.s64 	%rd350, %rd349, %rd203;
	ld.global.nc.u64 	%rd351, [%rd350];
	ld.global.nc.u64 	%rd352, [%rd349];
	st.local.v2.u64 	[%rd1+416], {%rd352, %rd351};
	add.s64 	%rd353, %rd350, %rd203;
	add.s64 	%rd354, %rd353, %rd203;
	ld.global.nc.u64 	%rd355, [%rd354];
	ld.global.nc.u64 	%rd356, [%rd353];
	st.local.v2.u64 	[%rd1+432], {%rd356, %rd355};
	add.s64 	%rd357, %rd347, %rd213;
	add.s64 	%rd358, %rd357, %rd200;
	shl.b64 	%rd359, %rd358, 3;
	add.s64 	%rd360, %rd2, %rd359;
	add.s64 	%rd361, %rd360, %rd203;
	ld.global.nc.u64 	%rd362, [%rd361];
	ld.global.nc.u64 	%rd363, [%rd360];
	st.local.v2.u64 	[%rd1+448], {%rd363, %rd362};
	add.s64 	%rd364, %rd361, %rd203;
	add.s64 	%rd365, %rd364, %rd203;
	ld.global.nc.u64 	%rd366, [%rd365];
	ld.global.nc.u64 	%rd367, [%rd364];
	st.local.v2.u64 	[%rd1+464], {%rd367, %rd366};
	add.s64 	%rd368, %rd358, %rd213;
	add.s64 	%rd369, %rd368, %rd200;
	shl.b64 	%rd370, %rd369, 3;
	add.s64 	%rd371, %rd2, %rd370;
	add.s64 	%rd372, %rd371, %rd203;
	ld.global.nc.u64 	%rd373, [%rd372];
	ld.global.nc.u64 	%rd374, [%rd371];
	st.local.v2.u64 	[%rd1+480], {%rd374, %rd373};
	add.s64 	%rd375, %rd372, %rd203;
	add.s64 	%rd376, %rd375, %rd203;
	ld.global.nc.u64 	%rd377, [%rd376];
	ld.global.nc.u64 	%rd378, [%rd375];
	st.local.v2.u64 	[%rd1+496], {%rd378, %rd377};
	bra.uni 	BB11_244;

BB11_2:
	setp.gt.u32	%p7, %r51, %r28;
	sub.s32 	%r55, %r28, %r8;
	selp.b32	%r11, %r55, 4, %p7;
	setp.gt.u32	%p8, %r52, %r29;
	sub.s32 	%r57, %r29, %r9;
	selp.b32	%r12, %r57, 4, %p8;
	setp.gt.u32	%p9, %r53, %r30;
	sub.s32 	%r59, %r30, %r10;
	selp.b32	%r13, %r59, 4, %p9;
	setp.eq.s32	%p10, %r13, 0;
	@%p10 bra 	BB11_67;

	mul.lo.s32 	%r61, %r12, %r2;
	sub.s32 	%r62, %r3, %r61;
	cvt.s64.s32	%rd7, %r62;
	mul.lo.s32 	%r63, %r11, %r1;
	sub.s32 	%r64, %r2, %r63;
	cvt.s64.s32	%rd8, %r64;
	mov.u32 	%r65, -5;
	sub.s32 	%r66, %r65, %r8;
	not.b32 	%r67, %r28;
	max.u32 	%r68, %r67, %r66;
	not.b32 	%r69, %r68;
	sub.s32 	%r14, %r69, %r8;
	and.b32  	%r15, %r14, 3;
	mul.wide.s32 	%rd9, %r1, 8;
	mov.u32 	%r60, 0;
	shl.b64 	%rd166, %rd7, 3;
	shl.b64 	%rd152, %rd8, 3;
	mov.u32 	%r95, %r60;

BB11_4:
	shl.b32 	%r17, %r95, 4;
	cvt.u64.u32	%rd11, %r17;
	setp.eq.s32	%p11, %r12, 0;
	mov.u32 	%r96, %r60;
	@%p11 bra 	BB11_26;

BB11_5:
	setp.eq.s32	%p12, %r11, 0;
	@%p12 bra 	BB11_6;
	bra.uni 	BB11_7;

BB11_6:
	mov.u64 	%rd386, %rd12;
	bra.uni 	BB11_15;

BB11_7:
	setp.eq.s32	%p13, %r15, 0;
	mov.u64 	%rd386, 0;
	mov.u32 	%r100, 0;
	@%p13 bra 	BB11_13;

	setp.eq.s32	%p14, %r15, 1;
	mov.u32 	%r98, 0;
	@%p14 bra 	BB11_12;

	setp.eq.s32	%p15, %r15, 2;
	mov.u32 	%r97, 0;
	@%p15 bra 	BB11_11;

	ld.global.nc.u64 	%rd115, [%rd12];
	shl.b32 	%r75, %r96, 2;
	add.s32 	%r76, %r75, %r17;
	mul.wide.u32 	%rd116, %r76, 8;
	add.s64 	%rd117, %rd1, %rd116;
	st.local.u64 	[%rd117], %rd115;
	shl.b64 	%rd118, %rd3, 3;
	add.s64 	%rd12, %rd12, %rd118;
	mov.u32 	%r97, 1;

BB11_11:
	ld.global.nc.u64 	%rd119, [%rd12];
	shl.b32 	%r77, %r96, 2;
	add.s32 	%r78, %r77, %r17;
	add.s32 	%r79, %r78, %r97;
	mul.wide.u32 	%rd120, %r79, 8;
	add.s64 	%rd121, %rd1, %rd120;
	st.local.u64 	[%rd121], %rd119;
	add.s32 	%r98, %r97, 1;
	shl.b64 	%rd122, %rd3, 3;
	add.s64 	%rd12, %rd12, %rd122;

BB11_12:
	ld.global.nc.u64 	%rd123, [%rd12];
	shl.b32 	%r80, %r96, 2;
	add.s32 	%r81, %r80, %r17;
	add.s32 	%r82, %r81, %r98;
	mul.wide.u32 	%rd124, %r82, 8;
	add.s64 	%rd125, %rd1, %rd124;
	st.local.u64 	[%rd125], %rd123;
	add.s32 	%r100, %r98, 1;
	shl.b64 	%rd126, %rd3, 3;
	add.s64 	%rd12, %rd12, %rd126;
	mov.u64 	%rd386, %rd12;

BB11_13:
	setp.lt.u32	%p16, %r14, 4;
	@%p16 bra 	BB11_15;

BB11_14:
	ld.global.nc.u64 	%rd127, [%rd12];
	shl.b32 	%r83, %r96, 2;
	add.s32 	%r84, %r83, %r17;
	add.s32 	%r85, %r84, %r100;
	mul.wide.u32 	%rd128, %r85, 8;
	add.s64 	%rd129, %rd1, %rd128;
	st.local.u64 	[%rd129], %rd127;
	add.s64 	%rd130, %rd12, %rd9;
	ld.global.nc.u64 	%rd131, [%rd130];
	add.s32 	%r86, %r85, 1;
	mul.wide.u32 	%rd132, %r86, 8;
	add.s64 	%rd133, %rd1, %rd132;
	st.local.u64 	[%rd133], %rd131;
	add.s64 	%rd134, %rd130, %rd9;
	ld.global.nc.u64 	%rd135, [%rd134];
	add.s32 	%r87, %r85, 2;
	mul.wide.u32 	%rd136, %r87, 8;
	add.s64 	%rd137, %rd1, %rd136;
	st.local.u64 	[%rd137], %rd135;
	add.s64 	%rd138, %rd134, %rd9;
	ld.global.nc.u64 	%rd139, [%rd138];
	add.s32 	%r88, %r85, 3;
	mul.wide.u32 	%rd140, %r88, 8;
	add.s64 	%rd141, %rd1, %rd140;
	st.local.u64 	[%rd141], %rd139;
	add.s64 	%rd142, %rd3, %rd3;
	add.s64 	%rd143, %rd142, %rd3;
	add.s64 	%rd144, %rd143, %rd3;
	shl.b64 	%rd145, %rd144, 3;
	add.s64 	%rd12, %rd12, %rd145;
	add.s32 	%r100, %r100, 4;
	setp.lt.u32	%p17, %r100, %r11;
	mov.u64 	%rd386, %rd12;
	@%p17 bra 	BB11_14;

BB11_15:
	shl.b32 	%r89, %r96, 2;
	cvt.u64.u32	%rd146, %r89;
	add.s64 	%rd147, %rd146, %rd11;
	shl.b64 	%rd148, %rd147, 3;
	add.s64 	%rd23, %rd1, %rd148;
	setp.gt.s32	%p18, %r11, 1;
	@%p18 bra 	BB11_19;

	@%p12 bra 	BB11_21;
	bra.uni 	BB11_17;

BB11_21:
	mov.u64 	%rd387, 0;
	st.local.u64 	[%rd23], %rd387;
	bra.uni 	BB11_22;

BB11_19:
	setp.eq.s32	%p19, %r11, 2;
	@%p19 bra 	BB11_23;

	setp.eq.s32	%p20, %r11, 3;
	@%p20 bra 	BB11_24;
	bra.uni 	BB11_25;

BB11_17:
	setp.eq.s32	%p22, %r11, 1;
	@%p22 bra 	BB11_18;
	bra.uni 	BB11_25;

BB11_18:
	ld.local.u64 	%rd387, [%rd23];

BB11_22:
	st.local.u64 	[%rd23+8], %rd387;

BB11_23:
	ld.local.u64 	%rd150, [%rd23+8];
	st.local.u64 	[%rd23+16], %rd150;

BB11_24:
	ld.local.u64 	%rd151, [%rd23];
	st.local.u64 	[%rd23+24], %rd151;

BB11_25:
	add.s32 	%r96, %r96, 1;
	add.s64 	%rd12, %rd386, %rd152;
	setp.lt.u32	%p23, %r96, %r12;
	@%p23 bra 	BB11_5;

BB11_26:
	cvt.u32.u64	%r90, %rd11;
	mul.wide.u32 	%rd153, %r90, 8;
	add.s64 	%rd28, %rd1, %rd153;
	setp.gt.s32	%p24, %r12, 1;
	@%p24 bra 	BB11_30;

	@%p11 bra 	BB11_32;
	bra.uni 	BB11_28;

BB11_32:
	mov.u64 	%rd388, 0;
	st.local.u64 	[%rd28], %rd388;
	bra.uni 	BB11_33;

BB11_30:
	setp.eq.s32	%p25, %r12, 2;
	@%p25 bra 	BB11_34;

	setp.eq.s32	%p26, %r12, 3;
	@%p26 bra 	BB11_35;
	bra.uni 	BB11_36;

BB11_28:
	setp.eq.s32	%p28, %r12, 1;
	@%p28 bra 	BB11_29;
	bra.uni 	BB11_36;

BB11_29:
	ld.local.u64 	%rd388, [%rd28];

BB11_33:
	st.local.u64 	[%rd28+32], %rd388;

BB11_34:
	ld.local.u64 	%rd155, [%rd28+32];
	st.local.u64 	[%rd28+64], %rd155;

BB11_35:
	ld.local.u64 	%rd156, [%rd28];
	st.local.u64 	[%rd28+96], %rd156;

BB11_36:
	@%p24 bra 	BB11_40;

	@%p11 bra 	BB11_42;
	bra.uni 	BB11_38;

BB11_42:
	mov.u64 	%rd389, 0;
	st.local.u64 	[%rd28+8], %rd389;
	bra.uni 	BB11_43;

BB11_40:
	setp.eq.s32	%p30, %r12, 2;
	@%p30 bra 	BB11_44;

	setp.eq.s32	%p31, %r12, 3;
	@%p31 bra 	BB11_45;
	bra.uni 	BB11_46;

BB11_38:
	setp.eq.s32	%p33, %r12, 1;
	@%p33 bra 	BB11_39;
	bra.uni 	BB11_46;

BB11_39:
	ld.local.u64 	%rd389, [%rd28+8];

BB11_43:
	st.local.u64 	[%rd28+40], %rd389;

BB11_44:
	ld.local.u64 	%rd158, [%rd28+40];
	st.local.u64 	[%rd28+72], %rd158;

BB11_45:
	ld.local.u64 	%rd159, [%rd28+8];
	st.local.u64 	[%rd28+104], %rd159;

BB11_46:
	@%p24 bra 	BB11_50;

	@%p11 bra 	BB11_52;
	bra.uni 	BB11_48;

BB11_52:
	mov.u64 	%rd390, 0;
	st.local.u64 	[%rd28+16], %rd390;
	bra.uni 	BB11_53;

BB11_50:
	setp.eq.s32	%p35, %r12, 2;
	@%p35 bra 	BB11_54;

	setp.eq.s32	%p36, %r12, 3;
	@%p36 bra 	BB11_55;
	bra.uni 	BB11_56;

BB11_48:
	setp.eq.s32	%p38, %r12, 1;
	@%p38 bra 	BB11_49;
	bra.uni 	BB11_56;

BB11_49:
	ld.local.u64 	%rd390, [%rd28+16];

BB11_53:
	st.local.u64 	[%rd28+48], %rd390;

BB11_54:
	ld.local.u64 	%rd161, [%rd28+48];
	st.local.u64 	[%rd28+80], %rd161;

BB11_55:
	ld.local.u64 	%rd162, [%rd28+16];
	st.local.u64 	[%rd28+112], %rd162;

BB11_56:
	@%p24 bra 	BB11_60;

	@%p11 bra 	BB11_62;
	bra.uni 	BB11_58;

BB11_62:
	mov.u64 	%rd391, 0;
	st.local.u64 	[%rd28+24], %rd391;
	bra.uni 	BB11_63;

BB11_60:
	setp.eq.s32	%p40, %r12, 2;
	@%p40 bra 	BB11_64;

	setp.eq.s32	%p41, %r12, 3;
	@%p41 bra 	BB11_65;
	bra.uni 	BB11_66;

BB11_58:
	setp.eq.s32	%p43, %r12, 1;
	@%p43 bra 	BB11_59;
	bra.uni 	BB11_66;

BB11_59:
	ld.local.u64 	%rd391, [%rd28+24];

BB11_63:
	st.local.u64 	[%rd28+56], %rd391;

BB11_64:
	ld.local.u64 	%rd164, [%rd28+56];
	st.local.u64 	[%rd28+88], %rd164;

BB11_65:
	ld.local.u64 	%rd165, [%rd28+24];
	st.local.u64 	[%rd28+120], %rd165;

BB11_66:
	add.s32 	%r95, %r95, 1;
	add.s64 	%rd12, %rd12, %rd166;
	setp.lt.u32	%p44, %r95, %r13;
	@%p44 bra 	BB11_4;

BB11_67:
	setp.gt.s32	%p45, %r13, 1;
	@%p45 bra 	BB11_71;

	@%p10 bra 	BB11_74;
	bra.uni 	BB11_69;

BB11_74:
	mov.u64 	%rd393, 0;
	st.local.u64 	[%rd1], %rd393;
	bra.uni 	BB11_75;

BB11_71:
	setp.eq.s32	%p46, %r13, 3;
	@%p46 bra 	BB11_77;

	setp.ne.s32	%p47, %r13, 2;
	@%p47 bra 	BB11_78;

	ld.local.u64 	%rd393, [%rd1+128];
	bra.uni 	BB11_76;

BB11_69:
	setp.eq.s32	%p49, %r13, 1;
	@%p49 bra 	BB11_70;
	bra.uni 	BB11_78;

BB11_70:
	ld.local.u64 	%rd393, [%rd1];

BB11_75:
	st.local.u64 	[%rd1+128], %rd393;

BB11_76:
	st.local.u64 	[%rd1+256], %rd393;

BB11_77:
	ld.local.u64 	%rd168, [%rd1];
	st.local.u64 	[%rd1+384], %rd168;

BB11_78:
	@%p45 bra 	BB11_82;

	@%p10 bra 	BB11_85;
	bra.uni 	BB11_80;

BB11_85:
	mov.u64 	%rd395, 0;
	st.local.u64 	[%rd1+8], %rd395;
	bra.uni 	BB11_86;

BB11_82:
	setp.eq.s32	%p51, %r13, 3;
	@%p51 bra 	BB11_88;

	setp.ne.s32	%p52, %r13, 2;
	@%p52 bra 	BB11_89;

	ld.local.u64 	%rd395, [%rd1+136];
	bra.uni 	BB11_87;

BB11_80:
	setp.eq.s32	%p54, %r13, 1;
	@%p54 bra 	BB11_81;
	bra.uni 	BB11_89;

BB11_81:
	ld.local.u64 	%rd395, [%rd1+8];

BB11_86:
	st.local.u64 	[%rd1+136], %rd395;

BB11_87:
	st.local.u64 	[%rd1+264], %rd395;

BB11_88:
	ld.local.u64 	%rd170, [%rd1+8];
	st.local.u64 	[%rd1+392], %rd170;

BB11_89:
	@%p45 bra 	BB11_93;

	@%p10 bra 	BB11_96;
	bra.uni 	BB11_91;

BB11_96:
	mov.u64 	%rd397, 0;
	st.local.u64 	[%rd1+16], %rd397;
	bra.uni 	BB11_97;

BB11_93:
	setp.eq.s32	%p56, %r13, 3;
	@%p56 bra 	BB11_99;

	setp.ne.s32	%p57, %r13, 2;
	@%p57 bra 	BB11_100;

	ld.local.u64 	%rd397, [%rd1+144];
	bra.uni 	BB11_98;

BB11_91:
	setp.eq.s32	%p59, %r13, 1;
	@%p59 bra 	BB11_92;
	bra.uni 	BB11_100;

BB11_92:
	ld.local.u64 	%rd397, [%rd1+16];

BB11_97:
	st.local.u64 	[%rd1+144], %rd397;

BB11_98:
	st.local.u64 	[%rd1+272], %rd397;

BB11_99:
	ld.local.u64 	%rd172, [%rd1+16];
	st.local.u64 	[%rd1+400], %rd172;

BB11_100:
	@%p45 bra 	BB11_104;

	@%p10 bra 	BB11_107;
	bra.uni 	BB11_102;

BB11_107:
	mov.u64 	%rd399, 0;
	st.local.u64 	[%rd1+24], %rd399;
	bra.uni 	BB11_108;

BB11_104:
	setp.eq.s32	%p61, %r13, 3;
	@%p61 bra 	BB11_110;

	setp.ne.s32	%p62, %r13, 2;
	@%p62 bra 	BB11_111;

	ld.local.u64 	%rd399, [%rd1+152];
	bra.uni 	BB11_109;

BB11_102:
	setp.eq.s32	%p64, %r13, 1;
	@%p64 bra 	BB11_103;
	bra.uni 	BB11_111;

BB11_103:
	ld.local.u64 	%rd399, [%rd1+24];

BB11_108:
	st.local.u64 	[%rd1+152], %rd399;

BB11_109:
	st.local.u64 	[%rd1+280], %rd399;

BB11_110:
	ld.local.u64 	%rd174, [%rd1+24];
	st.local.u64 	[%rd1+408], %rd174;

BB11_111:
	@%p45 bra 	BB11_115;

	@%p10 bra 	BB11_118;
	bra.uni 	BB11_113;

BB11_118:
	mov.u64 	%rd401, 0;
	st.local.u64 	[%rd1+32], %rd401;
	bra.uni 	BB11_119;

BB11_115:
	setp.eq.s32	%p66, %r13, 3;
	@%p66 bra 	BB11_121;

	setp.ne.s32	%p67, %r13, 2;
	@%p67 bra 	BB11_122;

	ld.local.u64 	%rd401, [%rd1+160];
	bra.uni 	BB11_120;

BB11_113:
	setp.eq.s32	%p69, %r13, 1;
	@%p69 bra 	BB11_114;
	bra.uni 	BB11_122;

BB11_114:
	ld.local.u64 	%rd401, [%rd1+32];

BB11_119:
	st.local.u64 	[%rd1+160], %rd401;

BB11_120:
	st.local.u64 	[%rd1+288], %rd401;

BB11_121:
	ld.local.u64 	%rd176, [%rd1+32];
	st.local.u64 	[%rd1+416], %rd176;

BB11_122:
	@%p45 bra 	BB11_126;

	@%p10 bra 	BB11_129;
	bra.uni 	BB11_124;

BB11_129:
	mov.u64 	%rd403, 0;
	st.local.u64 	[%rd1+40], %rd403;
	bra.uni 	BB11_130;

BB11_126:
	setp.eq.s32	%p71, %r13, 3;
	@%p71 bra 	BB11_132;

	setp.ne.s32	%p72, %r13, 2;
	@%p72 bra 	BB11_133;

	ld.local.u64 	%rd403, [%rd1+168];
	bra.uni 	BB11_131;

BB11_124:
	setp.eq.s32	%p74, %r13, 1;
	@%p74 bra 	BB11_125;
	bra.uni 	BB11_133;

BB11_125:
	ld.local.u64 	%rd403, [%rd1+40];

BB11_130:
	st.local.u64 	[%rd1+168], %rd403;

BB11_131:
	st.local.u64 	[%rd1+296], %rd403;

BB11_132:
	ld.local.u64 	%rd178, [%rd1+40];
	st.local.u64 	[%rd1+424], %rd178;

BB11_133:
	@%p45 bra 	BB11_137;

	@%p10 bra 	BB11_140;
	bra.uni 	BB11_135;

BB11_140:
	mov.u64 	%rd405, 0;
	st.local.u64 	[%rd1+48], %rd405;
	bra.uni 	BB11_141;

BB11_137:
	setp.eq.s32	%p76, %r13, 3;
	@%p76 bra 	BB11_143;

	setp.ne.s32	%p77, %r13, 2;
	@%p77 bra 	BB11_144;

	ld.local.u64 	%rd405, [%rd1+176];
	bra.uni 	BB11_142;

BB11_135:
	setp.eq.s32	%p79, %r13, 1;
	@%p79 bra 	BB11_136;
	bra.uni 	BB11_144;

BB11_136:
	ld.local.u64 	%rd405, [%rd1+48];

BB11_141:
	st.local.u64 	[%rd1+176], %rd405;

BB11_142:
	st.local.u64 	[%rd1+304], %rd405;

BB11_143:
	ld.local.u64 	%rd180, [%rd1+48];
	st.local.u64 	[%rd1+432], %rd180;

BB11_144:
	@%p45 bra 	BB11_148;

	@%p10 bra 	BB11_151;
	bra.uni 	BB11_146;

BB11_151:
	mov.u64 	%rd407, 0;
	st.local.u64 	[%rd1+56], %rd407;
	bra.uni 	BB11_152;

BB11_148:
	setp.eq.s32	%p81, %r13, 3;
	@%p81 bra 	BB11_154;

	setp.ne.s32	%p82, %r13, 2;
	@%p82 bra 	BB11_155;

	ld.local.u64 	%rd407, [%rd1+184];
	bra.uni 	BB11_153;

BB11_146:
	setp.eq.s32	%p84, %r13, 1;
	@%p84 bra 	BB11_147;
	bra.uni 	BB11_155;

BB11_147:
	ld.local.u64 	%rd407, [%rd1+56];

BB11_152:
	st.local.u64 	[%rd1+184], %rd407;

BB11_153:
	st.local.u64 	[%rd1+312], %rd407;

BB11_154:
	ld.local.u64 	%rd182, [%rd1+56];
	st.local.u64 	[%rd1+440], %rd182;

BB11_155:
	@%p45 bra 	BB11_159;

	@%p10 bra 	BB11_162;
	bra.uni 	BB11_157;

BB11_162:
	mov.u64 	%rd409, 0;
	st.local.u64 	[%rd1+64], %rd409;
	bra.uni 	BB11_163;

BB11_159:
	setp.eq.s32	%p86, %r13, 3;
	@%p86 bra 	BB11_165;

	setp.ne.s32	%p87, %r13, 2;
	@%p87 bra 	BB11_166;

	ld.local.u64 	%rd409, [%rd1+192];
	bra.uni 	BB11_164;

BB11_157:
	setp.eq.s32	%p89, %r13, 1;
	@%p89 bra 	BB11_158;
	bra.uni 	BB11_166;

BB11_158:
	ld.local.u64 	%rd409, [%rd1+64];

BB11_163:
	st.local.u64 	[%rd1+192], %rd409;

BB11_164:
	st.local.u64 	[%rd1+320], %rd409;

BB11_165:
	ld.local.u64 	%rd184, [%rd1+64];
	st.local.u64 	[%rd1+448], %rd184;

BB11_166:
	@%p45 bra 	BB11_170;

	@%p10 bra 	BB11_173;
	bra.uni 	BB11_168;

BB11_173:
	mov.u64 	%rd411, 0;
	st.local.u64 	[%rd1+72], %rd411;
	bra.uni 	BB11_174;

BB11_170:
	setp.eq.s32	%p91, %r13, 3;
	@%p91 bra 	BB11_176;

	setp.ne.s32	%p92, %r13, 2;
	@%p92 bra 	BB11_177;

	ld.local.u64 	%rd411, [%rd1+200];
	bra.uni 	BB11_175;

BB11_168:
	setp.eq.s32	%p94, %r13, 1;
	@%p94 bra 	BB11_169;
	bra.uni 	BB11_177;

BB11_169:
	ld.local.u64 	%rd411, [%rd1+72];

BB11_174:
	st.local.u64 	[%rd1+200], %rd411;

BB11_175:
	st.local.u64 	[%rd1+328], %rd411;

BB11_176:
	ld.local.u64 	%rd186, [%rd1+72];
	st.local.u64 	[%rd1+456], %rd186;

BB11_177:
	@%p45 bra 	BB11_181;

	@%p10 bra 	BB11_184;
	bra.uni 	BB11_179;

BB11_184:
	mov.u64 	%rd413, 0;
	st.local.u64 	[%rd1+80], %rd413;
	bra.uni 	BB11_185;

BB11_181:
	setp.eq.s32	%p96, %r13, 3;
	@%p96 bra 	BB11_187;

	setp.ne.s32	%p97, %r13, 2;
	@%p97 bra 	BB11_188;

	ld.local.u64 	%rd413, [%rd1+208];
	bra.uni 	BB11_186;

BB11_179:
	setp.eq.s32	%p99, %r13, 1;
	@%p99 bra 	BB11_180;
	bra.uni 	BB11_188;

BB11_180:
	ld.local.u64 	%rd413, [%rd1+80];

BB11_185:
	st.local.u64 	[%rd1+208], %rd413;

BB11_186:
	st.local.u64 	[%rd1+336], %rd413;

BB11_187:
	ld.local.u64 	%rd188, [%rd1+80];
	st.local.u64 	[%rd1+464], %rd188;

BB11_188:
	@%p45 bra 	BB11_192;

	@%p10 bra 	BB11_195;
	bra.uni 	BB11_190;

BB11_195:
	mov.u64 	%rd415, 0;
	st.local.u64 	[%rd1+88], %rd415;
	bra.uni 	BB11_196;

BB11_192:
	setp.eq.s32	%p101, %r13, 3;
	@%p101 bra 	BB11_198;

	setp.ne.s32	%p102, %r13, 2;
	@%p102 bra 	BB11_199;

	ld.local.u64 	%rd415, [%rd1+216];
	bra.uni 	BB11_197;

BB11_190:
	setp.eq.s32	%p104, %r13, 1;
	@%p104 bra 	BB11_191;
	bra.uni 	BB11_199;

BB11_191:
	ld.local.u64 	%rd415, [%rd1+88];

BB11_196:
	st.local.u64 	[%rd1+216], %rd415;

BB11_197:
	st.local.u64 	[%rd1+344], %rd415;

BB11_198:
	ld.local.u64 	%rd190, [%rd1+88];
	st.local.u64 	[%rd1+472], %rd190;

BB11_199:
	@%p45 bra 	BB11_203;

	@%p10 bra 	BB11_206;
	bra.uni 	BB11_201;

BB11_206:
	mov.u64 	%rd417, 0;
	st.local.u64 	[%rd1+96], %rd417;
	bra.uni 	BB11_207;

BB11_203:
	setp.eq.s32	%p106, %r13, 3;
	@%p106 bra 	BB11_209;

	setp.ne.s32	%p107, %r13, 2;
	@%p107 bra 	BB11_210;

	ld.local.u64 	%rd417, [%rd1+224];
	bra.uni 	BB11_208;

BB11_201:
	setp.eq.s32	%p109, %r13, 1;
	@%p109 bra 	BB11_202;
	bra.uni 	BB11_210;

BB11_202:
	ld.local.u64 	%rd417, [%rd1+96];

BB11_207:
	st.local.u64 	[%rd1+224], %rd417;

BB11_208:
	st.local.u64 	[%rd1+352], %rd417;

BB11_209:
	ld.local.u64 	%rd192, [%rd1+96];
	st.local.u64 	[%rd1+480], %rd192;

BB11_210:
	@%p45 bra 	BB11_214;

	@%p10 bra 	BB11_217;
	bra.uni 	BB11_212;

BB11_217:
	mov.u64 	%rd419, 0;
	st.local.u64 	[%rd1+104], %rd419;
	bra.uni 	BB11_218;

BB11_214:
	setp.eq.s32	%p111, %r13, 3;
	@%p111 bra 	BB11_220;

	setp.ne.s32	%p112, %r13, 2;
	@%p112 bra 	BB11_221;

	ld.local.u64 	%rd419, [%rd1+232];
	bra.uni 	BB11_219;

BB11_212:
	setp.eq.s32	%p114, %r13, 1;
	@%p114 bra 	BB11_213;
	bra.uni 	BB11_221;

BB11_213:
	ld.local.u64 	%rd419, [%rd1+104];

BB11_218:
	st.local.u64 	[%rd1+232], %rd419;

BB11_219:
	st.local.u64 	[%rd1+360], %rd419;

BB11_220:
	ld.local.u64 	%rd194, [%rd1+104];
	st.local.u64 	[%rd1+488], %rd194;

BB11_221:
	@%p45 bra 	BB11_225;

	@%p10 bra 	BB11_228;
	bra.uni 	BB11_223;

BB11_228:
	mov.u64 	%rd421, 0;
	st.local.u64 	[%rd1+112], %rd421;
	bra.uni 	BB11_229;

BB11_225:
	setp.eq.s32	%p116, %r13, 3;
	@%p116 bra 	BB11_231;

	setp.ne.s32	%p117, %r13, 2;
	@%p117 bra 	BB11_232;

	ld.local.u64 	%rd421, [%rd1+240];
	bra.uni 	BB11_230;

BB11_223:
	setp.eq.s32	%p119, %r13, 1;
	@%p119 bra 	BB11_224;
	bra.uni 	BB11_232;

BB11_224:
	ld.local.u64 	%rd421, [%rd1+112];

BB11_229:
	st.local.u64 	[%rd1+240], %rd421;

BB11_230:
	st.local.u64 	[%rd1+368], %rd421;

BB11_231:
	ld.local.u64 	%rd196, [%rd1+112];
	st.local.u64 	[%rd1+496], %rd196;

BB11_232:
	@%p45 bra 	BB11_236;

	@%p10 bra 	BB11_239;
	bra.uni 	BB11_234;

BB11_239:
	mov.u64 	%rd423, 0;
	st.local.u64 	[%rd1+120], %rd423;
	bra.uni 	BB11_240;

BB11_236:
	setp.eq.s32	%p121, %r13, 3;
	@%p121 bra 	BB11_242;

	setp.ne.s32	%p122, %r13, 2;
	@%p122 bra 	BB11_244;

	ld.local.u64 	%rd423, [%rd1+248];
	bra.uni 	BB11_241;

BB11_234:
	setp.eq.s32	%p124, %r13, 1;
	@%p124 bra 	BB11_235;
	bra.uni 	BB11_244;

BB11_235:
	ld.local.u64 	%rd423, [%rd1+120];

BB11_240:
	st.local.u64 	[%rd1+248], %rd423;

BB11_241:
	st.local.u64 	[%rd1+376], %rd423;

BB11_242:
	ld.local.u64 	%rd198, [%rd1+120];
	st.local.u64 	[%rd1+504], %rd198;

BB11_244:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j
.visible .entry _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_1,
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_4[12],
	.param .u32 _ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot12[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .f32 	%f<281>;
	.reg .b32 	%r<1964>;
	.reg .b64 	%rd<620>;


	mov.u64 	%SPL, __local_depot12;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd114, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_0];
	ld.param.u32 	%r398, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_4+8];
	ld.param.u32 	%r4, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	ld.param.u32 	%r5, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r397, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_5];
	cvta.to.global.u64 	%rd1, %rd114;
	add.u64 	%rd115, %SP, 256;
	mov.u32 	%r399, %ctaid.z;
	mov.u32 	%r400, %nctaid.y;
	mov.u32 	%r401, %ctaid.y;
	mad.lo.s32 	%r402, %r399, %r400, %r401;
	mov.u32 	%r403, %nctaid.x;
	mov.u32 	%r404, %ctaid.x;
	mad.lo.s32 	%r405, %r402, %r403, %r404;
	mov.u32 	%r406, %ntid.x;
	mul.wide.u32 	%rd116, %r405, %r406;
	mov.u32 	%r407, %tid.x;
	cvt.u64.u32	%rd117, %r407;
	add.s64 	%rd3, %rd116, %rd117;
	mul.lo.s32 	%r408, %r5, %r4;
	mul.lo.s32 	%r409, %r408, %r398;
	shr.u32 	%r410, %r409, 6;
	cvt.u64.u32	%rd118, %r410;
	setp.ge.u64	%p5, %rd3, %rd118;
	@%p5 bra 	BB12_68;

	cvt.u32.u64	%r412, %rd3;
	mul.lo.s32 	%r413, %r412, %r397;
	cvt.s64.s32	%rd119, %r413;
	shr.s64 	%rd4, %rd119, 6;
	shl.b64 	%rd120, %rd4, 3;
	add.s64 	%rd592, %rd1, %rd120;
	and.b32  	%r9, %r413, 63;
	ld.global.u64 	%rd121, [%rd592];
	shr.u64 	%rd6, %rd121, %r9;
	cvta.to.local.u64 	%rd578, %rd115;
	mov.u32 	%r411, 0;
	mov.u32 	%r1808, %r411;

BB12_2:
	st.local.u32 	[%rd578], %r411;
	add.s64 	%rd578, %rd578, 4;
	add.s32 	%r1808, %r1808, 1;
	setp.lt.u32	%p6, %r1808, 64;
	@%p6 bra 	BB12_2;

	add.s32 	%r1809, %r9, 1;
	setp.gt.u32	%p7, %r1809, 63;
	@%p7 bra 	BB12_5;
	bra.uni 	BB12_4;

BB12_5:
	add.s64 	%rd124, %rd120, %rd1;
	add.s64 	%rd11, %rd124, 8;
	ld.global.u64 	%rd580, [%rd592+8];
	mov.u32 	%r1809, 0;
	mov.u64 	%rd592, %rd11;
	bra.uni 	BB12_6;

BB12_4:
	shr.u64 	%rd580, %rd6, 1;

BB12_6:
	and.b64  	%rd125, %rd6, 1;
	setp.eq.b64	%p8, %rd125, 1;
	@!%p8 bra 	BB12_41;
	bra.uni 	BB12_7;

BB12_7:
	mov.u32 	%r416, 64;
	sub.s32 	%r417, %r416, %r1809;
	mov.u32 	%r418, 8;
	min.u32 	%r14, %r417, %r418;
	cvt.u64.u32	%rd16, %r14;
	setp.lt.u32	%p9, %r417, 9;
	@%p9 bra 	BB12_9;
	bra.uni 	BB12_8;

BB12_9:
	cvt.u32.u64	%r421, %rd16;
	add.s64 	%rd18, %rd592, 8;
	ld.global.u64 	%rd582, [%rd592+8];
	sub.s32 	%r1811, %r418, %r421;
	mov.u32 	%r1810, 0;
	mov.u64 	%rd592, %rd18;
	bra.uni 	BB12_10;

BB12_8:
	shr.u64 	%rd582, %rd580, 8;
	add.s32 	%r1810, %r14, %r1809;
	mov.u32 	%r1811, 0;

BB12_10:
	mov.u64 	%rd126, 1;
	shl.b64 	%rd127, %rd126, %r1811;
	add.s64 	%rd128, %rd127, -1;
	and.b64  	%rd129, %rd128, %rd582;
	cvt.u32.u64	%r553, %rd16;
	shl.b64 	%rd130, %rd129, %r553;
	shr.u64 	%rd593, %rd582, %r1811;
	add.s32 	%r1888, %r1811, %r1810;
	shl.b64 	%rd131, %rd126, %r553;
	add.s64 	%rd132, %rd131, 4294967295;
	and.b64  	%rd133, %rd132, %rd580;
	add.s64 	%rd134, %rd133, %rd130;
	add.s32 	%r1883, %r397, -9;
	setp.eq.s32	%p10, %r1883, 0;
	mov.u32 	%r1894, 0;
	mov.u32 	%r1876, 31;
	@%p10 bra 	BB12_11;

	mov.u32 	%r1812, %r1894;
	mov.u32 	%r1813, %r1894;
	mov.u32 	%r1814, %r1894;
	mov.u32 	%r1815, %r1894;
	mov.u32 	%r1816, %r1894;
	mov.u32 	%r1817, %r1894;
	mov.u32 	%r1818, %r1894;
	mov.u32 	%r1819, %r1894;
	mov.u32 	%r1820, %r1894;
	mov.u32 	%r1821, %r1894;
	mov.u32 	%r1822, %r1894;
	mov.u32 	%r1823, %r1894;
	mov.u32 	%r1824, %r1894;
	mov.u32 	%r1825, %r1894;
	mov.u32 	%r1826, %r1894;
	mov.u32 	%r1827, %r1894;
	mov.u32 	%r1828, %r1894;
	mov.u32 	%r1829, %r1894;
	mov.u32 	%r1830, %r1894;
	mov.u32 	%r1831, %r1894;
	mov.u32 	%r1832, %r1894;
	mov.u32 	%r1833, %r1894;
	mov.u32 	%r1834, %r1894;
	mov.u32 	%r1835, %r1894;
	mov.u32 	%r1836, %r1894;
	mov.u32 	%r1837, %r1894;
	mov.u32 	%r1838, %r1894;
	mov.u32 	%r1839, %r1894;
	mov.u32 	%r1840, %r1894;
	mov.u32 	%r1841, %r1894;
	mov.u32 	%r1842, %r1894;
	mov.u32 	%r1843, %r1894;
	mov.u32 	%r1844, %r1894;
	mov.u32 	%r1845, %r1894;
	mov.u32 	%r1846, %r1894;
	mov.u32 	%r1847, %r1894;
	mov.u32 	%r1848, %r1894;
	mov.u32 	%r1849, %r1894;
	mov.u32 	%r1850, %r1894;
	mov.u32 	%r1851, %r1894;
	mov.u32 	%r1852, %r1894;
	mov.u32 	%r1853, %r1894;
	mov.u32 	%r1854, %r1894;
	mov.u32 	%r1855, %r1894;
	mov.u32 	%r1856, %r1894;
	mov.u32 	%r1857, %r1894;
	mov.u32 	%r1858, %r1894;
	mov.u32 	%r1859, %r1894;
	mov.u32 	%r1860, %r1894;
	mov.u32 	%r1861, %r1894;
	mov.u32 	%r1862, %r1894;
	mov.u32 	%r1863, %r1894;
	mov.u32 	%r1864, %r1894;
	mov.u32 	%r1865, %r1894;
	mov.u32 	%r1866, %r1894;
	mov.u32 	%r1867, %r1894;
	mov.u32 	%r1868, %r1894;
	mov.u32 	%r1869, %r1894;
	mov.u32 	%r1870, %r1894;
	mov.u32 	%r1871, %r1894;
	mov.u32 	%r1872, %r1894;
	mov.u32 	%r1873, %r1894;
	mov.u32 	%r1874, %r1894;
	mov.u32 	%r1875, %r1894;
	mov.u32 	%r1884, %r1894;

BB12_13:
	min.u32 	%r89, %r1884, %r1883;
	sub.s32 	%r556, %r416, %r1888;
	min.u32 	%r557, %r556, %r89;
	cvt.u64.u32	%rd26, %r557;
	shr.u64 	%rd586, %rd593, %r89;
	add.s32 	%r1880, %r557, %r1888;
	setp.lt.u32	%p11, %r89, %r556;
	@%p11 bra 	BB12_14;
	bra.uni 	BB12_15;

BB12_14:
	mov.u32 	%r1881, %r1894;
	bra.uni 	BB12_16;

BB12_15:
	cvt.u32.u64	%r559, %rd26;
	add.s64 	%rd28, %rd592, 8;
	ld.global.u64 	%rd586, [%rd592+8];
	sub.s32 	%r1881, %r89, %r559;
	mov.u32 	%r1880, 0;
	mov.u64 	%rd592, %rd28;

BB12_16:
	shl.b64 	%rd136, %rd126, %r1881;
	add.s64 	%rd137, %rd136, -1;
	and.b64  	%rd138, %rd137, %rd586;
	cvt.u32.u64	%r560, %rd26;
	shl.b64 	%rd139, %rd138, %r560;
	shl.b64 	%rd140, %rd126, %r560;
	add.s64 	%rd141, %rd140, -1;
	and.b64  	%rd142, %rd141, %rd593;
	add.s64 	%rd589, %rd139, %rd142;
	shr.u64 	%rd588, %rd586, %r1881;
	add.s32 	%r1888, %r1881, %r1880;
	sub.s32 	%r1883, %r1883, %r89;
	bra.uni 	BB12_17;

BB12_37:
	add.s32 	%r1884, %r235, 1;
	shl.b64 	%rd178, %rd126, %r235;
	add.s64 	%rd589, %rd178, %rd589;

BB12_17:
	setp.eq.s32	%p13, %r1883, 0;
	setp.gt.u32	%p14, %r1884, 63;
	mov.pred 	%p50, 0;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB12_18;

	add.s32 	%r1888, %r1888, 1;
	setp.gt.u32	%p16, %r1888, 63;
	@%p16 bra 	BB12_21;
	bra.uni 	BB12_20;

BB12_21:
	add.s64 	%rd38, %rd592, 8;
	ld.global.u64 	%rd593, [%rd592+8];
	mov.u32 	%r1888, 0;
	mov.u64 	%rd592, %rd38;
	bra.uni 	BB12_22;

BB12_18:
	mov.u64 	%rd593, %rd588;
	bra.uni 	BB12_23;

BB12_20:
	shr.u64 	%rd593, %rd588, 1;

BB12_22:
	and.b64  	%rd143, %rd588, 1;
	setp.eq.b64	%p50, %rd143, 1;
	add.s32 	%r1883, %r1883, -1;

BB12_23:
	@%p50 bra 	BB12_24;
	bra.uni 	BB12_28;

BB12_24:
	mov.u64 	%rd588, %rd593;

BB12_25:
	mov.u32 	%r235, %r1884;
	setp.eq.s32	%p21, %r1883, 0;
	setp.gt.u32	%p22, %r235, 62;
	mov.pred 	%p51, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB12_36;

	add.s32 	%r1888, %r1888, 1;
	setp.gt.u32	%p24, %r1888, 63;
	@%p24 bra 	BB12_34;
	bra.uni 	BB12_27;

BB12_34:
	add.s64 	%rd47, %rd592, 8;
	ld.global.u64 	%rd597, [%rd592+8];
	mov.u32 	%r1888, 0;
	mov.u64 	%rd592, %rd47;
	bra.uni 	BB12_35;

BB12_27:
	shr.u64 	%rd597, %rd588, 1;

BB12_35:
	and.b64  	%rd176, %rd588, 1;
	setp.eq.b64	%p25, %rd176, 1;
	not.pred 	%p51, %p25;
	add.s32 	%r1883, %r1883, -1;
	mov.u64 	%rd588, %rd597;

BB12_36:
	add.s32 	%r1884, %r235, 1;
	@%p51 bra 	BB12_25;
	bra.uni 	BB12_37;

BB12_28:
	cvt.u32.u64	%r562, %rd589;
	and.b32  	%r563, %r562, 1;
	shl.b32 	%r564, %r563, %r1876;
	add.s32 	%r1875, %r1875, %r564;
	bfe.u32 	%r565, %r562, 1, 1;
	shl.b32 	%r566, %r565, %r1876;
	add.s32 	%r1874, %r1874, %r566;
	bfe.u32 	%r567, %r562, 2, 1;
	shl.b32 	%r568, %r567, %r1876;
	add.s32 	%r1873, %r1873, %r568;
	bfe.u32 	%r569, %r562, 3, 1;
	shl.b32 	%r570, %r569, %r1876;
	add.s32 	%r1872, %r1872, %r570;
	bfe.u32 	%r571, %r562, 4, 1;
	shl.b32 	%r572, %r571, %r1876;
	add.s32 	%r1871, %r1871, %r572;
	bfe.u32 	%r573, %r562, 5, 1;
	shl.b32 	%r574, %r573, %r1876;
	add.s32 	%r1870, %r1870, %r574;
	bfe.u32 	%r575, %r562, 6, 1;
	shl.b32 	%r576, %r575, %r1876;
	add.s32 	%r1869, %r1869, %r576;
	bfe.u32 	%r577, %r562, 7, 1;
	shl.b32 	%r578, %r577, %r1876;
	add.s32 	%r1868, %r1868, %r578;
	bfe.u32 	%r579, %r562, 8, 1;
	shl.b32 	%r580, %r579, %r1876;
	add.s32 	%r1867, %r1867, %r580;
	bfe.u32 	%r581, %r562, 9, 1;
	shl.b32 	%r582, %r581, %r1876;
	add.s32 	%r1866, %r1866, %r582;
	bfe.u32 	%r583, %r562, 10, 1;
	shl.b32 	%r584, %r583, %r1876;
	add.s32 	%r1865, %r1865, %r584;
	bfe.u32 	%r585, %r562, 11, 1;
	shl.b32 	%r586, %r585, %r1876;
	add.s32 	%r1864, %r1864, %r586;
	bfe.u32 	%r587, %r562, 12, 1;
	shl.b32 	%r588, %r587, %r1876;
	add.s32 	%r1863, %r1863, %r588;
	bfe.u32 	%r589, %r562, 13, 1;
	shl.b32 	%r590, %r589, %r1876;
	add.s32 	%r1862, %r1862, %r590;
	bfe.u32 	%r591, %r562, 14, 1;
	shl.b32 	%r592, %r591, %r1876;
	add.s32 	%r1861, %r1861, %r592;
	bfe.u32 	%r593, %r562, 15, 1;
	shl.b32 	%r594, %r593, %r1876;
	add.s32 	%r1860, %r1860, %r594;
	bfe.u32 	%r595, %r562, 16, 1;
	shl.b32 	%r596, %r595, %r1876;
	add.s32 	%r1859, %r1859, %r596;
	bfe.u32 	%r597, %r562, 17, 1;
	shl.b32 	%r598, %r597, %r1876;
	add.s32 	%r1858, %r1858, %r598;
	bfe.u32 	%r599, %r562, 18, 1;
	shl.b32 	%r600, %r599, %r1876;
	add.s32 	%r1857, %r1857, %r600;
	bfe.u32 	%r601, %r562, 19, 1;
	shl.b32 	%r602, %r601, %r1876;
	add.s32 	%r1856, %r1856, %r602;
	bfe.u32 	%r603, %r562, 20, 1;
	shl.b32 	%r604, %r603, %r1876;
	add.s32 	%r1855, %r1855, %r604;
	bfe.u32 	%r605, %r562, 21, 1;
	shl.b32 	%r606, %r605, %r1876;
	add.s32 	%r1854, %r1854, %r606;
	bfe.u32 	%r607, %r562, 22, 1;
	shl.b32 	%r608, %r607, %r1876;
	add.s32 	%r1853, %r1853, %r608;
	bfe.u32 	%r609, %r562, 23, 1;
	shl.b32 	%r610, %r609, %r1876;
	add.s32 	%r1852, %r1852, %r610;
	bfe.u32 	%r611, %r562, 24, 1;
	shl.b32 	%r612, %r611, %r1876;
	add.s32 	%r1851, %r1851, %r612;
	bfe.u32 	%r613, %r562, 25, 1;
	shl.b32 	%r614, %r613, %r1876;
	add.s32 	%r1850, %r1850, %r614;
	bfe.u32 	%r615, %r562, 26, 1;
	shl.b32 	%r616, %r615, %r1876;
	add.s32 	%r1849, %r1849, %r616;
	bfe.u32 	%r617, %r562, 27, 1;
	shl.b32 	%r618, %r617, %r1876;
	add.s32 	%r1848, %r1848, %r618;
	bfe.u32 	%r619, %r562, 28, 1;
	shl.b32 	%r620, %r619, %r1876;
	add.s32 	%r1847, %r1847, %r620;
	bfe.u32 	%r621, %r562, 29, 1;
	shl.b32 	%r622, %r621, %r1876;
	add.s32 	%r1846, %r1846, %r622;
	bfe.u32 	%r623, %r562, 30, 1;
	shl.b32 	%r624, %r623, %r1876;
	add.s32 	%r1845, %r1845, %r624;
	shr.u32 	%r625, %r562, 31;
	shl.b32 	%r626, %r625, %r1876;
	add.s32 	%r1844, %r1844, %r626;
	shr.u64 	%rd144, %rd589, 32;
	cvt.u32.u64	%r627, %rd144;
	and.b32  	%r628, %r627, 1;
	shl.b32 	%r629, %r628, %r1876;
	add.s32 	%r1843, %r1843, %r629;
	shr.u64 	%rd145, %rd589, 33;
	cvt.u32.u64	%r630, %rd145;
	and.b32  	%r631, %r630, 1;
	shl.b32 	%r632, %r631, %r1876;
	add.s32 	%r1842, %r1842, %r632;
	shr.u64 	%rd146, %rd589, 34;
	cvt.u32.u64	%r633, %rd146;
	and.b32  	%r634, %r633, 1;
	shl.b32 	%r635, %r634, %r1876;
	add.s32 	%r1841, %r1841, %r635;
	shr.u64 	%rd147, %rd589, 35;
	cvt.u32.u64	%r636, %rd147;
	and.b32  	%r637, %r636, 1;
	shl.b32 	%r638, %r637, %r1876;
	add.s32 	%r1840, %r1840, %r638;
	shr.u64 	%rd148, %rd589, 36;
	cvt.u32.u64	%r639, %rd148;
	and.b32  	%r640, %r639, 1;
	shl.b32 	%r641, %r640, %r1876;
	add.s32 	%r1839, %r1839, %r641;
	shr.u64 	%rd149, %rd589, 37;
	cvt.u32.u64	%r642, %rd149;
	and.b32  	%r643, %r642, 1;
	shl.b32 	%r644, %r643, %r1876;
	add.s32 	%r1838, %r1838, %r644;
	shr.u64 	%rd150, %rd589, 38;
	cvt.u32.u64	%r645, %rd150;
	and.b32  	%r646, %r645, 1;
	shl.b32 	%r647, %r646, %r1876;
	add.s32 	%r1837, %r1837, %r647;
	shr.u64 	%rd151, %rd589, 39;
	cvt.u32.u64	%r648, %rd151;
	and.b32  	%r649, %r648, 1;
	shl.b32 	%r650, %r649, %r1876;
	add.s32 	%r1836, %r1836, %r650;
	shr.u64 	%rd152, %rd589, 40;
	cvt.u32.u64	%r651, %rd152;
	and.b32  	%r652, %r651, 1;
	shl.b32 	%r653, %r652, %r1876;
	add.s32 	%r1835, %r1835, %r653;
	shr.u64 	%rd153, %rd589, 41;
	cvt.u32.u64	%r654, %rd153;
	and.b32  	%r655, %r654, 1;
	shl.b32 	%r656, %r655, %r1876;
	add.s32 	%r1834, %r1834, %r656;
	shr.u64 	%rd154, %rd589, 42;
	cvt.u32.u64	%r657, %rd154;
	and.b32  	%r658, %r657, 1;
	shl.b32 	%r659, %r658, %r1876;
	add.s32 	%r1833, %r1833, %r659;
	shr.u64 	%rd155, %rd589, 43;
	cvt.u32.u64	%r660, %rd155;
	and.b32  	%r661, %r660, 1;
	shl.b32 	%r662, %r661, %r1876;
	add.s32 	%r1832, %r1832, %r662;
	shr.u64 	%rd156, %rd589, 44;
	cvt.u32.u64	%r663, %rd156;
	and.b32  	%r664, %r663, 1;
	shl.b32 	%r665, %r664, %r1876;
	add.s32 	%r1831, %r1831, %r665;
	shr.u64 	%rd157, %rd589, 45;
	cvt.u32.u64	%r666, %rd157;
	and.b32  	%r667, %r666, 1;
	shl.b32 	%r668, %r667, %r1876;
	add.s32 	%r1830, %r1830, %r668;
	shr.u64 	%rd158, %rd589, 46;
	cvt.u32.u64	%r669, %rd158;
	and.b32  	%r670, %r669, 1;
	shl.b32 	%r671, %r670, %r1876;
	add.s32 	%r1829, %r1829, %r671;
	shr.u64 	%rd159, %rd589, 47;
	cvt.u32.u64	%r672, %rd159;
	and.b32  	%r673, %r672, 1;
	shl.b32 	%r674, %r673, %r1876;
	add.s32 	%r1828, %r1828, %r674;
	shr.u64 	%rd160, %rd589, 48;
	cvt.u32.u64	%r675, %rd160;
	and.b32  	%r676, %r675, 1;
	shl.b32 	%r677, %r676, %r1876;
	add.s32 	%r1827, %r1827, %r677;
	shr.u64 	%rd161, %rd589, 49;
	cvt.u32.u64	%r678, %rd161;
	and.b32  	%r679, %r678, 1;
	shl.b32 	%r680, %r679, %r1876;
	add.s32 	%r1826, %r1826, %r680;
	shr.u64 	%rd162, %rd589, 50;
	cvt.u32.u64	%r681, %rd162;
	and.b32  	%r682, %r681, 1;
	shl.b32 	%r683, %r682, %r1876;
	add.s32 	%r1825, %r1825, %r683;
	shr.u64 	%rd163, %rd589, 51;
	cvt.u32.u64	%r684, %rd163;
	and.b32  	%r685, %r684, 1;
	shl.b32 	%r686, %r685, %r1876;
	add.s32 	%r1824, %r1824, %r686;
	shr.u64 	%rd164, %rd589, 52;
	cvt.u32.u64	%r687, %rd164;
	and.b32  	%r688, %r687, 1;
	shl.b32 	%r689, %r688, %r1876;
	add.s32 	%r1823, %r1823, %r689;
	shr.u64 	%rd165, %rd589, 53;
	cvt.u32.u64	%r690, %rd165;
	and.b32  	%r691, %r690, 1;
	shl.b32 	%r692, %r691, %r1876;
	add.s32 	%r1822, %r1822, %r692;
	shr.u64 	%rd166, %rd589, 54;
	cvt.u32.u64	%r693, %rd166;
	and.b32  	%r694, %r693, 1;
	shl.b32 	%r695, %r694, %r1876;
	add.s32 	%r1821, %r1821, %r695;
	shr.u64 	%rd167, %rd589, 55;
	cvt.u32.u64	%r696, %rd167;
	and.b32  	%r697, %r696, 1;
	shl.b32 	%r698, %r697, %r1876;
	add.s32 	%r1820, %r1820, %r698;
	shr.u64 	%rd168, %rd589, 56;
	cvt.u32.u64	%r699, %rd168;
	and.b32  	%r700, %r699, 1;
	shl.b32 	%r701, %r700, %r1876;
	add.s32 	%r1819, %r1819, %r701;
	shr.u64 	%rd169, %rd589, 57;
	cvt.u32.u64	%r702, %rd169;
	and.b32  	%r703, %r702, 1;
	shl.b32 	%r704, %r703, %r1876;
	add.s32 	%r1818, %r1818, %r704;
	shr.u64 	%rd170, %rd589, 58;
	cvt.u32.u64	%r705, %rd170;
	and.b32  	%r706, %r705, 1;
	shl.b32 	%r707, %r706, %r1876;
	add.s32 	%r1817, %r1817, %r707;
	shr.u64 	%rd171, %rd589, 59;
	cvt.u32.u64	%r708, %rd171;
	and.b32  	%r709, %r708, 1;
	shl.b32 	%r710, %r709, %r1876;
	add.s32 	%r1816, %r1816, %r710;
	shr.u64 	%rd172, %rd589, 60;
	cvt.u32.u64	%r711, %rd172;
	and.b32  	%r712, %r711, 1;
	shl.b32 	%r713, %r712, %r1876;
	add.s32 	%r1815, %r1815, %r713;
	shr.u64 	%rd173, %rd589, 61;
	cvt.u32.u64	%r714, %rd173;
	and.b32  	%r715, %r714, 1;
	shl.b32 	%r716, %r715, %r1876;
	add.s32 	%r1814, %r1814, %r716;
	shr.u64 	%rd174, %rd589, 62;
	cvt.u32.u64	%r717, %rd174;
	and.b32  	%r718, %r717, 1;
	shl.b32 	%r719, %r718, %r1876;
	add.s32 	%r1813, %r1813, %r719;
	shr.u64 	%rd175, %rd589, 63;
	cvt.u32.u64	%r720, %rd175;
	shl.b32 	%r721, %r720, %r1876;
	add.s32 	%r1812, %r1812, %r721;
	setp.ne.s32	%p17, %r1883, 0;
	selp.b32	%r722, -1, 0, %p17;
	add.s32 	%r168, %r722, %r1876;
	setp.ne.s32	%p18, %r1876, 0;
	and.pred  	%p19, %p18, %p17;
	mov.u32 	%r1876, %r168;
	@%p19 bra 	BB12_13;

	xor.b32  	%r723, %r1875, -1431655766;
	add.s32 	%r1957, %r723, 1431655766;
	xor.b32  	%r724, %r1874, -1431655766;
	add.s32 	%r1956, %r724, 1431655766;
	xor.b32  	%r725, %r1873, -1431655766;
	add.s32 	%r1955, %r725, 1431655766;
	xor.b32  	%r726, %r1872, -1431655766;
	add.s32 	%r1954, %r726, 1431655766;
	xor.b32  	%r727, %r1871, -1431655766;
	add.s32 	%r1953, %r727, 1431655766;
	xor.b32  	%r728, %r1870, -1431655766;
	add.s32 	%r1952, %r728, 1431655766;
	xor.b32  	%r729, %r1869, -1431655766;
	add.s32 	%r1951, %r729, 1431655766;
	xor.b32  	%r730, %r1868, -1431655766;
	add.s32 	%r1950, %r730, 1431655766;
	xor.b32  	%r731, %r1867, -1431655766;
	add.s32 	%r1949, %r731, 1431655766;
	xor.b32  	%r732, %r1866, -1431655766;
	add.s32 	%r1948, %r732, 1431655766;
	xor.b32  	%r733, %r1865, -1431655766;
	add.s32 	%r1947, %r733, 1431655766;
	xor.b32  	%r734, %r1864, -1431655766;
	add.s32 	%r1946, %r734, 1431655766;
	xor.b32  	%r735, %r1863, -1431655766;
	add.s32 	%r1945, %r735, 1431655766;
	xor.b32  	%r736, %r1862, -1431655766;
	add.s32 	%r1944, %r736, 1431655766;
	xor.b32  	%r737, %r1861, -1431655766;
	add.s32 	%r1943, %r737, 1431655766;
	xor.b32  	%r738, %r1860, -1431655766;
	add.s32 	%r1942, %r738, 1431655766;
	xor.b32  	%r739, %r1859, -1431655766;
	add.s32 	%r1941, %r739, 1431655766;
	xor.b32  	%r740, %r1858, -1431655766;
	add.s32 	%r1940, %r740, 1431655766;
	xor.b32  	%r741, %r1857, -1431655766;
	add.s32 	%r1939, %r741, 1431655766;
	xor.b32  	%r742, %r1856, -1431655766;
	add.s32 	%r1938, %r742, 1431655766;
	xor.b32  	%r743, %r1855, -1431655766;
	add.s32 	%r1937, %r743, 1431655766;
	xor.b32  	%r744, %r1854, -1431655766;
	add.s32 	%r1936, %r744, 1431655766;
	xor.b32  	%r745, %r1853, -1431655766;
	add.s32 	%r1935, %r745, 1431655766;
	xor.b32  	%r746, %r1852, -1431655766;
	add.s32 	%r1934, %r746, 1431655766;
	xor.b32  	%r747, %r1851, -1431655766;
	add.s32 	%r1933, %r747, 1431655766;
	xor.b32  	%r748, %r1850, -1431655766;
	add.s32 	%r1932, %r748, 1431655766;
	xor.b32  	%r749, %r1849, -1431655766;
	add.s32 	%r1931, %r749, 1431655766;
	xor.b32  	%r750, %r1848, -1431655766;
	add.s32 	%r1930, %r750, 1431655766;
	xor.b32  	%r751, %r1847, -1431655766;
	add.s32 	%r1929, %r751, 1431655766;
	xor.b32  	%r752, %r1846, -1431655766;
	add.s32 	%r1928, %r752, 1431655766;
	xor.b32  	%r753, %r1845, -1431655766;
	add.s32 	%r1927, %r753, 1431655766;
	xor.b32  	%r754, %r1844, -1431655766;
	add.s32 	%r1926, %r754, 1431655766;
	xor.b32  	%r755, %r1843, -1431655766;
	add.s32 	%r1925, %r755, 1431655766;
	xor.b32  	%r756, %r1842, -1431655766;
	add.s32 	%r1924, %r756, 1431655766;
	xor.b32  	%r757, %r1841, -1431655766;
	add.s32 	%r1923, %r757, 1431655766;
	xor.b32  	%r758, %r1840, -1431655766;
	add.s32 	%r1922, %r758, 1431655766;
	xor.b32  	%r759, %r1839, -1431655766;
	add.s32 	%r1921, %r759, 1431655766;
	xor.b32  	%r760, %r1838, -1431655766;
	add.s32 	%r1920, %r760, 1431655766;
	xor.b32  	%r761, %r1837, -1431655766;
	add.s32 	%r1919, %r761, 1431655766;
	xor.b32  	%r762, %r1836, -1431655766;
	add.s32 	%r1918, %r762, 1431655766;
	xor.b32  	%r763, %r1835, -1431655766;
	add.s32 	%r1917, %r763, 1431655766;
	xor.b32  	%r764, %r1834, -1431655766;
	add.s32 	%r1916, %r764, 1431655766;
	xor.b32  	%r765, %r1833, -1431655766;
	add.s32 	%r1915, %r765, 1431655766;
	xor.b32  	%r766, %r1832, -1431655766;
	add.s32 	%r1914, %r766, 1431655766;
	xor.b32  	%r767, %r1831, -1431655766;
	add.s32 	%r1913, %r767, 1431655766;
	xor.b32  	%r768, %r1830, -1431655766;
	add.s32 	%r1912, %r768, 1431655766;
	xor.b32  	%r769, %r1829, -1431655766;
	add.s32 	%r1911, %r769, 1431655766;
	xor.b32  	%r770, %r1828, -1431655766;
	add.s32 	%r1910, %r770, 1431655766;
	xor.b32  	%r771, %r1827, -1431655766;
	add.s32 	%r1909, %r771, 1431655766;
	xor.b32  	%r772, %r1826, -1431655766;
	add.s32 	%r1908, %r772, 1431655766;
	xor.b32  	%r773, %r1825, -1431655766;
	add.s32 	%r1907, %r773, 1431655766;
	xor.b32  	%r774, %r1824, -1431655766;
	add.s32 	%r1906, %r774, 1431655766;
	xor.b32  	%r775, %r1823, -1431655766;
	add.s32 	%r1905, %r775, 1431655766;
	xor.b32  	%r776, %r1822, -1431655766;
	add.s32 	%r1904, %r776, 1431655766;
	xor.b32  	%r777, %r1821, -1431655766;
	add.s32 	%r1903, %r777, 1431655766;
	xor.b32  	%r778, %r1820, -1431655766;
	add.s32 	%r1902, %r778, 1431655766;
	xor.b32  	%r779, %r1819, -1431655766;
	add.s32 	%r1901, %r779, 1431655766;
	xor.b32  	%r780, %r1818, -1431655766;
	add.s32 	%r1900, %r780, 1431655766;
	xor.b32  	%r781, %r1817, -1431655766;
	add.s32 	%r1899, %r781, 1431655766;
	xor.b32  	%r782, %r1816, -1431655766;
	add.s32 	%r1898, %r782, 1431655766;
	xor.b32  	%r783, %r1815, -1431655766;
	add.s32 	%r1897, %r783, 1431655766;
	xor.b32  	%r784, %r1814, -1431655766;
	add.s32 	%r1896, %r784, 1431655766;
	xor.b32  	%r785, %r1813, -1431655766;
	add.s32 	%r1895, %r785, 1431655766;
	xor.b32  	%r786, %r1812, -1431655766;
	add.s32 	%r1894, %r786, 1431655766;
	bra.uni 	BB12_30;

BB12_11:
	mov.u32 	%r1895, %r1894;
	mov.u32 	%r1896, %r1894;
	mov.u32 	%r1897, %r1894;
	mov.u32 	%r1898, %r1894;
	mov.u32 	%r1899, %r1894;
	mov.u32 	%r1900, %r1894;
	mov.u32 	%r1901, %r1894;
	mov.u32 	%r1902, %r1894;
	mov.u32 	%r1903, %r1894;
	mov.u32 	%r1904, %r1894;
	mov.u32 	%r1905, %r1894;
	mov.u32 	%r1906, %r1894;
	mov.u32 	%r1907, %r1894;
	mov.u32 	%r1908, %r1894;
	mov.u32 	%r1909, %r1894;
	mov.u32 	%r1910, %r1894;
	mov.u32 	%r1911, %r1894;
	mov.u32 	%r1912, %r1894;
	mov.u32 	%r1913, %r1894;
	mov.u32 	%r1914, %r1894;
	mov.u32 	%r1915, %r1894;
	mov.u32 	%r1916, %r1894;
	mov.u32 	%r1917, %r1894;
	mov.u32 	%r1918, %r1894;
	mov.u32 	%r1919, %r1894;
	mov.u32 	%r1920, %r1894;
	mov.u32 	%r1921, %r1894;
	mov.u32 	%r1922, %r1894;
	mov.u32 	%r1923, %r1894;
	mov.u32 	%r1924, %r1894;
	mov.u32 	%r1925, %r1894;
	mov.u32 	%r1926, %r1894;
	mov.u32 	%r1927, %r1894;
	mov.u32 	%r1928, %r1894;
	mov.u32 	%r1929, %r1894;
	mov.u32 	%r1930, %r1894;
	mov.u32 	%r1931, %r1894;
	mov.u32 	%r1932, %r1894;
	mov.u32 	%r1933, %r1894;
	mov.u32 	%r1934, %r1894;
	mov.u32 	%r1935, %r1894;
	mov.u32 	%r1936, %r1894;
	mov.u32 	%r1937, %r1894;
	mov.u32 	%r1938, %r1894;
	mov.u32 	%r1939, %r1894;
	mov.u32 	%r1940, %r1894;
	mov.u32 	%r1941, %r1894;
	mov.u32 	%r1942, %r1894;
	mov.u32 	%r1943, %r1894;
	mov.u32 	%r1944, %r1894;
	mov.u32 	%r1945, %r1894;
	mov.u32 	%r1946, %r1894;
	mov.u32 	%r1947, %r1894;
	mov.u32 	%r1948, %r1894;
	mov.u32 	%r1949, %r1894;
	mov.u32 	%r1950, %r1894;
	mov.u32 	%r1951, %r1894;
	mov.u32 	%r1952, %r1894;
	mov.u32 	%r1953, %r1894;
	mov.u32 	%r1954, %r1894;
	mov.u32 	%r1955, %r1894;
	mov.u32 	%r1956, %r1894;
	mov.u32 	%r1957, %r1894;

BB12_30:
	add.s64 	%rd577, %rd134, 4294967169;
	ld.const.u8 	%r788, [c_perm];
	mul.wide.u32 	%rd179, %r788, 4;
	add.u64 	%rd181, %SPL, 0;
	add.s64 	%rd182, %rd181, %rd179;
	st.local.u32 	[%rd182], %r1957;
	ld.const.u8 	%r789, [c_perm+1];
	mul.wide.u32 	%rd183, %r789, 4;
	add.s64 	%rd184, %rd181, %rd183;
	st.local.u32 	[%rd184], %r1956;
	ld.const.u8 	%r790, [c_perm+2];
	mul.wide.u32 	%rd185, %r790, 4;
	add.s64 	%rd186, %rd181, %rd185;
	st.local.u32 	[%rd186], %r1955;
	ld.const.u8 	%r791, [c_perm+3];
	mul.wide.u32 	%rd187, %r791, 4;
	add.s64 	%rd188, %rd181, %rd187;
	st.local.u32 	[%rd188], %r1954;
	ld.const.u8 	%r792, [c_perm+4];
	mul.wide.u32 	%rd189, %r792, 4;
	add.s64 	%rd190, %rd181, %rd189;
	st.local.u32 	[%rd190], %r1953;
	ld.const.u8 	%r793, [c_perm+5];
	mul.wide.u32 	%rd191, %r793, 4;
	add.s64 	%rd192, %rd181, %rd191;
	st.local.u32 	[%rd192], %r1952;
	ld.const.u8 	%r794, [c_perm+6];
	mul.wide.u32 	%rd193, %r794, 4;
	add.s64 	%rd194, %rd181, %rd193;
	st.local.u32 	[%rd194], %r1951;
	ld.const.u8 	%r795, [c_perm+7];
	mul.wide.u32 	%rd195, %r795, 4;
	add.s64 	%rd196, %rd181, %rd195;
	st.local.u32 	[%rd196], %r1950;
	ld.const.u8 	%r796, [c_perm+8];
	mul.wide.u32 	%rd197, %r796, 4;
	add.s64 	%rd198, %rd181, %rd197;
	st.local.u32 	[%rd198], %r1949;
	ld.const.u8 	%r797, [c_perm+9];
	mul.wide.u32 	%rd199, %r797, 4;
	add.s64 	%rd200, %rd181, %rd199;
	st.local.u32 	[%rd200], %r1948;
	ld.const.u8 	%r798, [c_perm+10];
	mul.wide.u32 	%rd201, %r798, 4;
	add.s64 	%rd202, %rd181, %rd201;
	st.local.u32 	[%rd202], %r1947;
	ld.const.u8 	%r799, [c_perm+11];
	mul.wide.u32 	%rd203, %r799, 4;
	add.s64 	%rd204, %rd181, %rd203;
	st.local.u32 	[%rd204], %r1946;
	ld.const.u8 	%r800, [c_perm+12];
	mul.wide.u32 	%rd205, %r800, 4;
	add.s64 	%rd206, %rd181, %rd205;
	st.local.u32 	[%rd206], %r1945;
	ld.const.u8 	%r801, [c_perm+13];
	mul.wide.u32 	%rd207, %r801, 4;
	add.s64 	%rd208, %rd181, %rd207;
	st.local.u32 	[%rd208], %r1944;
	ld.const.u8 	%r802, [c_perm+14];
	mul.wide.u32 	%rd209, %r802, 4;
	add.s64 	%rd210, %rd181, %rd209;
	st.local.u32 	[%rd210], %r1943;
	ld.const.u8 	%r803, [c_perm+15];
	mul.wide.u32 	%rd211, %r803, 4;
	add.s64 	%rd212, %rd181, %rd211;
	st.local.u32 	[%rd212], %r1942;
	ld.const.u8 	%r804, [c_perm+16];
	mul.wide.u32 	%rd213, %r804, 4;
	add.s64 	%rd214, %rd181, %rd213;
	st.local.u32 	[%rd214], %r1941;
	ld.const.u8 	%r805, [c_perm+17];
	mul.wide.u32 	%rd215, %r805, 4;
	add.s64 	%rd216, %rd181, %rd215;
	st.local.u32 	[%rd216], %r1940;
	ld.const.u8 	%r806, [c_perm+18];
	mul.wide.u32 	%rd217, %r806, 4;
	add.s64 	%rd218, %rd181, %rd217;
	st.local.u32 	[%rd218], %r1939;
	ld.const.u8 	%r807, [c_perm+19];
	mul.wide.u32 	%rd219, %r807, 4;
	add.s64 	%rd220, %rd181, %rd219;
	st.local.u32 	[%rd220], %r1938;
	ld.const.u8 	%r808, [c_perm+20];
	mul.wide.u32 	%rd221, %r808, 4;
	add.s64 	%rd222, %rd181, %rd221;
	st.local.u32 	[%rd222], %r1937;
	ld.const.u8 	%r809, [c_perm+21];
	mul.wide.u32 	%rd223, %r809, 4;
	add.s64 	%rd224, %rd181, %rd223;
	st.local.u32 	[%rd224], %r1936;
	ld.const.u8 	%r810, [c_perm+22];
	mul.wide.u32 	%rd225, %r810, 4;
	add.s64 	%rd226, %rd181, %rd225;
	st.local.u32 	[%rd226], %r1935;
	ld.const.u8 	%r811, [c_perm+23];
	mul.wide.u32 	%rd227, %r811, 4;
	add.s64 	%rd228, %rd181, %rd227;
	st.local.u32 	[%rd228], %r1934;
	ld.const.u8 	%r812, [c_perm+24];
	mul.wide.u32 	%rd229, %r812, 4;
	add.s64 	%rd230, %rd181, %rd229;
	st.local.u32 	[%rd230], %r1933;
	ld.const.u8 	%r813, [c_perm+25];
	mul.wide.u32 	%rd231, %r813, 4;
	add.s64 	%rd232, %rd181, %rd231;
	st.local.u32 	[%rd232], %r1932;
	ld.const.u8 	%r814, [c_perm+26];
	mul.wide.u32 	%rd233, %r814, 4;
	add.s64 	%rd234, %rd181, %rd233;
	st.local.u32 	[%rd234], %r1931;
	ld.const.u8 	%r815, [c_perm+27];
	mul.wide.u32 	%rd235, %r815, 4;
	add.s64 	%rd236, %rd181, %rd235;
	st.local.u32 	[%rd236], %r1930;
	ld.const.u8 	%r816, [c_perm+28];
	mul.wide.u32 	%rd237, %r816, 4;
	add.s64 	%rd238, %rd181, %rd237;
	st.local.u32 	[%rd238], %r1929;
	ld.const.u8 	%r817, [c_perm+29];
	mul.wide.u32 	%rd239, %r817, 4;
	add.s64 	%rd240, %rd181, %rd239;
	st.local.u32 	[%rd240], %r1928;
	ld.const.u8 	%r818, [c_perm+30];
	mul.wide.u32 	%rd241, %r818, 4;
	add.s64 	%rd242, %rd181, %rd241;
	st.local.u32 	[%rd242], %r1927;
	ld.const.u8 	%r819, [c_perm+31];
	mul.wide.u32 	%rd243, %r819, 4;
	add.s64 	%rd244, %rd181, %rd243;
	st.local.u32 	[%rd244], %r1926;
	ld.const.u8 	%r820, [c_perm+32];
	mul.wide.u32 	%rd245, %r820, 4;
	add.s64 	%rd246, %rd181, %rd245;
	st.local.u32 	[%rd246], %r1925;
	ld.const.u8 	%r821, [c_perm+33];
	mul.wide.u32 	%rd247, %r821, 4;
	add.s64 	%rd248, %rd181, %rd247;
	st.local.u32 	[%rd248], %r1924;
	ld.const.u8 	%r822, [c_perm+34];
	mul.wide.u32 	%rd249, %r822, 4;
	add.s64 	%rd250, %rd181, %rd249;
	st.local.u32 	[%rd250], %r1923;
	ld.const.u8 	%r823, [c_perm+35];
	mul.wide.u32 	%rd251, %r823, 4;
	add.s64 	%rd252, %rd181, %rd251;
	st.local.u32 	[%rd252], %r1922;
	ld.const.u8 	%r824, [c_perm+36];
	mul.wide.u32 	%rd253, %r824, 4;
	add.s64 	%rd254, %rd181, %rd253;
	st.local.u32 	[%rd254], %r1921;
	ld.const.u8 	%r825, [c_perm+37];
	mul.wide.u32 	%rd255, %r825, 4;
	add.s64 	%rd256, %rd181, %rd255;
	st.local.u32 	[%rd256], %r1920;
	ld.const.u8 	%r826, [c_perm+38];
	mul.wide.u32 	%rd257, %r826, 4;
	add.s64 	%rd258, %rd181, %rd257;
	st.local.u32 	[%rd258], %r1919;
	ld.const.u8 	%r827, [c_perm+39];
	mul.wide.u32 	%rd259, %r827, 4;
	add.s64 	%rd260, %rd181, %rd259;
	st.local.u32 	[%rd260], %r1918;
	ld.const.u8 	%r828, [c_perm+40];
	mul.wide.u32 	%rd261, %r828, 4;
	add.s64 	%rd262, %rd181, %rd261;
	st.local.u32 	[%rd262], %r1917;
	ld.const.u8 	%r829, [c_perm+41];
	mul.wide.u32 	%rd263, %r829, 4;
	add.s64 	%rd264, %rd181, %rd263;
	st.local.u32 	[%rd264], %r1916;
	ld.const.u8 	%r830, [c_perm+42];
	mul.wide.u32 	%rd265, %r830, 4;
	add.s64 	%rd266, %rd181, %rd265;
	st.local.u32 	[%rd266], %r1915;
	ld.const.u8 	%r831, [c_perm+43];
	mul.wide.u32 	%rd267, %r831, 4;
	add.s64 	%rd268, %rd181, %rd267;
	st.local.u32 	[%rd268], %r1914;
	ld.const.u8 	%r832, [c_perm+44];
	mul.wide.u32 	%rd269, %r832, 4;
	add.s64 	%rd270, %rd181, %rd269;
	st.local.u32 	[%rd270], %r1913;
	ld.const.u8 	%r833, [c_perm+45];
	mul.wide.u32 	%rd271, %r833, 4;
	add.s64 	%rd272, %rd181, %rd271;
	st.local.u32 	[%rd272], %r1912;
	ld.const.u8 	%r834, [c_perm+46];
	mul.wide.u32 	%rd273, %r834, 4;
	add.s64 	%rd274, %rd181, %rd273;
	st.local.u32 	[%rd274], %r1911;
	ld.const.u8 	%r835, [c_perm+47];
	mul.wide.u32 	%rd275, %r835, 4;
	add.s64 	%rd276, %rd181, %rd275;
	st.local.u32 	[%rd276], %r1910;
	ld.const.u8 	%r836, [c_perm+48];
	mul.wide.u32 	%rd277, %r836, 4;
	add.s64 	%rd278, %rd181, %rd277;
	st.local.u32 	[%rd278], %r1909;
	ld.const.u8 	%r837, [c_perm+49];
	mul.wide.u32 	%rd279, %r837, 4;
	add.s64 	%rd280, %rd181, %rd279;
	st.local.u32 	[%rd280], %r1908;
	ld.const.u8 	%r838, [c_perm+50];
	mul.wide.u32 	%rd281, %r838, 4;
	add.s64 	%rd282, %rd181, %rd281;
	st.local.u32 	[%rd282], %r1907;
	ld.const.u8 	%r839, [c_perm+51];
	mul.wide.u32 	%rd283, %r839, 4;
	add.s64 	%rd284, %rd181, %rd283;
	st.local.u32 	[%rd284], %r1906;
	ld.const.u8 	%r840, [c_perm+52];
	mul.wide.u32 	%rd285, %r840, 4;
	add.s64 	%rd286, %rd181, %rd285;
	st.local.u32 	[%rd286], %r1905;
	ld.const.u8 	%r841, [c_perm+53];
	mul.wide.u32 	%rd287, %r841, 4;
	add.s64 	%rd288, %rd181, %rd287;
	st.local.u32 	[%rd288], %r1904;
	ld.const.u8 	%r842, [c_perm+54];
	mul.wide.u32 	%rd289, %r842, 4;
	add.s64 	%rd290, %rd181, %rd289;
	st.local.u32 	[%rd290], %r1903;
	ld.const.u8 	%r843, [c_perm+55];
	mul.wide.u32 	%rd291, %r843, 4;
	add.s64 	%rd292, %rd181, %rd291;
	st.local.u32 	[%rd292], %r1902;
	ld.const.u8 	%r844, [c_perm+56];
	mul.wide.u32 	%rd293, %r844, 4;
	add.s64 	%rd294, %rd181, %rd293;
	st.local.u32 	[%rd294], %r1901;
	ld.const.u8 	%r845, [c_perm+57];
	mul.wide.u32 	%rd295, %r845, 4;
	add.s64 	%rd296, %rd181, %rd295;
	st.local.u32 	[%rd296], %r1900;
	ld.const.u8 	%r846, [c_perm+58];
	mul.wide.u32 	%rd297, %r846, 4;
	add.s64 	%rd298, %rd181, %rd297;
	st.local.u32 	[%rd298], %r1899;
	ld.const.u8 	%r847, [c_perm+59];
	mul.wide.u32 	%rd299, %r847, 4;
	add.s64 	%rd300, %rd181, %rd299;
	st.local.u32 	[%rd300], %r1898;
	ld.const.u8 	%r848, [c_perm+60];
	mul.wide.u32 	%rd301, %r848, 4;
	add.s64 	%rd302, %rd181, %rd301;
	st.local.u32 	[%rd302], %r1897;
	ld.const.u8 	%r849, [c_perm+61];
	mul.wide.u32 	%rd303, %r849, 4;
	add.s64 	%rd304, %rd181, %rd303;
	st.local.u32 	[%rd304], %r1896;
	ld.const.u8 	%r850, [c_perm+62];
	mul.wide.u32 	%rd305, %r850, 4;
	add.s64 	%rd306, %rd181, %rd305;
	st.local.u32 	[%rd306], %r1895;
	ld.const.u8 	%r851, [c_perm+63];
	mul.wide.u32 	%rd307, %r851, 4;
	add.s64 	%rd308, %rd181, %rd307;
	st.local.u32 	[%rd308], %r1894;
	ld.local.v4.u32 	{%r852, %r853, %r854, %r855}, [%rd181];
	ld.local.v4.u32 	{%r860, %r861, %r862, %r863}, [%rd181+64];
	ld.local.v4.u32 	{%r868, %r869, %r870, %r871}, [%rd181+128];
	ld.local.v4.u32 	{%r876, %r877, %r878, %r879}, [%rd181+192];
	shr.s32 	%r884, %r876, 1;
	add.s32 	%r885, %r884, %r860;
	shr.s32 	%r886, %r885, 1;
	sub.s32 	%r887, %r876, %r886;
	add.s32 	%r888, %r887, %r885;
	shl.b32 	%r889, %r887, 1;
	sub.s32 	%r890, %r889, %r888;
	add.s32 	%r891, %r868, %r852;
	shl.b32 	%r892, %r852, 1;
	sub.s32 	%r893, %r892, %r891;
	add.s32 	%r894, %r888, %r891;
	shl.b32 	%r895, %r891, 1;
	sub.s32 	%r896, %r895, %r894;
	add.s32 	%r897, %r890, %r893;
	shl.b32 	%r898, %r893, 1;
	sub.s32 	%r899, %r898, %r897;
	shr.s32 	%r900, %r877, 1;
	add.s32 	%r901, %r900, %r861;
	shr.s32 	%r902, %r901, 1;
	sub.s32 	%r903, %r877, %r902;
	add.s32 	%r904, %r903, %r901;
	shl.b32 	%r905, %r903, 1;
	sub.s32 	%r906, %r905, %r904;
	add.s32 	%r907, %r869, %r853;
	shl.b32 	%r908, %r853, 1;
	sub.s32 	%r909, %r908, %r907;
	add.s32 	%r910, %r904, %r907;
	shl.b32 	%r911, %r907, 1;
	sub.s32 	%r912, %r911, %r910;
	add.s32 	%r913, %r906, %r909;
	shl.b32 	%r914, %r909, 1;
	sub.s32 	%r915, %r914, %r913;
	shr.s32 	%r916, %r878, 1;
	add.s32 	%r917, %r916, %r862;
	shr.s32 	%r918, %r917, 1;
	sub.s32 	%r919, %r878, %r918;
	add.s32 	%r920, %r919, %r917;
	shl.b32 	%r921, %r919, 1;
	sub.s32 	%r922, %r921, %r920;
	add.s32 	%r923, %r870, %r854;
	shl.b32 	%r924, %r854, 1;
	sub.s32 	%r925, %r924, %r923;
	add.s32 	%r926, %r920, %r923;
	shl.b32 	%r927, %r923, 1;
	sub.s32 	%r928, %r927, %r926;
	add.s32 	%r929, %r922, %r925;
	shl.b32 	%r930, %r925, 1;
	sub.s32 	%r931, %r930, %r929;
	shr.s32 	%r932, %r879, 1;
	add.s32 	%r933, %r932, %r863;
	shr.s32 	%r934, %r933, 1;
	sub.s32 	%r935, %r879, %r934;
	add.s32 	%r936, %r935, %r933;
	shl.b32 	%r937, %r935, 1;
	sub.s32 	%r938, %r937, %r936;
	add.s32 	%r939, %r871, %r855;
	shl.b32 	%r940, %r855, 1;
	sub.s32 	%r941, %r940, %r939;
	add.s32 	%r942, %r936, %r939;
	shl.b32 	%r943, %r939, 1;
	sub.s32 	%r944, %r943, %r942;
	add.s32 	%r945, %r938, %r941;
	shl.b32 	%r946, %r941, 1;
	sub.s32 	%r947, %r946, %r945;
	ld.local.v4.u32 	{%r948, %r949, %r950, %r951}, [%rd181+16];
	ld.local.v4.u32 	{%r956, %r957, %r958, %r959}, [%rd181+80];
	ld.local.v4.u32 	{%r964, %r965, %r966, %r967}, [%rd181+144];
	ld.local.v4.u32 	{%r972, %r973, %r974, %r975}, [%rd181+208];
	shr.s32 	%r980, %r972, 1;
	add.s32 	%r981, %r980, %r956;
	shr.s32 	%r982, %r981, 1;
	sub.s32 	%r983, %r972, %r982;
	add.s32 	%r984, %r983, %r981;
	shl.b32 	%r985, %r983, 1;
	sub.s32 	%r986, %r985, %r984;
	add.s32 	%r987, %r964, %r948;
	shl.b32 	%r988, %r948, 1;
	sub.s32 	%r989, %r988, %r987;
	add.s32 	%r990, %r984, %r987;
	shl.b32 	%r991, %r987, 1;
	sub.s32 	%r992, %r991, %r990;
	add.s32 	%r993, %r986, %r989;
	shl.b32 	%r994, %r989, 1;
	sub.s32 	%r995, %r994, %r993;
	shr.s32 	%r996, %r973, 1;
	add.s32 	%r997, %r996, %r957;
	shr.s32 	%r998, %r997, 1;
	sub.s32 	%r999, %r973, %r998;
	add.s32 	%r1000, %r999, %r997;
	shl.b32 	%r1001, %r999, 1;
	sub.s32 	%r1002, %r1001, %r1000;
	add.s32 	%r1003, %r965, %r949;
	shl.b32 	%r1004, %r949, 1;
	sub.s32 	%r1005, %r1004, %r1003;
	add.s32 	%r1006, %r1000, %r1003;
	shl.b32 	%r1007, %r1003, 1;
	sub.s32 	%r1008, %r1007, %r1006;
	add.s32 	%r1009, %r1002, %r1005;
	shl.b32 	%r1010, %r1005, 1;
	sub.s32 	%r1011, %r1010, %r1009;
	shr.s32 	%r1012, %r974, 1;
	add.s32 	%r1013, %r1012, %r958;
	shr.s32 	%r1014, %r1013, 1;
	sub.s32 	%r1015, %r974, %r1014;
	add.s32 	%r1016, %r1015, %r1013;
	shl.b32 	%r1017, %r1015, 1;
	sub.s32 	%r1018, %r1017, %r1016;
	add.s32 	%r1019, %r966, %r950;
	shl.b32 	%r1020, %r950, 1;
	sub.s32 	%r1021, %r1020, %r1019;
	add.s32 	%r1022, %r1016, %r1019;
	shl.b32 	%r1023, %r1019, 1;
	sub.s32 	%r1024, %r1023, %r1022;
	add.s32 	%r1025, %r1018, %r1021;
	shl.b32 	%r1026, %r1021, 1;
	sub.s32 	%r1027, %r1026, %r1025;
	shr.s32 	%r1028, %r975, 1;
	add.s32 	%r1029, %r1028, %r959;
	shr.s32 	%r1030, %r1029, 1;
	sub.s32 	%r1031, %r975, %r1030;
	add.s32 	%r1032, %r1031, %r1029;
	shl.b32 	%r1033, %r1031, 1;
	sub.s32 	%r1034, %r1033, %r1032;
	add.s32 	%r1035, %r967, %r951;
	shl.b32 	%r1036, %r951, 1;
	sub.s32 	%r1037, %r1036, %r1035;
	add.s32 	%r1038, %r1032, %r1035;
	shl.b32 	%r1039, %r1035, 1;
	sub.s32 	%r1040, %r1039, %r1038;
	add.s32 	%r1041, %r1034, %r1037;
	shl.b32 	%r1042, %r1037, 1;
	sub.s32 	%r1043, %r1042, %r1041;
	ld.local.v4.u32 	{%r1044, %r1045, %r1046, %r1047}, [%rd181+32];
	ld.local.v4.u32 	{%r1052, %r1053, %r1054, %r1055}, [%rd181+96];
	ld.local.v4.u32 	{%r1060, %r1061, %r1062, %r1063}, [%rd181+160];
	ld.local.v4.u32 	{%r1068, %r1069, %r1070, %r1071}, [%rd181+224];
	shr.s32 	%r1076, %r1068, 1;
	add.s32 	%r1077, %r1076, %r1052;
	shr.s32 	%r1078, %r1077, 1;
	sub.s32 	%r1079, %r1068, %r1078;
	add.s32 	%r1080, %r1079, %r1077;
	shl.b32 	%r1081, %r1079, 1;
	sub.s32 	%r1082, %r1081, %r1080;
	add.s32 	%r1083, %r1060, %r1044;
	shl.b32 	%r1084, %r1044, 1;
	sub.s32 	%r1085, %r1084, %r1083;
	add.s32 	%r1086, %r1080, %r1083;
	shl.b32 	%r1087, %r1083, 1;
	sub.s32 	%r1088, %r1087, %r1086;
	add.s32 	%r1089, %r1082, %r1085;
	shl.b32 	%r1090, %r1085, 1;
	sub.s32 	%r1091, %r1090, %r1089;
	shr.s32 	%r1092, %r1069, 1;
	add.s32 	%r1093, %r1092, %r1053;
	shr.s32 	%r1094, %r1093, 1;
	sub.s32 	%r1095, %r1069, %r1094;
	add.s32 	%r1096, %r1095, %r1093;
	shl.b32 	%r1097, %r1095, 1;
	sub.s32 	%r1098, %r1097, %r1096;
	add.s32 	%r1099, %r1061, %r1045;
	shl.b32 	%r1100, %r1045, 1;
	sub.s32 	%r1101, %r1100, %r1099;
	add.s32 	%r1102, %r1096, %r1099;
	shl.b32 	%r1103, %r1099, 1;
	sub.s32 	%r1104, %r1103, %r1102;
	add.s32 	%r1105, %r1098, %r1101;
	shl.b32 	%r1106, %r1101, 1;
	sub.s32 	%r1107, %r1106, %r1105;
	shr.s32 	%r1108, %r1070, 1;
	add.s32 	%r1109, %r1108, %r1054;
	shr.s32 	%r1110, %r1109, 1;
	sub.s32 	%r1111, %r1070, %r1110;
	add.s32 	%r1112, %r1111, %r1109;
	shl.b32 	%r1113, %r1111, 1;
	sub.s32 	%r1114, %r1113, %r1112;
	add.s32 	%r1115, %r1062, %r1046;
	shl.b32 	%r1116, %r1046, 1;
	sub.s32 	%r1117, %r1116, %r1115;
	add.s32 	%r1118, %r1112, %r1115;
	shl.b32 	%r1119, %r1115, 1;
	sub.s32 	%r1120, %r1119, %r1118;
	add.s32 	%r1121, %r1114, %r1117;
	shl.b32 	%r1122, %r1117, 1;
	sub.s32 	%r1123, %r1122, %r1121;
	shr.s32 	%r1124, %r1071, 1;
	add.s32 	%r1125, %r1124, %r1055;
	shr.s32 	%r1126, %r1125, 1;
	sub.s32 	%r1127, %r1071, %r1126;
	add.s32 	%r1128, %r1127, %r1125;
	shl.b32 	%r1129, %r1127, 1;
	sub.s32 	%r1130, %r1129, %r1128;
	add.s32 	%r1131, %r1063, %r1047;
	shl.b32 	%r1132, %r1047, 1;
	sub.s32 	%r1133, %r1132, %r1131;
	add.s32 	%r1134, %r1128, %r1131;
	shl.b32 	%r1135, %r1131, 1;
	sub.s32 	%r1136, %r1135, %r1134;
	add.s32 	%r1137, %r1130, %r1133;
	shl.b32 	%r1138, %r1133, 1;
	sub.s32 	%r1139, %r1138, %r1137;
	ld.local.v4.u32 	{%r1140, %r1141, %r1142, %r1143}, [%rd181+48];
	ld.local.v4.u32 	{%r1148, %r1149, %r1150, %r1151}, [%rd181+112];
	ld.local.v4.u32 	{%r1156, %r1157, %r1158, %r1159}, [%rd181+176];
	ld.local.v4.u32 	{%r1164, %r1165, %r1166, %r1167}, [%rd181+240];
	shr.s32 	%r1172, %r1164, 1;
	add.s32 	%r1173, %r1172, %r1148;
	shr.s32 	%r1174, %r1173, 1;
	sub.s32 	%r1175, %r1164, %r1174;
	add.s32 	%r1176, %r1175, %r1173;
	shl.b32 	%r1177, %r1175, 1;
	sub.s32 	%r1178, %r1177, %r1176;
	add.s32 	%r1179, %r1156, %r1140;
	shl.b32 	%r1180, %r1140, 1;
	sub.s32 	%r1181, %r1180, %r1179;
	add.s32 	%r1182, %r1176, %r1179;
	shl.b32 	%r1183, %r1179, 1;
	sub.s32 	%r1184, %r1183, %r1182;
	add.s32 	%r1185, %r1178, %r1181;
	shl.b32 	%r1186, %r1181, 1;
	sub.s32 	%r1187, %r1186, %r1185;
	shr.s32 	%r1188, %r1165, 1;
	add.s32 	%r1189, %r1188, %r1149;
	shr.s32 	%r1190, %r1189, 1;
	sub.s32 	%r1191, %r1165, %r1190;
	add.s32 	%r1192, %r1191, %r1189;
	shl.b32 	%r1193, %r1191, 1;
	sub.s32 	%r1194, %r1193, %r1192;
	add.s32 	%r1195, %r1157, %r1141;
	shl.b32 	%r1196, %r1141, 1;
	sub.s32 	%r1197, %r1196, %r1195;
	add.s32 	%r1198, %r1192, %r1195;
	shl.b32 	%r1199, %r1195, 1;
	sub.s32 	%r1200, %r1199, %r1198;
	add.s32 	%r1201, %r1194, %r1197;
	shl.b32 	%r1202, %r1197, 1;
	sub.s32 	%r1203, %r1202, %r1201;
	shr.s32 	%r1204, %r1166, 1;
	add.s32 	%r1205, %r1204, %r1150;
	shr.s32 	%r1206, %r1205, 1;
	sub.s32 	%r1207, %r1166, %r1206;
	add.s32 	%r1208, %r1207, %r1205;
	shl.b32 	%r1209, %r1207, 1;
	sub.s32 	%r1210, %r1209, %r1208;
	add.s32 	%r1211, %r1158, %r1142;
	shl.b32 	%r1212, %r1142, 1;
	sub.s32 	%r1213, %r1212, %r1211;
	add.s32 	%r1214, %r1208, %r1211;
	shl.b32 	%r1215, %r1211, 1;
	sub.s32 	%r1216, %r1215, %r1214;
	add.s32 	%r1217, %r1210, %r1213;
	shl.b32 	%r1218, %r1213, 1;
	sub.s32 	%r1219, %r1218, %r1217;
	shr.s32 	%r1220, %r1167, 1;
	add.s32 	%r1221, %r1220, %r1151;
	shr.s32 	%r1222, %r1221, 1;
	sub.s32 	%r1223, %r1167, %r1222;
	add.s32 	%r1224, %r1223, %r1221;
	shl.b32 	%r1225, %r1223, 1;
	sub.s32 	%r1226, %r1225, %r1224;
	add.s32 	%r1227, %r1159, %r1143;
	shl.b32 	%r1228, %r1143, 1;
	sub.s32 	%r1229, %r1228, %r1227;
	add.s32 	%r1230, %r1224, %r1227;
	shl.b32 	%r1231, %r1227, 1;
	sub.s32 	%r1232, %r1231, %r1230;
	add.s32 	%r1233, %r1226, %r1229;
	shl.b32 	%r1234, %r1229, 1;
	sub.s32 	%r1235, %r1234, %r1233;
	shr.s32 	%r1236, %r1187, 1;
	add.s32 	%r1237, %r1236, %r995;
	shr.s32 	%r1238, %r1237, 1;
	sub.s32 	%r1239, %r1187, %r1238;
	add.s32 	%r1240, %r1239, %r1237;
	shl.b32 	%r1241, %r1239, 1;
	sub.s32 	%r1242, %r1241, %r1240;
	add.s32 	%r1243, %r1091, %r899;
	shl.b32 	%r1244, %r899, 1;
	sub.s32 	%r1245, %r1244, %r1243;
	add.s32 	%r1246, %r1240, %r1243;
	shl.b32 	%r1247, %r1243, 1;
	sub.s32 	%r1248, %r1247, %r1246;
	add.s32 	%r1249, %r1242, %r1245;
	shl.b32 	%r1250, %r1245, 1;
	sub.s32 	%r1251, %r1250, %r1249;
	shr.s32 	%r1252, %r1182, 1;
	add.s32 	%r1253, %r1252, %r990;
	shr.s32 	%r1254, %r1253, 1;
	sub.s32 	%r1255, %r1182, %r1254;
	add.s32 	%r1256, %r1255, %r1253;
	shl.b32 	%r1257, %r1255, 1;
	sub.s32 	%r1258, %r1257, %r1256;
	add.s32 	%r1259, %r1086, %r894;
	shl.b32 	%r1260, %r894, 1;
	sub.s32 	%r1261, %r1260, %r1259;
	add.s32 	%r1262, %r1256, %r1259;
	shl.b32 	%r1263, %r1259, 1;
	sub.s32 	%r1264, %r1263, %r1262;
	add.s32 	%r1265, %r1258, %r1261;
	shl.b32 	%r1266, %r1261, 1;
	sub.s32 	%r1267, %r1266, %r1265;
	shr.s32 	%r1268, %r1184, 1;
	add.s32 	%r1269, %r1268, %r992;
	shr.s32 	%r1270, %r1269, 1;
	sub.s32 	%r1271, %r1184, %r1270;
	add.s32 	%r1272, %r1271, %r1269;
	shl.b32 	%r1273, %r1271, 1;
	sub.s32 	%r1274, %r1273, %r1272;
	add.s32 	%r1275, %r1088, %r896;
	shl.b32 	%r1276, %r896, 1;
	sub.s32 	%r1277, %r1276, %r1275;
	add.s32 	%r1278, %r1272, %r1275;
	shl.b32 	%r1279, %r1275, 1;
	sub.s32 	%r1280, %r1279, %r1278;
	add.s32 	%r1281, %r1274, %r1277;
	shl.b32 	%r1282, %r1277, 1;
	sub.s32 	%r1283, %r1282, %r1281;
	shr.s32 	%r1284, %r1185, 1;
	add.s32 	%r1285, %r1284, %r993;
	shr.s32 	%r1286, %r1285, 1;
	sub.s32 	%r1287, %r1185, %r1286;
	add.s32 	%r1288, %r1287, %r1285;
	shl.b32 	%r1289, %r1287, 1;
	sub.s32 	%r1290, %r1289, %r1288;
	add.s32 	%r1291, %r1089, %r897;
	shl.b32 	%r1292, %r897, 1;
	sub.s32 	%r1293, %r1292, %r1291;
	add.s32 	%r1294, %r1288, %r1291;
	shl.b32 	%r1295, %r1291, 1;
	sub.s32 	%r1296, %r1295, %r1294;
	add.s32 	%r1297, %r1290, %r1293;
	shl.b32 	%r1298, %r1293, 1;
	sub.s32 	%r1299, %r1298, %r1297;
	shr.s32 	%r1300, %r1203, 1;
	add.s32 	%r1301, %r1300, %r1011;
	shr.s32 	%r1302, %r1301, 1;
	sub.s32 	%r1303, %r1203, %r1302;
	add.s32 	%r1304, %r1303, %r1301;
	shl.b32 	%r1305, %r1303, 1;
	sub.s32 	%r1306, %r1305, %r1304;
	add.s32 	%r1307, %r1107, %r915;
	shl.b32 	%r1308, %r915, 1;
	sub.s32 	%r1309, %r1308, %r1307;
	add.s32 	%r1310, %r1304, %r1307;
	shl.b32 	%r1311, %r1307, 1;
	sub.s32 	%r1312, %r1311, %r1310;
	add.s32 	%r1313, %r1306, %r1309;
	shl.b32 	%r1314, %r1309, 1;
	sub.s32 	%r1315, %r1314, %r1313;
	shr.s32 	%r1316, %r1198, 1;
	add.s32 	%r1317, %r1316, %r1006;
	shr.s32 	%r1318, %r1317, 1;
	sub.s32 	%r1319, %r1198, %r1318;
	add.s32 	%r1320, %r1319, %r1317;
	shl.b32 	%r1321, %r1319, 1;
	sub.s32 	%r1322, %r1321, %r1320;
	add.s32 	%r1323, %r1102, %r910;
	shl.b32 	%r1324, %r910, 1;
	sub.s32 	%r1325, %r1324, %r1323;
	add.s32 	%r1326, %r1320, %r1323;
	shl.b32 	%r1327, %r1323, 1;
	sub.s32 	%r1328, %r1327, %r1326;
	add.s32 	%r1329, %r1322, %r1325;
	shl.b32 	%r1330, %r1325, 1;
	sub.s32 	%r1331, %r1330, %r1329;
	shr.s32 	%r1332, %r1200, 1;
	add.s32 	%r1333, %r1332, %r1008;
	shr.s32 	%r1334, %r1333, 1;
	sub.s32 	%r1335, %r1200, %r1334;
	add.s32 	%r1336, %r1335, %r1333;
	shl.b32 	%r1337, %r1335, 1;
	sub.s32 	%r1338, %r1337, %r1336;
	add.s32 	%r1339, %r1104, %r912;
	shl.b32 	%r1340, %r912, 1;
	sub.s32 	%r1341, %r1340, %r1339;
	add.s32 	%r1342, %r1336, %r1339;
	shl.b32 	%r1343, %r1339, 1;
	sub.s32 	%r1344, %r1343, %r1342;
	add.s32 	%r1345, %r1338, %r1341;
	shl.b32 	%r1346, %r1341, 1;
	sub.s32 	%r1347, %r1346, %r1345;
	shr.s32 	%r1348, %r1201, 1;
	add.s32 	%r1349, %r1348, %r1009;
	shr.s32 	%r1350, %r1349, 1;
	sub.s32 	%r1351, %r1201, %r1350;
	add.s32 	%r1352, %r1351, %r1349;
	shl.b32 	%r1353, %r1351, 1;
	sub.s32 	%r1354, %r1353, %r1352;
	add.s32 	%r1355, %r1105, %r913;
	shl.b32 	%r1356, %r913, 1;
	sub.s32 	%r1357, %r1356, %r1355;
	add.s32 	%r1358, %r1352, %r1355;
	shl.b32 	%r1359, %r1355, 1;
	sub.s32 	%r1360, %r1359, %r1358;
	add.s32 	%r1361, %r1354, %r1357;
	shl.b32 	%r1362, %r1357, 1;
	sub.s32 	%r1363, %r1362, %r1361;
	shr.s32 	%r1364, %r1219, 1;
	add.s32 	%r1365, %r1364, %r1027;
	shr.s32 	%r1366, %r1365, 1;
	sub.s32 	%r1367, %r1219, %r1366;
	add.s32 	%r1368, %r1367, %r1365;
	shl.b32 	%r1369, %r1367, 1;
	sub.s32 	%r1370, %r1369, %r1368;
	add.s32 	%r1371, %r1123, %r931;
	shl.b32 	%r1372, %r931, 1;
	sub.s32 	%r1373, %r1372, %r1371;
	add.s32 	%r1374, %r1368, %r1371;
	shl.b32 	%r1375, %r1371, 1;
	sub.s32 	%r1376, %r1375, %r1374;
	add.s32 	%r1377, %r1370, %r1373;
	shl.b32 	%r1378, %r1373, 1;
	sub.s32 	%r1379, %r1378, %r1377;
	shr.s32 	%r1380, %r1214, 1;
	add.s32 	%r1381, %r1380, %r1022;
	shr.s32 	%r1382, %r1381, 1;
	sub.s32 	%r1383, %r1214, %r1382;
	add.s32 	%r1384, %r1383, %r1381;
	shl.b32 	%r1385, %r1383, 1;
	sub.s32 	%r1386, %r1385, %r1384;
	add.s32 	%r1387, %r1118, %r926;
	shl.b32 	%r1388, %r926, 1;
	sub.s32 	%r1389, %r1388, %r1387;
	add.s32 	%r1390, %r1384, %r1387;
	shl.b32 	%r1391, %r1387, 1;
	sub.s32 	%r1392, %r1391, %r1390;
	add.s32 	%r1393, %r1386, %r1389;
	shl.b32 	%r1394, %r1389, 1;
	sub.s32 	%r1395, %r1394, %r1393;
	shr.s32 	%r1396, %r1216, 1;
	add.s32 	%r1397, %r1396, %r1024;
	shr.s32 	%r1398, %r1397, 1;
	sub.s32 	%r1399, %r1216, %r1398;
	add.s32 	%r1400, %r1399, %r1397;
	shl.b32 	%r1401, %r1399, 1;
	sub.s32 	%r1402, %r1401, %r1400;
	add.s32 	%r1403, %r1120, %r928;
	shl.b32 	%r1404, %r928, 1;
	sub.s32 	%r1405, %r1404, %r1403;
	add.s32 	%r1406, %r1400, %r1403;
	shl.b32 	%r1407, %r1403, 1;
	sub.s32 	%r1408, %r1407, %r1406;
	add.s32 	%r1409, %r1402, %r1405;
	shl.b32 	%r1410, %r1405, 1;
	sub.s32 	%r1411, %r1410, %r1409;
	shr.s32 	%r1412, %r1217, 1;
	add.s32 	%r1413, %r1412, %r1025;
	shr.s32 	%r1414, %r1413, 1;
	sub.s32 	%r1415, %r1217, %r1414;
	add.s32 	%r1416, %r1415, %r1413;
	shl.b32 	%r1417, %r1415, 1;
	sub.s32 	%r1418, %r1417, %r1416;
	add.s32 	%r1419, %r1121, %r929;
	shl.b32 	%r1420, %r929, 1;
	sub.s32 	%r1421, %r1420, %r1419;
	add.s32 	%r1422, %r1416, %r1419;
	shl.b32 	%r1423, %r1419, 1;
	sub.s32 	%r1424, %r1423, %r1422;
	add.s32 	%r1425, %r1418, %r1421;
	shl.b32 	%r1426, %r1421, 1;
	sub.s32 	%r1427, %r1426, %r1425;
	shr.s32 	%r1428, %r1235, 1;
	add.s32 	%r1429, %r1428, %r1043;
	shr.s32 	%r1430, %r1429, 1;
	sub.s32 	%r1431, %r1235, %r1430;
	add.s32 	%r1432, %r1431, %r1429;
	shl.b32 	%r1433, %r1431, 1;
	sub.s32 	%r1434, %r1433, %r1432;
	add.s32 	%r1435, %r1139, %r947;
	shl.b32 	%r1436, %r947, 1;
	sub.s32 	%r1437, %r1436, %r1435;
	add.s32 	%r1438, %r1432, %r1435;
	shl.b32 	%r1439, %r1435, 1;
	sub.s32 	%r1440, %r1439, %r1438;
	add.s32 	%r1441, %r1434, %r1437;
	shl.b32 	%r1442, %r1437, 1;
	sub.s32 	%r1443, %r1442, %r1441;
	shr.s32 	%r1444, %r1230, 1;
	add.s32 	%r1445, %r1444, %r1038;
	shr.s32 	%r1446, %r1445, 1;
	sub.s32 	%r1447, %r1230, %r1446;
	add.s32 	%r1448, %r1447, %r1445;
	shl.b32 	%r1449, %r1447, 1;
	sub.s32 	%r1450, %r1449, %r1448;
	add.s32 	%r1451, %r1134, %r942;
	shl.b32 	%r1452, %r942, 1;
	sub.s32 	%r1453, %r1452, %r1451;
	add.s32 	%r1454, %r1448, %r1451;
	shl.b32 	%r1455, %r1451, 1;
	sub.s32 	%r1456, %r1455, %r1454;
	add.s32 	%r1457, %r1450, %r1453;
	shl.b32 	%r1458, %r1453, 1;
	sub.s32 	%r1459, %r1458, %r1457;
	shr.s32 	%r1460, %r1232, 1;
	add.s32 	%r1461, %r1460, %r1040;
	shr.s32 	%r1462, %r1461, 1;
	sub.s32 	%r1463, %r1232, %r1462;
	add.s32 	%r1464, %r1463, %r1461;
	shl.b32 	%r1465, %r1463, 1;
	sub.s32 	%r1466, %r1465, %r1464;
	add.s32 	%r1467, %r1136, %r944;
	shl.b32 	%r1468, %r944, 1;
	sub.s32 	%r1469, %r1468, %r1467;
	add.s32 	%r1470, %r1464, %r1467;
	shl.b32 	%r1471, %r1467, 1;
	sub.s32 	%r1472, %r1471, %r1470;
	add.s32 	%r1473, %r1466, %r1469;
	shl.b32 	%r1474, %r1469, 1;
	sub.s32 	%r1475, %r1474, %r1473;
	shr.s32 	%r1476, %r1233, 1;
	add.s32 	%r1477, %r1476, %r1041;
	shr.s32 	%r1478, %r1477, 1;
	sub.s32 	%r1479, %r1233, %r1478;
	add.s32 	%r1480, %r1479, %r1477;
	shl.b32 	%r1481, %r1479, 1;
	sub.s32 	%r1482, %r1481, %r1480;
	add.s32 	%r1483, %r1137, %r945;
	shl.b32 	%r1484, %r945, 1;
	sub.s32 	%r1485, %r1484, %r1483;
	add.s32 	%r1486, %r1480, %r1483;
	shl.b32 	%r1487, %r1483, 1;
	sub.s32 	%r1488, %r1487, %r1486;
	add.s32 	%r1489, %r1482, %r1485;
	shl.b32 	%r1490, %r1485, 1;
	sub.s32 	%r1491, %r1490, %r1489;
	shr.s32 	%r1492, %r1443, 1;
	add.s32 	%r1493, %r1492, %r1315;
	shr.s32 	%r1494, %r1493, 1;
	sub.s32 	%r1495, %r1443, %r1494;
	add.s32 	%r1496, %r1495, %r1493;
	shl.b32 	%r1497, %r1495, 1;
	sub.s32 	%r1498, %r1497, %r1496;
	add.s32 	%r1499, %r1379, %r1251;
	shl.b32 	%r1500, %r1251, 1;
	sub.s32 	%r1501, %r1500, %r1499;
	add.s32 	%r306, %r1496, %r1499;
	shl.b32 	%r1502, %r1499, 1;
	sub.s32 	%r307, %r1502, %r306;
	add.s32 	%r308, %r1498, %r1501;
	shl.b32 	%r1503, %r1501, 1;
	sub.s32 	%r309, %r1503, %r308;
	st.local.v4.u32 	[%rd181], {%r309, %r306, %r307, %r308};
	shr.s32 	%r1504, %r1438, 1;
	add.s32 	%r1505, %r1504, %r1310;
	shr.s32 	%r1506, %r1505, 1;
	sub.s32 	%r1507, %r1438, %r1506;
	add.s32 	%r1508, %r1507, %r1505;
	shl.b32 	%r1509, %r1507, 1;
	sub.s32 	%r1510, %r1509, %r1508;
	add.s32 	%r1511, %r1374, %r1246;
	shl.b32 	%r1512, %r1246, 1;
	sub.s32 	%r1513, %r1512, %r1511;
	add.s32 	%r310, %r1508, %r1511;
	shl.b32 	%r1514, %r1511, 1;
	sub.s32 	%r311, %r1514, %r310;
	add.s32 	%r312, %r1510, %r1513;
	shl.b32 	%r1515, %r1513, 1;
	sub.s32 	%r313, %r1515, %r312;
	st.local.v4.u32 	[%rd181+16], {%r313, %r310, %r311, %r312};
	shr.s32 	%r1516, %r1440, 1;
	add.s32 	%r1517, %r1516, %r1312;
	shr.s32 	%r1518, %r1517, 1;
	sub.s32 	%r1519, %r1440, %r1518;
	add.s32 	%r1520, %r1519, %r1517;
	shl.b32 	%r1521, %r1519, 1;
	sub.s32 	%r1522, %r1521, %r1520;
	add.s32 	%r1523, %r1376, %r1248;
	shl.b32 	%r1524, %r1248, 1;
	sub.s32 	%r1525, %r1524, %r1523;
	add.s32 	%r314, %r1520, %r1523;
	shl.b32 	%r1526, %r1523, 1;
	sub.s32 	%r315, %r1526, %r314;
	add.s32 	%r316, %r1522, %r1525;
	shl.b32 	%r1527, %r1525, 1;
	sub.s32 	%r317, %r1527, %r316;
	st.local.v4.u32 	[%rd181+32], {%r317, %r314, %r315, %r316};
	shr.s32 	%r1528, %r1441, 1;
	add.s32 	%r1529, %r1528, %r1313;
	shr.s32 	%r1530, %r1529, 1;
	sub.s32 	%r1531, %r1441, %r1530;
	add.s32 	%r1532, %r1531, %r1529;
	shl.b32 	%r1533, %r1531, 1;
	sub.s32 	%r1534, %r1533, %r1532;
	add.s32 	%r1535, %r1377, %r1249;
	shl.b32 	%r1536, %r1249, 1;
	sub.s32 	%r1537, %r1536, %r1535;
	add.s32 	%r318, %r1532, %r1535;
	shl.b32 	%r1538, %r1535, 1;
	sub.s32 	%r319, %r1538, %r318;
	add.s32 	%r320, %r1534, %r1537;
	shl.b32 	%r1539, %r1537, 1;
	sub.s32 	%r321, %r1539, %r320;
	st.local.v4.u32 	[%rd181+48], {%r321, %r318, %r319, %r320};
	shr.s32 	%r1540, %r1459, 1;
	add.s32 	%r1541, %r1540, %r1331;
	shr.s32 	%r1542, %r1541, 1;
	sub.s32 	%r1543, %r1459, %r1542;
	add.s32 	%r1544, %r1543, %r1541;
	shl.b32 	%r1545, %r1543, 1;
	sub.s32 	%r1546, %r1545, %r1544;
	add.s32 	%r1547, %r1395, %r1267;
	shl.b32 	%r1548, %r1267, 1;
	sub.s32 	%r1549, %r1548, %r1547;
	add.s32 	%r322, %r1544, %r1547;
	shl.b32 	%r1550, %r1547, 1;
	sub.s32 	%r323, %r1550, %r322;
	add.s32 	%r324, %r1546, %r1549;
	shl.b32 	%r1551, %r1549, 1;
	sub.s32 	%r325, %r1551, %r324;
	st.local.v4.u32 	[%rd181+64], {%r325, %r322, %r323, %r324};
	shr.s32 	%r1552, %r1454, 1;
	add.s32 	%r1553, %r1552, %r1326;
	shr.s32 	%r1554, %r1553, 1;
	sub.s32 	%r1555, %r1454, %r1554;
	add.s32 	%r1556, %r1555, %r1553;
	shl.b32 	%r1557, %r1555, 1;
	sub.s32 	%r1558, %r1557, %r1556;
	add.s32 	%r1559, %r1390, %r1262;
	shl.b32 	%r1560, %r1262, 1;
	sub.s32 	%r1561, %r1560, %r1559;
	add.s32 	%r326, %r1556, %r1559;
	shl.b32 	%r1562, %r1559, 1;
	sub.s32 	%r327, %r1562, %r326;
	add.s32 	%r328, %r1558, %r1561;
	shl.b32 	%r1563, %r1561, 1;
	sub.s32 	%r329, %r1563, %r328;
	st.local.v4.u32 	[%rd181+80], {%r329, %r326, %r327, %r328};
	shr.s32 	%r1564, %r1456, 1;
	add.s32 	%r1565, %r1564, %r1328;
	shr.s32 	%r1566, %r1565, 1;
	sub.s32 	%r1567, %r1456, %r1566;
	add.s32 	%r1568, %r1567, %r1565;
	shl.b32 	%r1569, %r1567, 1;
	sub.s32 	%r1570, %r1569, %r1568;
	add.s32 	%r1571, %r1392, %r1264;
	shl.b32 	%r1572, %r1264, 1;
	sub.s32 	%r1573, %r1572, %r1571;
	add.s32 	%r330, %r1568, %r1571;
	shl.b32 	%r1574, %r1571, 1;
	sub.s32 	%r331, %r1574, %r330;
	add.s32 	%r332, %r1570, %r1573;
	shl.b32 	%r1575, %r1573, 1;
	sub.s32 	%r333, %r1575, %r332;
	st.local.v4.u32 	[%rd181+96], {%r333, %r330, %r331, %r332};
	shr.s32 	%r1576, %r1457, 1;
	add.s32 	%r1577, %r1576, %r1329;
	shr.s32 	%r1578, %r1577, 1;
	sub.s32 	%r1579, %r1457, %r1578;
	add.s32 	%r1580, %r1579, %r1577;
	shl.b32 	%r1581, %r1579, 1;
	sub.s32 	%r1582, %r1581, %r1580;
	add.s32 	%r1583, %r1393, %r1265;
	shl.b32 	%r1584, %r1265, 1;
	sub.s32 	%r1585, %r1584, %r1583;
	add.s32 	%r334, %r1580, %r1583;
	shl.b32 	%r1586, %r1583, 1;
	sub.s32 	%r335, %r1586, %r334;
	add.s32 	%r336, %r1582, %r1585;
	shl.b32 	%r1587, %r1585, 1;
	sub.s32 	%r337, %r1587, %r336;
	st.local.v4.u32 	[%rd181+112], {%r337, %r334, %r335, %r336};
	shr.s32 	%r1588, %r1475, 1;
	add.s32 	%r1589, %r1588, %r1347;
	shr.s32 	%r1590, %r1589, 1;
	sub.s32 	%r1591, %r1475, %r1590;
	add.s32 	%r1592, %r1591, %r1589;
	shl.b32 	%r1593, %r1591, 1;
	sub.s32 	%r1594, %r1593, %r1592;
	add.s32 	%r1595, %r1411, %r1283;
	shl.b32 	%r1596, %r1283, 1;
	sub.s32 	%r1597, %r1596, %r1595;
	add.s32 	%r338, %r1592, %r1595;
	shl.b32 	%r1598, %r1595, 1;
	sub.s32 	%r339, %r1598, %r338;
	add.s32 	%r340, %r1594, %r1597;
	shl.b32 	%r1599, %r1597, 1;
	sub.s32 	%r341, %r1599, %r340;
	st.local.v4.u32 	[%rd181+128], {%r341, %r338, %r339, %r340};
	shr.s32 	%r1600, %r1470, 1;
	add.s32 	%r1601, %r1600, %r1342;
	shr.s32 	%r1602, %r1601, 1;
	sub.s32 	%r1603, %r1470, %r1602;
	add.s32 	%r1604, %r1603, %r1601;
	shl.b32 	%r1605, %r1603, 1;
	sub.s32 	%r1606, %r1605, %r1604;
	add.s32 	%r1607, %r1406, %r1278;
	shl.b32 	%r1608, %r1278, 1;
	sub.s32 	%r1609, %r1608, %r1607;
	add.s32 	%r342, %r1604, %r1607;
	shl.b32 	%r1610, %r1607, 1;
	sub.s32 	%r343, %r1610, %r342;
	add.s32 	%r344, %r1606, %r1609;
	shl.b32 	%r1611, %r1609, 1;
	sub.s32 	%r345, %r1611, %r344;
	st.local.v4.u32 	[%rd181+144], {%r345, %r342, %r343, %r344};
	shr.s32 	%r1612, %r1472, 1;
	add.s32 	%r1613, %r1612, %r1344;
	shr.s32 	%r1614, %r1613, 1;
	sub.s32 	%r1615, %r1472, %r1614;
	add.s32 	%r1616, %r1615, %r1613;
	shl.b32 	%r1617, %r1615, 1;
	sub.s32 	%r1618, %r1617, %r1616;
	add.s32 	%r1619, %r1408, %r1280;
	shl.b32 	%r1620, %r1280, 1;
	sub.s32 	%r1621, %r1620, %r1619;
	add.s32 	%r346, %r1616, %r1619;
	shl.b32 	%r1622, %r1619, 1;
	sub.s32 	%r347, %r1622, %r346;
	add.s32 	%r348, %r1618, %r1621;
	shl.b32 	%r1623, %r1621, 1;
	sub.s32 	%r349, %r1623, %r348;
	st.local.v4.u32 	[%rd181+160], {%r349, %r346, %r347, %r348};
	shr.s32 	%r1624, %r1473, 1;
	add.s32 	%r1625, %r1624, %r1345;
	shr.s32 	%r1626, %r1625, 1;
	sub.s32 	%r1627, %r1473, %r1626;
	add.s32 	%r1628, %r1627, %r1625;
	shl.b32 	%r1629, %r1627, 1;
	sub.s32 	%r1630, %r1629, %r1628;
	add.s32 	%r1631, %r1409, %r1281;
	shl.b32 	%r1632, %r1281, 1;
	sub.s32 	%r1633, %r1632, %r1631;
	add.s32 	%r350, %r1628, %r1631;
	shl.b32 	%r1634, %r1631, 1;
	sub.s32 	%r351, %r1634, %r350;
	add.s32 	%r352, %r1630, %r1633;
	shl.b32 	%r1635, %r1633, 1;
	sub.s32 	%r353, %r1635, %r352;
	st.local.v4.u32 	[%rd181+176], {%r353, %r350, %r351, %r352};
	shr.s32 	%r1636, %r1491, 1;
	add.s32 	%r1637, %r1636, %r1363;
	shr.s32 	%r1638, %r1637, 1;
	sub.s32 	%r1639, %r1491, %r1638;
	add.s32 	%r1640, %r1639, %r1637;
	shl.b32 	%r1641, %r1639, 1;
	sub.s32 	%r1642, %r1641, %r1640;
	add.s32 	%r1643, %r1427, %r1299;
	shl.b32 	%r1644, %r1299, 1;
	sub.s32 	%r1645, %r1644, %r1643;
	add.s32 	%r354, %r1640, %r1643;
	shl.b32 	%r1646, %r1643, 1;
	sub.s32 	%r355, %r1646, %r354;
	add.s32 	%r356, %r1642, %r1645;
	shl.b32 	%r1647, %r1645, 1;
	sub.s32 	%r357, %r1647, %r356;
	st.local.v4.u32 	[%rd181+192], {%r357, %r354, %r355, %r356};
	shr.s32 	%r1648, %r1486, 1;
	add.s32 	%r1649, %r1648, %r1358;
	shr.s32 	%r1650, %r1649, 1;
	sub.s32 	%r1651, %r1486, %r1650;
	add.s32 	%r1652, %r1651, %r1649;
	shl.b32 	%r1653, %r1651, 1;
	sub.s32 	%r1654, %r1653, %r1652;
	add.s32 	%r1655, %r1422, %r1294;
	shl.b32 	%r1656, %r1294, 1;
	sub.s32 	%r1657, %r1656, %r1655;
	add.s32 	%r358, %r1652, %r1655;
	shl.b32 	%r1658, %r1655, 1;
	sub.s32 	%r359, %r1658, %r358;
	add.s32 	%r360, %r1654, %r1657;
	shl.b32 	%r1659, %r1657, 1;
	sub.s32 	%r361, %r1659, %r360;
	st.local.v4.u32 	[%rd181+208], {%r361, %r358, %r359, %r360};
	shr.s32 	%r1660, %r1488, 1;
	add.s32 	%r1661, %r1660, %r1360;
	shr.s32 	%r1662, %r1661, 1;
	sub.s32 	%r1663, %r1488, %r1662;
	add.s32 	%r1664, %r1663, %r1661;
	shl.b32 	%r1665, %r1663, 1;
	sub.s32 	%r1666, %r1665, %r1664;
	add.s32 	%r1667, %r1424, %r1296;
	shl.b32 	%r1668, %r1296, 1;
	sub.s32 	%r1669, %r1668, %r1667;
	add.s32 	%r362, %r1664, %r1667;
	shl.b32 	%r1670, %r1667, 1;
	sub.s32 	%r363, %r1670, %r362;
	add.s32 	%r364, %r1666, %r1669;
	shl.b32 	%r1671, %r1669, 1;
	sub.s32 	%r365, %r1671, %r364;
	st.local.v4.u32 	[%rd181+224], {%r365, %r362, %r363, %r364};
	shr.s32 	%r1672, %r1489, 1;
	add.s32 	%r1673, %r1672, %r1361;
	shr.s32 	%r1674, %r1673, 1;
	sub.s32 	%r1675, %r1489, %r1674;
	add.s32 	%r1676, %r1675, %r1673;
	shl.b32 	%r1677, %r1675, 1;
	sub.s32 	%r1678, %r1677, %r1676;
	add.s32 	%r1679, %r1425, %r1297;
	shl.b32 	%r1680, %r1297, 1;
	sub.s32 	%r1681, %r1680, %r1679;
	add.s32 	%r366, %r1676, %r1679;
	shl.b32 	%r1682, %r1679, 1;
	sub.s32 	%r367, %r1682, %r366;
	add.s32 	%r368, %r1678, %r1681;
	shl.b32 	%r1683, %r1681, 1;
	sub.s32 	%r369, %r1683, %r368;
	st.local.v4.u32 	[%rd181+240], {%r369, %r366, %r367, %r368};
	cvt.u32.u64	%r1684, %rd577;
	add.s32 	%r370, %r1684, -30;
	setp.eq.s32	%p26, %r370, 0;
	mov.f32 	%f280, 0f3F800000;
	@%p26 bra 	BB12_40;

	abs.s32 	%r371, %r370;
	setp.lt.s32	%p27, %r371, 126;
	@%p27 bra 	BB12_39;
	bra.uni 	BB12_32;

BB12_39:
	cvt.rn.f32.s32	%f16, %r370;
	ex2.approx.ftz.f32 	%f280, %f16;
	bra.uni 	BB12_40;

BB12_32:
	setp.lt.s32	%p28, %r371, 252;
	@%p28 bra 	BB12_38;
	bra.uni 	BB12_33;

BB12_38:
	shr.u32 	%r1690, %r370, 31;
	add.s32 	%r1691, %r370, %r1690;
	shr.s32 	%r1692, %r1691, 1;
	cvt.rn.f32.s32	%f12, %r1692;
	ex2.approx.ftz.f32 	%f13, %f12;
	sub.s32 	%r1693, %r370, %r1692;
	cvt.rn.f32.s32	%f14, %r1693;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f280, %f13, %f15;
	bra.uni 	BB12_40;

BB12_33:
	shr.s32 	%r1685, %r370, 31;
	shr.u32 	%r1686, %r1685, 30;
	add.s32 	%r1687, %r370, %r1686;
	shr.s32 	%r1688, %r1687, 2;
	cvt.rn.f32.s32	%f6, %r1688;
	ex2.approx.ftz.f32 	%f7, %f6;
	mul.f32 	%f8, %f7, %f7;
	mul.f32 	%f9, %f7, %f8;
	mad.lo.s32 	%r1689, %r1688, -3, %r370;
	cvt.rn.f32.s32	%f10, %r1689;
	ex2.approx.ftz.f32 	%f11, %f10;
	mul.f32 	%f280, %f11, %f9;

BB12_40:
	add.u64 	%rd572, %SPL, 256;
	add.s64 	%rd571, %rd572, 16;
	cvt.rn.f32.s32	%f17, %r309;
	cvt.rn.f32.s32	%f18, %r306;
	cvt.rn.f32.s32	%f19, %r307;
	cvt.rn.f32.s32	%f20, %r308;
	mul.f32 	%f21, %f280, %f20;
	mul.f32 	%f22, %f280, %f19;
	mul.f32 	%f23, %f280, %f18;
	mul.f32 	%f24, %f280, %f17;
	add.u64 	%rd310, %SPL, 256;
	st.local.v4.f32 	[%rd310], {%f24, %f23, %f22, %f21};
	cvt.rn.f32.s32	%f25, %r313;
	cvt.rn.f32.s32	%f26, %r310;
	cvt.rn.f32.s32	%f27, %r311;
	cvt.rn.f32.s32	%f28, %r312;
	mul.f32 	%f29, %f280, %f28;
	mul.f32 	%f30, %f280, %f27;
	mul.f32 	%f31, %f280, %f26;
	mul.f32 	%f32, %f280, %f25;
	st.local.v4.f32 	[%rd571], {%f32, %f31, %f30, %f29};
	cvt.rn.f32.s32	%f33, %r317;
	cvt.rn.f32.s32	%f34, %r314;
	cvt.rn.f32.s32	%f35, %r315;
	cvt.rn.f32.s32	%f36, %r316;
	mul.f32 	%f37, %f280, %f36;
	mul.f32 	%f38, %f280, %f35;
	mul.f32 	%f39, %f280, %f34;
	mul.f32 	%f40, %f280, %f33;
	st.local.v4.f32 	[%rd571+16], {%f40, %f39, %f38, %f37};
	cvt.rn.f32.s32	%f41, %r321;
	cvt.rn.f32.s32	%f42, %r318;
	cvt.rn.f32.s32	%f43, %r319;
	cvt.rn.f32.s32	%f44, %r320;
	mul.f32 	%f45, %f280, %f44;
	mul.f32 	%f46, %f280, %f43;
	mul.f32 	%f47, %f280, %f42;
	mul.f32 	%f48, %f280, %f41;
	st.local.v4.f32 	[%rd571+32], {%f48, %f47, %f46, %f45};
	cvt.rn.f32.s32	%f49, %r325;
	cvt.rn.f32.s32	%f50, %r322;
	cvt.rn.f32.s32	%f51, %r323;
	cvt.rn.f32.s32	%f52, %r324;
	mul.f32 	%f53, %f280, %f52;
	mul.f32 	%f54, %f280, %f51;
	mul.f32 	%f55, %f280, %f50;
	mul.f32 	%f56, %f280, %f49;
	st.local.v4.f32 	[%rd571+48], {%f56, %f55, %f54, %f53};
	cvt.rn.f32.s32	%f57, %r329;
	cvt.rn.f32.s32	%f58, %r326;
	cvt.rn.f32.s32	%f59, %r327;
	cvt.rn.f32.s32	%f60, %r328;
	mul.f32 	%f61, %f280, %f60;
	mul.f32 	%f62, %f280, %f59;
	mul.f32 	%f63, %f280, %f58;
	mul.f32 	%f64, %f280, %f57;
	st.local.v4.f32 	[%rd571+64], {%f64, %f63, %f62, %f61};
	cvt.rn.f32.s32	%f65, %r333;
	cvt.rn.f32.s32	%f66, %r330;
	cvt.rn.f32.s32	%f67, %r331;
	cvt.rn.f32.s32	%f68, %r332;
	mul.f32 	%f69, %f280, %f68;
	mul.f32 	%f70, %f280, %f67;
	mul.f32 	%f71, %f280, %f66;
	mul.f32 	%f72, %f280, %f65;
	st.local.v4.f32 	[%rd571+80], {%f72, %f71, %f70, %f69};
	cvt.rn.f32.s32	%f73, %r337;
	cvt.rn.f32.s32	%f74, %r334;
	cvt.rn.f32.s32	%f75, %r335;
	cvt.rn.f32.s32	%f76, %r336;
	mul.f32 	%f77, %f280, %f76;
	mul.f32 	%f78, %f280, %f75;
	mul.f32 	%f79, %f280, %f74;
	mul.f32 	%f80, %f280, %f73;
	st.local.v4.f32 	[%rd571+96], {%f80, %f79, %f78, %f77};
	cvt.rn.f32.s32	%f81, %r341;
	cvt.rn.f32.s32	%f82, %r338;
	cvt.rn.f32.s32	%f83, %r339;
	cvt.rn.f32.s32	%f84, %r340;
	mul.f32 	%f85, %f280, %f84;
	mul.f32 	%f86, %f280, %f83;
	mul.f32 	%f87, %f280, %f82;
	mul.f32 	%f88, %f280, %f81;
	st.local.v4.f32 	[%rd571+112], {%f88, %f87, %f86, %f85};
	cvt.rn.f32.s32	%f89, %r345;
	cvt.rn.f32.s32	%f90, %r342;
	cvt.rn.f32.s32	%f91, %r343;
	cvt.rn.f32.s32	%f92, %r344;
	mul.f32 	%f93, %f280, %f92;
	mul.f32 	%f94, %f280, %f91;
	mul.f32 	%f95, %f280, %f90;
	mul.f32 	%f96, %f280, %f89;
	st.local.v4.f32 	[%rd571+128], {%f96, %f95, %f94, %f93};
	cvt.rn.f32.s32	%f97, %r349;
	cvt.rn.f32.s32	%f98, %r346;
	cvt.rn.f32.s32	%f99, %r347;
	cvt.rn.f32.s32	%f100, %r348;
	mul.f32 	%f101, %f280, %f100;
	mul.f32 	%f102, %f280, %f99;
	mul.f32 	%f103, %f280, %f98;
	mul.f32 	%f104, %f280, %f97;
	st.local.v4.f32 	[%rd571+144], {%f104, %f103, %f102, %f101};
	cvt.rn.f32.s32	%f105, %r353;
	cvt.rn.f32.s32	%f106, %r350;
	cvt.rn.f32.s32	%f107, %r351;
	cvt.rn.f32.s32	%f108, %r352;
	mul.f32 	%f109, %f280, %f108;
	mul.f32 	%f110, %f280, %f107;
	mul.f32 	%f111, %f280, %f106;
	mul.f32 	%f112, %f280, %f105;
	st.local.v4.f32 	[%rd571+160], {%f112, %f111, %f110, %f109};
	cvt.rn.f32.s32	%f113, %r357;
	cvt.rn.f32.s32	%f114, %r354;
	cvt.rn.f32.s32	%f115, %r355;
	cvt.rn.f32.s32	%f116, %r356;
	mul.f32 	%f117, %f280, %f116;
	mul.f32 	%f118, %f280, %f115;
	mul.f32 	%f119, %f280, %f114;
	mul.f32 	%f120, %f280, %f113;
	st.local.v4.f32 	[%rd571+176], {%f120, %f119, %f118, %f117};
	cvt.rn.f32.s32	%f121, %r361;
	cvt.rn.f32.s32	%f122, %r358;
	cvt.rn.f32.s32	%f123, %r359;
	cvt.rn.f32.s32	%f124, %r360;
	mul.f32 	%f125, %f280, %f124;
	mul.f32 	%f126, %f280, %f123;
	mul.f32 	%f127, %f280, %f122;
	mul.f32 	%f128, %f280, %f121;
	st.local.v4.f32 	[%rd571+192], {%f128, %f127, %f126, %f125};
	cvt.rn.f32.s32	%f129, %r365;
	cvt.rn.f32.s32	%f130, %r362;
	cvt.rn.f32.s32	%f131, %r363;
	cvt.rn.f32.s32	%f132, %r364;
	mul.f32 	%f133, %f280, %f132;
	mul.f32 	%f134, %f280, %f131;
	mul.f32 	%f135, %f280, %f130;
	mul.f32 	%f136, %f280, %f129;
	st.local.v4.f32 	[%rd571+208], {%f136, %f135, %f134, %f133};
	cvt.rn.f32.s32	%f137, %r369;
	cvt.rn.f32.s32	%f138, %r366;
	cvt.rn.f32.s32	%f139, %r367;
	cvt.rn.f32.s32	%f140, %r368;
	mul.f32 	%f141, %f280, %f140;
	mul.f32 	%f142, %f280, %f139;
	mul.f32 	%f143, %f280, %f138;
	mul.f32 	%f144, %f280, %f137;
	st.local.v4.f32 	[%rd571+224], {%f144, %f143, %f142, %f141};

BB12_41:
	ld.param.u32 	%r1788, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r1787, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	shr.u32 	%r372, %r1787, 2;
	shr.u32 	%r1694, %r1788, 2;
	cvt.u64.u32	%rd54, %r1694;
	and.b64  	%rd314, %rd3, -4294967296;
	setp.eq.s64	%p29, %rd314, 0;
	@%p29 bra 	BB12_43;

	div.u64 	%rd600, %rd3, %rd54;
	rem.u64 	%rd601, %rd3, %rd54;
	bra.uni 	BB12_44;

BB12_43:
	cvt.u32.u64	%r1800, %rd3;
	cvt.u32.u64	%r1713, %rd54;
	div.u32 	%r1724, %r1800, %r1713;
	rem.u32 	%r1725, %r1800, %r1713;
	cvt.u64.u32	%rd600, %r1724;
	cvt.u64.u32	%rd601, %r1725;

BB12_44:
	shl.b64 	%rd61, %rd601, 2;
	cvt.u32.u64	%r373, %rd61;
	cvt.u64.u32	%rd62, %r372;
	and.b64  	%rd321, %rd600, -4294967296;
	setp.eq.s64	%p30, %rd321, 0;
	@%p30 bra 	BB12_46;

	rem.u64 	%rd602, %rd600, %rd62;
	bra.uni 	BB12_47;

BB12_46:
	cvt.u32.u64	%r1726, %rd62;
	cvt.u32.u64	%r1727, %rd600;
	rem.u32 	%r1728, %r1727, %r1726;
	cvt.u64.u32	%rd602, %r1728;

BB12_47:
	shl.b64 	%rd66, %rd602, 2;
	cvt.u32.u64	%r374, %rd66;
	cvt.u32.u64	%r1729, %rd54;
	mul.lo.s32 	%r1730, %r1729, %r372;
	cvt.u64.u32	%rd67, %r1730;
	@%p29 bra 	BB12_49;

	div.u64 	%rd603, %rd3, %rd67;
	bra.uni 	BB12_50;

BB12_49:
	cvt.u32.u64	%r1799, %rd3;
	cvt.u32.u64	%r1749, %rd67;
	div.u32 	%r1760, %r1799, %r1749;
	cvt.u64.u32	%rd603, %r1760;

BB12_50:
	ld.param.u32 	%r1802, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r1801, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u64 	%rd567, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_1];
	ld.param.u32 	%r1792, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r1791, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r1790, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r1789, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b64 	%rd332, %rd603, 2;
	cvt.u32.u64	%r375, %rd332;
	cvt.s64.s32	%rd71, %r1789;
	mul.lo.s64 	%rd333, %rd61, %rd71;
	cvt.s64.s32	%rd334, %r1801;
	mul.lo.s64 	%rd335, %rd66, %rd334;
	add.s64 	%rd336, %rd335, %rd333;
	and.b64  	%rd337, %rd332, 4294967292;
	cvt.s64.s32	%rd338, %r1802;
	mul.lo.s64 	%rd339, %rd337, %rd338;
	add.s64 	%rd72, %rd336, %rd339;
	add.s32 	%r376, %r373, 4;
	setp.le.u32	%p32, %r376, %r1790;
	add.s32 	%r377, %r374, 4;
	setp.le.u32	%p33, %r377, %r1791;
	and.pred  	%p34, %p33, %p32;
	add.s32 	%r378, %r375, 4;
	setp.le.u32	%p35, %r378, %r1792;
	and.pred  	%p36, %p34, %p35;
	cvta.to.global.u64 	%rd340, %rd567;
	shl.b64 	%rd341, %rd72, 2;
	add.s64 	%rd83, %rd340, %rd341;
	@%p36 bra 	BB12_67;
	bra.uni 	BB12_51;

BB12_67:
	ld.param.u32 	%r1806, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r1805, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	add.u64 	%rd575, %SPL, 256;
	add.s64 	%rd574, %rd575, 16;
	ld.param.u32 	%r1798, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b32 	%r1783, %r1798, 2;
	sub.s32 	%r1784, %r1805, %r1783;
	cvt.s64.s32	%rd354, %r1784;
	add.s64 	%rd355, %rd71, %rd354;
	shl.b32 	%r1785, %r1805, 2;
	sub.s32 	%r1786, %r1806, %r1785;
	cvt.s64.s32	%rd356, %r1786;
	add.s64 	%rd357, %rd355, %rd356;
	add.u64 	%rd359, %SPL, 256;
	ld.local.v4.f32 	{%f152, %f153, %f154, %f155}, [%rd359];
	st.global.f32 	[%rd83], %f152;
	add.s64 	%rd361, %rd72, %rd71;
	shl.b64 	%rd362, %rd361, 2;
	add.s64 	%rd363, %rd340, %rd362;
	st.global.f32 	[%rd363], %f153;
	add.s64 	%rd364, %rd361, %rd71;
	shl.b64 	%rd365, %rd364, 2;
	add.s64 	%rd366, %rd340, %rd365;
	st.global.f32 	[%rd366], %f154;
	add.s64 	%rd367, %rd364, %rd71;
	shl.b64 	%rd368, %rd367, 2;
	add.s64 	%rd369, %rd340, %rd368;
	st.global.f32 	[%rd369], %f155;
	mul.lo.s64 	%rd370, %rd71, 3;
	add.s64 	%rd371, %rd72, %rd370;
	add.s64 	%rd372, %rd371, %rd355;
	shl.b64 	%rd373, %rd372, 2;
	add.s64 	%rd374, %rd340, %rd373;
	ld.local.v4.f32 	{%f160, %f161, %f162, %f163}, [%rd574];
	st.global.f32 	[%rd374], %f160;
	add.s64 	%rd375, %rd372, %rd71;
	shl.b64 	%rd376, %rd375, 2;
	add.s64 	%rd377, %rd340, %rd376;
	st.global.f32 	[%rd377], %f161;
	add.s64 	%rd378, %rd375, %rd71;
	shl.b64 	%rd379, %rd378, 2;
	add.s64 	%rd380, %rd340, %rd379;
	st.global.f32 	[%rd380], %f162;
	add.s64 	%rd381, %rd378, %rd71;
	shl.b64 	%rd382, %rd381, 2;
	add.s64 	%rd383, %rd340, %rd382;
	st.global.f32 	[%rd383], %f163;
	add.s64 	%rd384, %rd372, %rd370;
	add.s64 	%rd385, %rd384, %rd355;
	shl.b64 	%rd386, %rd385, 2;
	add.s64 	%rd387, %rd340, %rd386;
	ld.local.v4.f32 	{%f168, %f169, %f170, %f171}, [%rd574+16];
	st.global.f32 	[%rd387], %f168;
	add.s64 	%rd388, %rd385, %rd71;
	shl.b64 	%rd389, %rd388, 2;
	add.s64 	%rd390, %rd340, %rd389;
	st.global.f32 	[%rd390], %f169;
	add.s64 	%rd391, %rd388, %rd71;
	shl.b64 	%rd392, %rd391, 2;
	add.s64 	%rd393, %rd340, %rd392;
	st.global.f32 	[%rd393], %f170;
	add.s64 	%rd394, %rd391, %rd71;
	shl.b64 	%rd395, %rd394, 2;
	add.s64 	%rd396, %rd340, %rd395;
	st.global.f32 	[%rd396], %f171;
	add.s64 	%rd397, %rd385, %rd370;
	add.s64 	%rd398, %rd397, %rd355;
	shl.b64 	%rd399, %rd398, 2;
	add.s64 	%rd400, %rd340, %rd399;
	ld.local.v4.f32 	{%f176, %f177, %f178, %f179}, [%rd574+32];
	st.global.f32 	[%rd400], %f176;
	add.s64 	%rd401, %rd398, %rd71;
	shl.b64 	%rd402, %rd401, 2;
	add.s64 	%rd403, %rd340, %rd402;
	st.global.f32 	[%rd403], %f177;
	add.s64 	%rd404, %rd401, %rd71;
	shl.b64 	%rd405, %rd404, 2;
	add.s64 	%rd406, %rd340, %rd405;
	st.global.f32 	[%rd406], %f178;
	add.s64 	%rd407, %rd404, %rd71;
	shl.b64 	%rd408, %rd407, 2;
	add.s64 	%rd409, %rd340, %rd408;
	st.global.f32 	[%rd409], %f179;
	add.s64 	%rd410, %rd398, %rd370;
	add.s64 	%rd411, %rd410, %rd357;
	shl.b64 	%rd412, %rd411, 2;
	add.s64 	%rd413, %rd340, %rd412;
	ld.local.v4.f32 	{%f184, %f185, %f186, %f187}, [%rd574+48];
	st.global.f32 	[%rd413], %f184;
	add.s64 	%rd414, %rd411, %rd71;
	shl.b64 	%rd415, %rd414, 2;
	add.s64 	%rd416, %rd340, %rd415;
	st.global.f32 	[%rd416], %f185;
	add.s64 	%rd417, %rd414, %rd71;
	shl.b64 	%rd418, %rd417, 2;
	add.s64 	%rd419, %rd340, %rd418;
	st.global.f32 	[%rd419], %f186;
	add.s64 	%rd420, %rd417, %rd71;
	shl.b64 	%rd421, %rd420, 2;
	add.s64 	%rd422, %rd340, %rd421;
	st.global.f32 	[%rd422], %f187;
	add.s64 	%rd423, %rd411, %rd370;
	add.s64 	%rd424, %rd423, %rd355;
	shl.b64 	%rd425, %rd424, 2;
	add.s64 	%rd426, %rd340, %rd425;
	ld.local.v4.f32 	{%f192, %f193, %f194, %f195}, [%rd574+64];
	st.global.f32 	[%rd426], %f192;
	add.s64 	%rd427, %rd424, %rd71;
	shl.b64 	%rd428, %rd427, 2;
	add.s64 	%rd429, %rd340, %rd428;
	st.global.f32 	[%rd429], %f193;
	add.s64 	%rd430, %rd427, %rd71;
	shl.b64 	%rd431, %rd430, 2;
	add.s64 	%rd432, %rd340, %rd431;
	st.global.f32 	[%rd432], %f194;
	add.s64 	%rd433, %rd430, %rd71;
	shl.b64 	%rd434, %rd433, 2;
	add.s64 	%rd435, %rd340, %rd434;
	st.global.f32 	[%rd435], %f195;
	add.s64 	%rd436, %rd424, %rd370;
	add.s64 	%rd437, %rd436, %rd355;
	shl.b64 	%rd438, %rd437, 2;
	add.s64 	%rd439, %rd340, %rd438;
	ld.local.v4.f32 	{%f200, %f201, %f202, %f203}, [%rd574+80];
	st.global.f32 	[%rd439], %f200;
	add.s64 	%rd440, %rd437, %rd71;
	shl.b64 	%rd441, %rd440, 2;
	add.s64 	%rd442, %rd340, %rd441;
	st.global.f32 	[%rd442], %f201;
	add.s64 	%rd443, %rd440, %rd71;
	shl.b64 	%rd444, %rd443, 2;
	add.s64 	%rd445, %rd340, %rd444;
	st.global.f32 	[%rd445], %f202;
	add.s64 	%rd446, %rd443, %rd71;
	shl.b64 	%rd447, %rd446, 2;
	add.s64 	%rd448, %rd340, %rd447;
	st.global.f32 	[%rd448], %f203;
	add.s64 	%rd449, %rd437, %rd370;
	add.s64 	%rd450, %rd449, %rd355;
	shl.b64 	%rd451, %rd450, 2;
	add.s64 	%rd452, %rd340, %rd451;
	ld.local.v4.f32 	{%f208, %f209, %f210, %f211}, [%rd574+96];
	st.global.f32 	[%rd452], %f208;
	add.s64 	%rd453, %rd450, %rd71;
	shl.b64 	%rd454, %rd453, 2;
	add.s64 	%rd455, %rd340, %rd454;
	st.global.f32 	[%rd455], %f209;
	add.s64 	%rd456, %rd453, %rd71;
	shl.b64 	%rd457, %rd456, 2;
	add.s64 	%rd458, %rd340, %rd457;
	st.global.f32 	[%rd458], %f210;
	add.s64 	%rd459, %rd456, %rd71;
	shl.b64 	%rd460, %rd459, 2;
	add.s64 	%rd461, %rd340, %rd460;
	st.global.f32 	[%rd461], %f211;
	add.s64 	%rd462, %rd450, %rd370;
	add.s64 	%rd463, %rd462, %rd357;
	shl.b64 	%rd464, %rd463, 2;
	add.s64 	%rd465, %rd340, %rd464;
	ld.local.v4.f32 	{%f216, %f217, %f218, %f219}, [%rd574+112];
	st.global.f32 	[%rd465], %f216;
	add.s64 	%rd466, %rd463, %rd71;
	shl.b64 	%rd467, %rd466, 2;
	add.s64 	%rd468, %rd340, %rd467;
	st.global.f32 	[%rd468], %f217;
	add.s64 	%rd469, %rd466, %rd71;
	shl.b64 	%rd470, %rd469, 2;
	add.s64 	%rd471, %rd340, %rd470;
	st.global.f32 	[%rd471], %f218;
	add.s64 	%rd472, %rd469, %rd71;
	shl.b64 	%rd473, %rd472, 2;
	add.s64 	%rd474, %rd340, %rd473;
	st.global.f32 	[%rd474], %f219;
	add.s64 	%rd475, %rd463, %rd370;
	add.s64 	%rd476, %rd475, %rd355;
	shl.b64 	%rd477, %rd476, 2;
	add.s64 	%rd478, %rd340, %rd477;
	ld.local.v4.f32 	{%f224, %f225, %f226, %f227}, [%rd574+128];
	st.global.f32 	[%rd478], %f224;
	add.s64 	%rd479, %rd476, %rd71;
	shl.b64 	%rd480, %rd479, 2;
	add.s64 	%rd481, %rd340, %rd480;
	st.global.f32 	[%rd481], %f225;
	add.s64 	%rd482, %rd479, %rd71;
	shl.b64 	%rd483, %rd482, 2;
	add.s64 	%rd484, %rd340, %rd483;
	st.global.f32 	[%rd484], %f226;
	add.s64 	%rd485, %rd482, %rd71;
	shl.b64 	%rd486, %rd485, 2;
	add.s64 	%rd487, %rd340, %rd486;
	st.global.f32 	[%rd487], %f227;
	add.s64 	%rd488, %rd476, %rd370;
	add.s64 	%rd489, %rd488, %rd355;
	shl.b64 	%rd490, %rd489, 2;
	add.s64 	%rd491, %rd340, %rd490;
	ld.local.v4.f32 	{%f232, %f233, %f234, %f235}, [%rd574+144];
	st.global.f32 	[%rd491], %f232;
	add.s64 	%rd492, %rd489, %rd71;
	shl.b64 	%rd493, %rd492, 2;
	add.s64 	%rd494, %rd340, %rd493;
	st.global.f32 	[%rd494], %f233;
	add.s64 	%rd495, %rd492, %rd71;
	shl.b64 	%rd496, %rd495, 2;
	add.s64 	%rd497, %rd340, %rd496;
	st.global.f32 	[%rd497], %f234;
	add.s64 	%rd498, %rd495, %rd71;
	shl.b64 	%rd499, %rd498, 2;
	add.s64 	%rd500, %rd340, %rd499;
	st.global.f32 	[%rd500], %f235;
	add.s64 	%rd501, %rd489, %rd370;
	add.s64 	%rd502, %rd501, %rd355;
	shl.b64 	%rd503, %rd502, 2;
	add.s64 	%rd504, %rd340, %rd503;
	ld.local.v4.f32 	{%f240, %f241, %f242, %f243}, [%rd574+160];
	st.global.f32 	[%rd504], %f240;
	add.s64 	%rd505, %rd502, %rd71;
	shl.b64 	%rd506, %rd505, 2;
	add.s64 	%rd507, %rd340, %rd506;
	st.global.f32 	[%rd507], %f241;
	add.s64 	%rd508, %rd505, %rd71;
	shl.b64 	%rd509, %rd508, 2;
	add.s64 	%rd510, %rd340, %rd509;
	st.global.f32 	[%rd510], %f242;
	add.s64 	%rd511, %rd508, %rd71;
	shl.b64 	%rd512, %rd511, 2;
	add.s64 	%rd513, %rd340, %rd512;
	st.global.f32 	[%rd513], %f243;
	add.s64 	%rd514, %rd502, %rd370;
	add.s64 	%rd515, %rd514, %rd357;
	shl.b64 	%rd516, %rd515, 2;
	add.s64 	%rd517, %rd340, %rd516;
	ld.local.v4.f32 	{%f248, %f249, %f250, %f251}, [%rd574+176];
	st.global.f32 	[%rd517], %f248;
	add.s64 	%rd518, %rd515, %rd71;
	shl.b64 	%rd519, %rd518, 2;
	add.s64 	%rd520, %rd340, %rd519;
	st.global.f32 	[%rd520], %f249;
	add.s64 	%rd521, %rd518, %rd71;
	shl.b64 	%rd522, %rd521, 2;
	add.s64 	%rd523, %rd340, %rd522;
	st.global.f32 	[%rd523], %f250;
	add.s64 	%rd524, %rd521, %rd71;
	shl.b64 	%rd525, %rd524, 2;
	add.s64 	%rd526, %rd340, %rd525;
	st.global.f32 	[%rd526], %f251;
	add.s64 	%rd527, %rd515, %rd370;
	add.s64 	%rd528, %rd527, %rd355;
	shl.b64 	%rd529, %rd528, 2;
	add.s64 	%rd530, %rd340, %rd529;
	ld.local.v4.f32 	{%f256, %f257, %f258, %f259}, [%rd574+192];
	st.global.f32 	[%rd530], %f256;
	add.s64 	%rd531, %rd528, %rd71;
	shl.b64 	%rd532, %rd531, 2;
	add.s64 	%rd533, %rd340, %rd532;
	st.global.f32 	[%rd533], %f257;
	add.s64 	%rd534, %rd531, %rd71;
	shl.b64 	%rd535, %rd534, 2;
	add.s64 	%rd536, %rd340, %rd535;
	st.global.f32 	[%rd536], %f258;
	add.s64 	%rd537, %rd534, %rd71;
	shl.b64 	%rd538, %rd537, 2;
	add.s64 	%rd539, %rd340, %rd538;
	st.global.f32 	[%rd539], %f259;
	add.s64 	%rd540, %rd528, %rd370;
	add.s64 	%rd541, %rd540, %rd355;
	shl.b64 	%rd542, %rd541, 2;
	add.s64 	%rd543, %rd340, %rd542;
	ld.local.v4.f32 	{%f264, %f265, %f266, %f267}, [%rd574+208];
	st.global.f32 	[%rd543], %f264;
	add.s64 	%rd544, %rd541, %rd71;
	shl.b64 	%rd545, %rd544, 2;
	add.s64 	%rd546, %rd340, %rd545;
	st.global.f32 	[%rd546], %f265;
	add.s64 	%rd547, %rd544, %rd71;
	shl.b64 	%rd548, %rd547, 2;
	add.s64 	%rd549, %rd340, %rd548;
	st.global.f32 	[%rd549], %f266;
	add.s64 	%rd550, %rd547, %rd71;
	shl.b64 	%rd551, %rd550, 2;
	add.s64 	%rd552, %rd340, %rd551;
	st.global.f32 	[%rd552], %f267;
	add.s64 	%rd553, %rd541, %rd370;
	add.s64 	%rd554, %rd553, %rd355;
	shl.b64 	%rd555, %rd554, 2;
	add.s64 	%rd556, %rd340, %rd555;
	ld.local.v4.f32 	{%f272, %f273, %f274, %f275}, [%rd574+224];
	st.global.f32 	[%rd556], %f272;
	add.s64 	%rd557, %rd554, %rd71;
	shl.b64 	%rd558, %rd557, 2;
	add.s64 	%rd559, %rd340, %rd558;
	st.global.f32 	[%rd559], %f273;
	add.s64 	%rd560, %rd557, %rd71;
	shl.b64 	%rd561, %rd560, 2;
	add.s64 	%rd562, %rd340, %rd561;
	st.global.f32 	[%rd562], %f274;
	add.s64 	%rd563, %rd560, %rd71;
	shl.b64 	%rd564, %rd563, 2;
	add.s64 	%rd565, %rd340, %rd564;
	st.global.f32 	[%rd565], %f275;
	bra.uni 	BB12_68;

BB12_51:
	ld.param.u32 	%r1795, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r1794, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r1793, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2];
	setp.gt.u32	%p37, %r376, %r1793;
	sub.s32 	%r1761, %r1793, %r373;
	selp.b32	%r379, %r1761, 4, %p37;
	sub.s32 	%r1762, %r1794, %r374;
	setp.gt.u32	%p38, %r377, %r1794;
	selp.b32	%r380, %r1762, 4, %p38;
	sub.s32 	%r1763, %r1795, %r375;
	setp.gt.u32	%p39, %r378, %r1795;
	selp.b32	%r381, %r1763, 4, %p39;
	setp.eq.s32	%p40, %r381, 0;
	@%p40 bra 	BB12_68;

	ld.param.u32 	%r1804, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r1803, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r1797, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r1796, [_ZN5cuZFP11cudaDecode3IfLi64EEEvPyPT_5uint34int3S4_j_param_3];
	add.u64 	%rd84, %SPL, 256;
	mul.lo.s32 	%r1765, %r380, %r1803;
	sub.s32 	%r1766, %r1804, %r1765;
	cvt.s64.s32	%rd75, %r1766;
	mov.u32 	%r1767, 4;
	sub.s32 	%r1768, %r1767, %r380;
	shl.b32 	%r1769, %r1768, 2;
	cvt.s64.s32	%rd76, %r1769;
	mul.lo.s32 	%r1770, %r379, %r1796;
	sub.s32 	%r1771, %r1803, %r1770;
	cvt.s64.s32	%rd77, %r1771;
	sub.s32 	%r1772, %r1767, %r379;
	cvt.s64.s32	%rd78, %r1772;
	mov.u32 	%r1773, -5;
	sub.s32 	%r1774, %r1773, %r373;
	not.b32 	%r1775, %r1797;
	max.u32 	%r1776, %r1775, %r1774;
	not.b32 	%r1777, %r1776;
	sub.s32 	%r382, %r1777, %r373;
	and.b32  	%r383, %r382, 3;
	mul.wide.s32 	%rd79, %r1796, 16;
	mul.wide.s32 	%rd80, %r1796, 4;
	mov.u32 	%r1764, 0;
	shl.b64 	%rd352, %rd75, 2;
	shl.b64 	%rd353, %rd76, 2;
	shl.b64 	%rd350, %rd77, 2;
	shl.b64 	%rd351, %rd78, 2;
	mov.u32 	%r1958, %r1764;

BB12_53:
	setp.eq.s32	%p41, %r380, 0;
	mov.u32 	%r1959, %r1764;
	@%p41 bra 	BB12_66;

BB12_54:
	setp.eq.s32	%p42, %r379, 0;
	@%p42 bra 	BB12_55;
	bra.uni 	BB12_56;

BB12_55:
	mov.u64 	%rd618, %rd83;
	mov.u64 	%rd619, %rd84;
	bra.uni 	BB12_65;

BB12_56:
	setp.eq.s32	%p43, %r383, 0;
	mov.u64 	%rd619, 0;
	mov.u32 	%r1963, 0;
	@%p43 bra 	BB12_57;
	bra.uni 	BB12_58;

BB12_57:
	mov.u64 	%rd618, %rd619;
	bra.uni 	BB12_63;

BB12_58:
	setp.eq.s32	%p44, %r383, 1;
	mov.u32 	%r1961, 0;
	@%p44 bra 	BB12_62;

	setp.eq.s32	%p45, %r383, 2;
	mov.u32 	%r1961, 1;
	@%p45 bra 	BB12_61;

	ld.local.f32 	%f145, [%rd84];
	st.global.f32 	[%rd83], %f145;
	shl.b64 	%rd344, %rd71, 2;
	add.s64 	%rd83, %rd83, %rd344;
	add.s64 	%rd84, %rd84, 4;
	mov.u32 	%r1961, 2;

BB12_61:
	ld.local.f32 	%f146, [%rd84];
	st.global.f32 	[%rd83], %f146;
	shl.b64 	%rd345, %rd71, 2;
	add.s64 	%rd83, %rd83, %rd345;
	add.s64 	%rd84, %rd84, 4;

BB12_62:
	ld.local.f32 	%f147, [%rd84];
	st.global.f32 	[%rd83], %f147;
	add.s32 	%r1963, %r1961, 1;
	shl.b64 	%rd346, %rd71, 2;
	add.s64 	%rd83, %rd83, %rd346;
	add.s64 	%rd84, %rd84, 4;
	mov.u64 	%rd619, %rd84;
	mov.u64 	%rd618, %rd83;

BB12_63:
	setp.lt.u32	%p46, %r382, 4;
	@%p46 bra 	BB12_65;

BB12_64:
	ld.local.f32 	%f148, [%rd84];
	ld.local.f32 	%f149, [%rd84+4];
	ld.local.f32 	%f150, [%rd84+8];
	ld.local.f32 	%f151, [%rd84+12];
	st.global.f32 	[%rd83], %f148;
	add.s64 	%rd347, %rd83, %rd80;
	st.global.f32 	[%rd347], %f149;
	add.s64 	%rd348, %rd347, %rd80;
	st.global.f32 	[%rd348], %f150;
	add.s64 	%rd349, %rd348, %rd80;
	st.global.f32 	[%rd349], %f151;
	add.s64 	%rd84, %rd84, 16;
	add.s64 	%rd618, %rd83, %rd79;
	add.s32 	%r1963, %r1963, 4;
	setp.lt.u32	%p47, %r1963, %r379;
	add.s64 	%rd83, %rd349, %rd80;
	mov.u64 	%rd619, %rd84;
	@%p47 bra 	BB12_64;

BB12_65:
	add.s64 	%rd83, %rd618, %rd350;
	add.s64 	%rd84, %rd619, %rd351;
	add.s32 	%r1959, %r1959, 1;
	setp.lt.u32	%p48, %r1959, %r380;
	@%p48 bra 	BB12_54;

BB12_66:
	add.s64 	%rd83, %rd83, %rd352;
	add.s64 	%rd84, %rd84, %rd353;
	add.s32 	%r1958, %r1958, 1;
	setp.lt.u32	%p49, %r1958, %r381;
	@%p49 bra 	BB12_53;

BB12_68:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj
.visible .entry _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj(
	.param .u64 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_1,
	.param .u32 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_2,
	.param .u32 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_3,
	.param .u32 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_4,
	.param .u32 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_5,
	.param .u32 _ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_6
)
{
	.local .align 16 .b8 	__local_depot13[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<231>;
	.reg .b64 	%rd<189>;


	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd72, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_0];
	cvta.to.global.u64 	%rd1, %rd72;
	add.u64 	%rd73, %SP, 16;
	mov.u32 	%r73, %ctaid.z;
	mov.u32 	%r74, %nctaid.y;
	mov.u32 	%r75, %ctaid.y;
	mad.lo.s32 	%r76, %r73, %r74, %r75;
	mov.u32 	%r77, %nctaid.x;
	mov.u32 	%r78, %ctaid.x;
	mad.lo.s32 	%r79, %r76, %r77, %r78;
	mov.u32 	%r80, %ntid.x;
	mul.wide.u32 	%rd74, %r79, %r80;
	mov.u32 	%r81, %tid.x;
	cvt.u64.u32	%rd75, %r81;
	add.s64 	%rd3, %rd74, %rd75;
	ld.param.u32 	%rd76, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_5];
	setp.ge.u64	%p5, %rd3, %rd76;
	@%p5 bra 	BB13_52;

	ld.param.u32 	%r197, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_6];
	cvt.u32.u64	%r82, %rd3;
	mul.lo.s32 	%r83, %r82, %r197;
	cvt.s64.s32	%rd77, %r83;
	shr.s64 	%rd4, %rd77, 6;
	shl.b64 	%rd78, %rd4, 3;
	add.s64 	%rd174, %rd1, %rd78;
	and.b32  	%r84, %r83, 63;
	ld.global.u64 	%rd79, [%rd174];
	shr.u64 	%rd6, %rd79, %r84;
	cvta.to.local.u64 	%rd81, %rd73;
	mov.f32 	%f5, 0f00000000;
	st.local.v4.f32 	[%rd81], {%f5, %f5, %f5, %f5};
	add.s32 	%r198, %r84, 1;
	setp.gt.u32	%p6, %r198, 63;
	@%p6 bra 	BB13_3;
	bra.uni 	BB13_2;

BB13_3:
	ld.param.u64 	%rd159, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_0];
	cvta.to.global.u64 	%rd158, %rd159;
	add.s64 	%rd83, %rd78, %rd158;
	add.s64 	%rd8, %rd83, 8;
	ld.global.u64 	%rd160, [%rd174+8];
	mov.u32 	%r198, 0;
	mov.u64 	%rd174, %rd8;
	bra.uni 	BB13_4;

BB13_2:
	shr.u64 	%rd160, %rd6, 1;

BB13_4:
	and.b64  	%rd84, %rd6, 1;
	setp.eq.b64	%p7, %rd84, 1;
	@!%p7 bra 	BB13_39;
	bra.uni 	BB13_5;

BB13_5:
	mov.u32 	%r86, 64;
	sub.s32 	%r87, %r86, %r198;
	mov.u32 	%r88, 8;
	min.u32 	%r3, %r87, %r88;
	setp.lt.u32	%p8, %r87, 9;
	@%p8 bra 	BB13_7;
	bra.uni 	BB13_6;

BB13_7:
	cvt.u64.u32	%rd148, %r3;
	cvt.u32.u64	%r91, %rd148;
	add.s64 	%rd14, %rd174, 8;
	ld.global.u64 	%rd162, [%rd174+8];
	sub.s32 	%r200, %r88, %r91;
	mov.u32 	%r199, 0;
	mov.u64 	%rd174, %rd14;
	bra.uni 	BB13_8;

BB13_6:
	shr.u64 	%rd162, %rd160, 8;
	add.s32 	%r199, %r3, %r198;
	mov.u32 	%r200, 0;

BB13_8:
	cvt.u64.u32	%rd147, %r3;
	ld.param.u32 	%r194, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_6];
	mov.u64 	%rd85, 1;
	shl.b64 	%rd86, %rd85, %r200;
	add.s64 	%rd87, %rd86, -1;
	and.b64  	%rd88, %rd87, %rd162;
	cvt.u32.u64	%r103, %rd147;
	shl.b64 	%rd89, %rd88, %r103;
	shr.u64 	%rd173, %rd162, %r200;
	add.s32 	%r217, %r200, %r199;
	shl.b64 	%rd90, %rd85, %r103;
	add.s64 	%rd91, %rd90, 4294967295;
	and.b64  	%rd92, %rd91, %rd160;
	add.s64 	%rd93, %rd92, %rd89;
	add.s32 	%r212, %r194, -9;
	setp.eq.s32	%p9, %r212, 0;
	mov.u32 	%r223, 0;
	@%p9 bra 	BB13_9;

	mov.u32 	%r205, 31;
	mov.u32 	%r201, %r223;
	mov.u32 	%r202, %r223;
	mov.u32 	%r203, %r223;
	mov.u32 	%r204, %r223;
	mov.u32 	%r213, %r223;

BB13_11:
	min.u32 	%r18, %r213, %r212;
	sub.s32 	%r106, %r86, %r217;
	min.u32 	%r107, %r106, %r18;
	cvt.u64.u32	%rd22, %r107;
	shr.u64 	%rd166, %rd173, %r18;
	add.s32 	%r209, %r107, %r217;
	setp.lt.u32	%p10, %r18, %r106;
	@%p10 bra 	BB13_12;
	bra.uni 	BB13_13;

BB13_12:
	mov.u32 	%r210, %r223;
	bra.uni 	BB13_14;

BB13_13:
	cvt.u32.u64	%r109, %rd22;
	add.s64 	%rd24, %rd174, 8;
	ld.global.u64 	%rd166, [%rd174+8];
	sub.s32 	%r210, %r18, %r109;
	mov.u32 	%r209, 0;
	mov.u64 	%rd174, %rd24;

BB13_14:
	shl.b64 	%rd95, %rd85, %r210;
	add.s64 	%rd96, %rd95, -1;
	and.b64  	%rd97, %rd96, %rd166;
	cvt.u32.u64	%r110, %rd22;
	shl.b64 	%rd98, %rd97, %r110;
	shl.b64 	%rd99, %rd85, %r110;
	add.s64 	%rd100, %rd99, -1;
	and.b64  	%rd101, %rd100, %rd173;
	add.s64 	%rd170, %rd98, %rd101;
	shr.u64 	%rd168, %rd166, %r210;
	add.s32 	%r217, %r210, %r209;
	sub.s32 	%r212, %r212, %r18;
	bra.uni 	BB13_15;

BB13_35:
	add.s32 	%r213, %r44, 1;
	add.s32 	%r127, %r213, -1;
	shl.b64 	%rd105, %rd85, %r127;
	add.s64 	%rd170, %rd105, %rd170;

BB13_15:
	setp.eq.s32	%p12, %r212, 0;
	setp.gt.u32	%p13, %r213, 3;
	mov.pred 	%p35, 0;
	or.pred  	%p14, %p13, %p12;
	@%p14 bra 	BB13_16;

	add.s32 	%r217, %r217, 1;
	setp.gt.u32	%p15, %r217, 63;
	@%p15 bra 	BB13_19;
	bra.uni 	BB13_18;

BB13_19:
	add.s64 	%rd34, %rd174, 8;
	ld.global.u64 	%rd173, [%rd174+8];
	mov.u32 	%r217, 0;
	mov.u64 	%rd174, %rd34;
	bra.uni 	BB13_20;

BB13_16:
	mov.u64 	%rd173, %rd168;
	bra.uni 	BB13_21;

BB13_18:
	shr.u64 	%rd173, %rd168, 1;

BB13_20:
	and.b64  	%rd102, %rd168, 1;
	setp.eq.b64	%p35, %rd102, 1;
	add.s32 	%r212, %r212, -1;

BB13_21:
	@%p35 bra 	BB13_22;
	bra.uni 	BB13_26;

BB13_22:
	mov.u64 	%rd168, %rd173;

BB13_23:
	mov.u32 	%r44, %r213;
	setp.eq.s32	%p20, %r212, 0;
	setp.gt.u32	%p21, %r44, 2;
	mov.pred 	%p36, 0;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	BB13_34;

	add.s32 	%r217, %r217, 1;
	setp.gt.u32	%p23, %r217, 63;
	@%p23 bra 	BB13_32;
	bra.uni 	BB13_25;

BB13_32:
	add.s64 	%rd43, %rd174, 8;
	ld.global.u64 	%rd177, [%rd174+8];
	mov.u32 	%r217, 0;
	mov.u64 	%rd174, %rd43;
	bra.uni 	BB13_33;

BB13_25:
	shr.u64 	%rd177, %rd168, 1;

BB13_33:
	and.b64  	%rd103, %rd168, 1;
	setp.eq.b64	%p24, %rd103, 1;
	not.pred 	%p36, %p24;
	add.s32 	%r212, %r212, -1;
	mov.u64 	%rd168, %rd177;

BB13_34:
	add.s32 	%r213, %r44, 1;
	@%p36 bra 	BB13_23;
	bra.uni 	BB13_35;

BB13_26:
	cvt.u32.u64	%r112, %rd170;
	and.b32  	%r113, %r112, 1;
	shl.b32 	%r114, %r113, %r205;
	add.s32 	%r204, %r204, %r114;
	bfe.u32 	%r115, %r112, 1, 1;
	shl.b32 	%r116, %r115, %r205;
	add.s32 	%r203, %r203, %r116;
	bfe.u32 	%r117, %r112, 2, 1;
	shl.b32 	%r118, %r117, %r205;
	add.s32 	%r202, %r202, %r118;
	bfe.u32 	%r119, %r112, 3, 1;
	shl.b32 	%r120, %r119, %r205;
	add.s32 	%r201, %r201, %r120;
	setp.ne.s32	%p16, %r212, 0;
	selp.b32	%r121, -1, 0, %p16;
	add.s32 	%r37, %r121, %r205;
	setp.ne.s32	%p17, %r205, 0;
	and.pred  	%p18, %p17, %p16;
	mov.u32 	%r205, %r37;
	@%p18 bra 	BB13_11;

	xor.b32  	%r122, %r204, -1431655766;
	add.s32 	%r226, %r122, 1431655766;
	xor.b32  	%r123, %r203, -1431655766;
	add.s32 	%r225, %r123, 1431655766;
	xor.b32  	%r124, %r202, -1431655766;
	add.s32 	%r224, %r124, 1431655766;
	xor.b32  	%r125, %r201, -1431655766;
	add.s32 	%r223, %r125, 1431655766;
	bra.uni 	BB13_28;

BB13_9:
	mov.u32 	%r224, %r223;
	mov.u32 	%r225, %r223;
	mov.u32 	%r226, %r223;

BB13_28:
	add.s64 	%rd149, %rd93, 4294967169;
	ld.const.u8 	%r128, [c_perm_1];
	mul.wide.u32 	%rd106, %r128, 4;
	add.u64 	%rd108, %SPL, 0;
	add.s64 	%rd109, %rd108, %rd106;
	st.local.u32 	[%rd109], %r226;
	ld.const.u8 	%r129, [c_perm_1+1];
	mul.wide.u32 	%rd110, %r129, 4;
	add.s64 	%rd111, %rd108, %rd110;
	st.local.u32 	[%rd111], %r225;
	ld.const.u8 	%r130, [c_perm_1+2];
	mul.wide.u32 	%rd112, %r130, 4;
	add.s64 	%rd113, %rd108, %rd112;
	st.local.u32 	[%rd113], %r224;
	ld.const.u8 	%r131, [c_perm_1+3];
	mul.wide.u32 	%rd114, %r131, 4;
	add.s64 	%rd115, %rd108, %rd114;
	st.local.u32 	[%rd115], %r223;
	ld.local.v4.u32 	{%r132, %r133, %r134, %r135}, [%rd108];
	shr.s32 	%r140, %r135, 1;
	add.s32 	%r141, %r140, %r133;
	shr.s32 	%r142, %r141, 1;
	sub.s32 	%r143, %r135, %r142;
	add.s32 	%r144, %r143, %r141;
	shl.b32 	%r145, %r143, 1;
	sub.s32 	%r146, %r145, %r144;
	add.s32 	%r147, %r134, %r132;
	shl.b32 	%r148, %r132, 1;
	sub.s32 	%r149, %r148, %r147;
	add.s32 	%r55, %r144, %r147;
	shl.b32 	%r150, %r147, 1;
	sub.s32 	%r56, %r150, %r55;
	add.s32 	%r57, %r146, %r149;
	shl.b32 	%r151, %r149, 1;
	sub.s32 	%r58, %r151, %r57;
	st.local.v4.u32 	[%rd108], {%r58, %r55, %r56, %r57};
	cvt.u32.u64	%r152, %rd149;
	add.s32 	%r59, %r152, -30;
	setp.eq.s32	%p25, %r59, 0;
	mov.f32 	%f41, 0f3F800000;
	@%p25 bra 	BB13_38;

	abs.s32 	%r60, %r59;
	setp.lt.s32	%p26, %r60, 126;
	@%p26 bra 	BB13_37;
	bra.uni 	BB13_30;

BB13_37:
	cvt.rn.f32.s32	%f17, %r59;
	ex2.approx.ftz.f32 	%f41, %f17;
	bra.uni 	BB13_38;

BB13_30:
	setp.lt.s32	%p27, %r60, 252;
	@%p27 bra 	BB13_36;
	bra.uni 	BB13_31;

BB13_36:
	shr.u32 	%r158, %r59, 31;
	add.s32 	%r159, %r59, %r158;
	shr.s32 	%r160, %r159, 1;
	cvt.rn.f32.s32	%f13, %r160;
	ex2.approx.ftz.f32 	%f14, %f13;
	sub.s32 	%r161, %r59, %r160;
	cvt.rn.f32.s32	%f15, %r161;
	ex2.approx.ftz.f32 	%f16, %f15;
	mul.f32 	%f41, %f14, %f16;
	bra.uni 	BB13_38;

BB13_31:
	shr.s32 	%r153, %r59, 31;
	shr.u32 	%r154, %r153, 30;
	add.s32 	%r155, %r59, %r154;
	shr.s32 	%r156, %r155, 2;
	cvt.rn.f32.s32	%f7, %r156;
	ex2.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, %f8;
	mul.f32 	%f10, %f8, %f9;
	mad.lo.s32 	%r157, %r156, -3, %r59;
	cvt.rn.f32.s32	%f11, %r157;
	ex2.approx.ftz.f32 	%f12, %f11;
	mul.f32 	%f41, %f12, %f10;

BB13_38:
	add.u64 	%rd143, %SPL, 16;
	cvt.rn.f32.s32	%f18, %r58;
	cvt.rn.f32.s32	%f19, %r55;
	cvt.rn.f32.s32	%f20, %r56;
	cvt.rn.f32.s32	%f21, %r57;
	mul.f32 	%f22, %f41, %f21;
	mul.f32 	%f23, %f41, %f20;
	mul.f32 	%f24, %f41, %f19;
	mul.f32 	%f25, %f41, %f18;
	st.local.v4.f32 	[%rd143], {%f25, %f24, %f23, %f22};

BB13_39:
	ld.param.u64 	%rd142, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_1];
	ld.param.u32 	%r189, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_2];
	ld.param.u32 	%r188, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_3];
	mov.u32 	%r187, %ctaid.y;
	mov.u32 	%r186, %nctaid.y;
	mov.u32 	%r185, %ctaid.z;
	mov.u32 	%r184, %ctaid.x;
	mov.u32 	%r183, %nctaid.x;
	mad.lo.s32 	%r182, %r185, %r186, %r187;
	mov.u32 	%r181, %ntid.x;
	mad.lo.s32 	%r180, %r182, %r183, %r184;
	mov.u32 	%r179, %tid.x;
	cvt.u64.u32	%rd141, %r179;
	mul.wide.u32 	%rd140, %r180, %r181;
	add.s64 	%rd139, %rd140, %rd141;
	shl.b64 	%rd121, %rd139, 2;
	cvt.u32.u64	%r171, %rd121;
	and.b64  	%rd122, %rd121, 4294967292;
	cvt.s64.s32	%rd50, %r188;
	mul.lo.s64 	%rd51, %rd122, %rd50;
	add.s32 	%r172, %r171, 4;
	setp.gt.u32	%p28, %r172, %r189;
	cvta.to.global.u64 	%rd123, %rd142;
	shl.b64 	%rd124, %rd51, 2;
	add.s64 	%rd52, %rd123, %rd124;
	@%p28 bra 	BB13_41;
	bra.uni 	BB13_40;

BB13_41:
	ld.param.u32 	%r192, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_4];
	ld.param.u32 	%r191, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_2];
	add.s32 	%r173, %r191, 4;
	sub.s32 	%r61, %r173, %r192;
	setp.eq.s32	%p29, %r173, %r192;
	@%p29 bra 	BB13_52;

	add.u64 	%rd188, %SPL, 16;
	mov.u32 	%r228, 1;
	max.u32 	%r62, %r61, %r228;
	and.b32  	%r177, %r62, 3;
	mov.u32 	%r230, 0;
	setp.eq.s32	%p30, %r177, 0;
	@%p30 bra 	BB13_49;

	add.u64 	%rd184, %SPL, 16;
	setp.eq.s32	%p31, %r177, 1;
	@%p31 bra 	BB13_44;
	bra.uni 	BB13_45;

BB13_44:
	mov.u32 	%r228, %r230;
	bra.uni 	BB13_48;

BB13_40:
	add.u64 	%rd145, %SPL, 16;
	ld.param.u32 	%r190, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_3];
	ld.local.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd145];
	st.global.f32 	[%rd52], %f26;
	mul.wide.s32 	%rd127, %r190, 4;
	add.s64 	%rd128, %rd52, %rd127;
	st.global.f32 	[%rd128], %f27;
	add.s64 	%rd129, %rd128, %rd127;
	st.global.f32 	[%rd129], %f28;
	add.s64 	%rd130, %rd129, %rd127;
	st.global.f32 	[%rd130], %f29;
	bra.uni 	BB13_52;

BB13_45:
	add.u64 	%rd182, %SPL, 16;
	setp.eq.s32	%p32, %r177, 2;
	@%p32 bra 	BB13_47;

	add.u64 	%rd156, %SPL, 16;
	ld.local.f32 	%f34, [%rd156];
	st.global.f32 	[%rd52], %f34;
	add.s64 	%rd182, %rd156, 4;
	add.s64 	%rd132, %rd51, %rd50;
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd52, %rd123, %rd133;
	mov.u32 	%r228, 2;

BB13_47:
	ld.local.f32 	%f35, [%rd182];
	st.global.f32 	[%rd52], %f35;
	add.s64 	%rd184, %rd182, 4;
	shl.b64 	%rd134, %rd50, 2;
	add.s64 	%rd52, %rd52, %rd134;

BB13_48:
	ld.local.f32 	%f36, [%rd184];
	st.global.f32 	[%rd52], %f36;
	add.s64 	%rd188, %rd184, 4;
	add.s32 	%r230, %r228, 1;
	shl.b64 	%rd135, %rd50, 2;
	add.s64 	%rd52, %rd52, %rd135;

BB13_49:
	setp.lt.u32	%p33, %r62, 4;
	@%p33 bra 	BB13_52;

	ld.param.u32 	%r193, [_ZN5cuZFP11cudaDecode1IfEEvPyPT_jijjj_param_3];
	mul.wide.s32 	%rd66, %r193, 4;

BB13_51:
	ld.local.f32 	%f37, [%rd188];
	ld.local.f32 	%f38, [%rd188+4];
	ld.local.f32 	%f39, [%rd188+8];
	ld.local.f32 	%f40, [%rd188+12];
	st.global.f32 	[%rd52], %f37;
	add.s64 	%rd136, %rd52, %rd66;
	st.global.f32 	[%rd136], %f38;
	add.s64 	%rd137, %rd136, %rd66;
	st.global.f32 	[%rd137], %f39;
	add.s64 	%rd138, %rd137, %rd66;
	add.s64 	%rd52, %rd138, %rd66;
	st.global.f32 	[%rd138], %f40;
	add.s64 	%rd188, %rd188, 16;
	add.s32 	%r230, %r230, 4;
	setp.lt.u32	%p34, %r230, %r61;
	@%p34 bra 	BB13_51;

BB13_52:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j
.visible .entry _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_1,
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_2[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_4[8],
	.param .u32 _ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot14[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<46>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<565>;
	.reg .b64 	%rd<309>;


	mov.u64 	%SPL, __local_depot14;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd100, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_0];
	ld.param.v2.u32 	{%r151, %r152}, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_2];
	ld.param.v2.u32 	{%r153, %r154}, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_3];
	ld.param.v2.u32 	{%r155, %r156}, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_4];
	ld.param.u32 	%r150, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_5];
	cvta.to.global.u64 	%rd1, %rd100;
	add.u64 	%rd101, %SP, 64;
	mov.u32 	%r157, %ctaid.z;
	mov.u32 	%r158, %nctaid.y;
	mov.u32 	%r159, %ctaid.y;
	mad.lo.s32 	%r160, %r157, %r158, %r159;
	mov.u32 	%r161, %nctaid.x;
	mov.u32 	%r162, %ctaid.x;
	mad.lo.s32 	%r163, %r160, %r161, %r162;
	mov.u32 	%r164, %ntid.x;
	mul.wide.u32 	%rd102, %r163, %r164;
	mov.u32 	%r165, %tid.x;
	cvt.u64.u32	%rd103, %r165;
	add.s64 	%rd3, %rd102, %rd103;
	mul.lo.s32 	%r166, %r155, %r156;
	shr.u32 	%r167, %r166, 4;
	cvt.u64.u32	%rd104, %r167;
	setp.ge.u64	%p5, %rd3, %rd104;
	@%p5 bra 	BB14_63;

	cvt.u32.u64	%r169, %rd3;
	mul.lo.s32 	%r170, %r169, %r150;
	cvt.s64.s32	%rd105, %r170;
	shr.s64 	%rd4, %rd105, 6;
	shl.b64 	%rd106, %rd4, 3;
	add.s64 	%rd284, %rd1, %rd106;
	and.b32  	%r7, %r170, 63;
	ld.global.u64 	%rd107, [%rd284];
	shr.u64 	%rd6, %rd107, %r7;
	cvta.to.local.u64 	%rd270, %rd101;
	mov.u32 	%r168, 0;
	mov.u32 	%r506, %r168;

BB14_2:
	st.local.u32 	[%rd270], %r168;
	add.s64 	%rd270, %rd270, 4;
	add.s32 	%r506, %r506, 1;
	setp.lt.u32	%p6, %r506, 16;
	@%p6 bra 	BB14_2;

	ld.param.u32 	%r504, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_5];
	cvt.u32.u64	%r503, %rd3;
	mul.lo.s32 	%r502, %r503, %r504;
	and.b32  	%r501, %r502, 63;
	add.s32 	%r507, %r501, 1;
	setp.gt.u32	%p7, %r507, 63;
	@%p7 bra 	BB14_5;
	bra.uni 	BB14_4;

BB14_5:
	ld.param.u64 	%rd269, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_0];
	cvta.to.global.u64 	%rd268, %rd269;
	add.s64 	%rd110, %rd106, %rd268;
	add.s64 	%rd11, %rd110, 8;
	ld.global.u64 	%rd272, [%rd284+8];
	mov.u32 	%r507, 0;
	mov.u64 	%rd284, %rd11;
	bra.uni 	BB14_6;

BB14_4:
	shr.u64 	%rd272, %rd6, 1;

BB14_6:
	and.b64  	%rd111, %rd6, 1;
	setp.eq.b64	%p8, %rd111, 1;
	@!%p8 bra 	BB14_41;
	bra.uni 	BB14_7;

BB14_7:
	mov.u32 	%r173, 64;
	sub.s32 	%r174, %r173, %r507;
	mov.u32 	%r175, 8;
	min.u32 	%r12, %r174, %r175;
	cvt.u64.u32	%rd16, %r12;
	setp.lt.u32	%p9, %r174, 9;
	@%p9 bra 	BB14_9;
	bra.uni 	BB14_8;

BB14_9:
	cvt.u32.u64	%r178, %rd16;
	add.s64 	%rd18, %rd284, 8;
	ld.global.u64 	%rd274, [%rd284+8];
	sub.s32 	%r509, %r175, %r178;
	mov.u32 	%r508, 0;
	mov.u64 	%rd284, %rd18;
	bra.uni 	BB14_10;

BB14_8:
	shr.u64 	%rd274, %rd272, 8;
	add.s32 	%r508, %r12, %r507;
	mov.u32 	%r509, 0;

BB14_10:
	ld.param.u32 	%r500, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_5];
	mov.u64 	%rd112, 1;
	shl.b64 	%rd113, %rd112, %r509;
	add.s64 	%rd114, %rd113, -1;
	and.b64  	%rd115, %rd114, %rd274;
	cvt.u32.u64	%r214, %rd16;
	shl.b64 	%rd116, %rd115, %r214;
	shr.u64 	%rd285, %rd274, %r509;
	add.s32 	%r538, %r509, %r508;
	shl.b64 	%rd117, %rd112, %r214;
	add.s64 	%rd118, %rd117, 4294967295;
	and.b64  	%rd119, %rd118, %rd272;
	add.s64 	%rd120, %rd119, %rd116;
	add.s32 	%r533, %r500, -9;
	setp.eq.s32	%p10, %r533, 0;
	mov.u32 	%r544, 0;
	@%p10 bra 	BB14_11;

	mov.u32 	%r526, 31;
	mov.u32 	%r510, %r544;
	mov.u32 	%r511, %r544;
	mov.u32 	%r512, %r544;
	mov.u32 	%r513, %r544;
	mov.u32 	%r514, %r544;
	mov.u32 	%r515, %r544;
	mov.u32 	%r516, %r544;
	mov.u32 	%r517, %r544;
	mov.u32 	%r518, %r544;
	mov.u32 	%r519, %r544;
	mov.u32 	%r520, %r544;
	mov.u32 	%r521, %r544;
	mov.u32 	%r522, %r544;
	mov.u32 	%r523, %r544;
	mov.u32 	%r524, %r544;
	mov.u32 	%r525, %r544;
	mov.u32 	%r534, %r544;

BB14_13:
	min.u32 	%r39, %r534, %r533;
	sub.s32 	%r217, %r173, %r538;
	min.u32 	%r218, %r217, %r39;
	cvt.u64.u32	%rd26, %r218;
	shr.u64 	%rd278, %rd285, %r39;
	add.s32 	%r530, %r218, %r538;
	setp.lt.u32	%p11, %r39, %r217;
	@%p11 bra 	BB14_14;
	bra.uni 	BB14_15;

BB14_14:
	mov.u32 	%r531, %r544;
	bra.uni 	BB14_16;

BB14_15:
	cvt.u32.u64	%r220, %rd26;
	add.s64 	%rd28, %rd284, 8;
	ld.global.u64 	%rd278, [%rd284+8];
	sub.s32 	%r531, %r39, %r220;
	mov.u32 	%r530, 0;
	mov.u64 	%rd284, %rd28;

BB14_16:
	shl.b64 	%rd122, %rd112, %r531;
	add.s64 	%rd123, %rd122, -1;
	and.b64  	%rd124, %rd123, %rd278;
	cvt.u32.u64	%r221, %rd26;
	shl.b64 	%rd125, %rd124, %r221;
	shl.b64 	%rd126, %rd112, %r221;
	add.s64 	%rd127, %rd126, -1;
	and.b64  	%rd128, %rd127, %rd285;
	add.s64 	%rd281, %rd125, %rd128;
	shr.u64 	%rd280, %rd278, %r531;
	add.s32 	%r538, %r531, %r530;
	sub.s32 	%r533, %r533, %r39;
	bra.uni 	BB14_17;

BB14_37:
	add.s32 	%r534, %r89, 1;
	shl.b64 	%rd132, %rd112, %r89;
	add.s64 	%rd281, %rd132, %rd281;

BB14_17:
	setp.eq.s32	%p13, %r533, 0;
	setp.gt.u32	%p14, %r534, 15;
	mov.pred 	%p44, 0;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB14_18;

	add.s32 	%r538, %r538, 1;
	setp.gt.u32	%p16, %r538, 63;
	@%p16 bra 	BB14_21;
	bra.uni 	BB14_20;

BB14_21:
	add.s64 	%rd38, %rd284, 8;
	ld.global.u64 	%rd285, [%rd284+8];
	mov.u32 	%r538, 0;
	mov.u64 	%rd284, %rd38;
	bra.uni 	BB14_22;

BB14_18:
	mov.u64 	%rd285, %rd280;
	bra.uni 	BB14_23;

BB14_20:
	shr.u64 	%rd285, %rd280, 1;

BB14_22:
	and.b64  	%rd129, %rd280, 1;
	setp.eq.b64	%p44, %rd129, 1;
	add.s32 	%r533, %r533, -1;

BB14_23:
	@%p44 bra 	BB14_24;
	bra.uni 	BB14_28;

BB14_24:
	mov.u64 	%rd280, %rd285;

BB14_25:
	mov.u32 	%r89, %r534;
	setp.eq.s32	%p21, %r533, 0;
	setp.gt.u32	%p22, %r89, 14;
	mov.pred 	%p45, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB14_36;

	add.s32 	%r538, %r538, 1;
	setp.gt.u32	%p24, %r538, 63;
	@%p24 bra 	BB14_34;
	bra.uni 	BB14_27;

BB14_34:
	add.s64 	%rd47, %rd284, 8;
	ld.global.u64 	%rd289, [%rd284+8];
	mov.u32 	%r538, 0;
	mov.u64 	%rd284, %rd47;
	bra.uni 	BB14_35;

BB14_27:
	shr.u64 	%rd289, %rd280, 1;

BB14_35:
	and.b64  	%rd130, %rd280, 1;
	setp.eq.b64	%p25, %rd130, 1;
	not.pred 	%p45, %p25;
	add.s32 	%r533, %r533, -1;
	mov.u64 	%rd280, %rd289;

BB14_36:
	add.s32 	%r534, %r89, 1;
	@%p45 bra 	BB14_25;
	bra.uni 	BB14_37;

BB14_28:
	cvt.u32.u64	%r223, %rd281;
	and.b32  	%r224, %r223, 1;
	shl.b32 	%r225, %r224, %r526;
	add.s32 	%r525, %r525, %r225;
	bfe.u32 	%r226, %r223, 1, 1;
	shl.b32 	%r227, %r226, %r526;
	add.s32 	%r524, %r524, %r227;
	bfe.u32 	%r228, %r223, 2, 1;
	shl.b32 	%r229, %r228, %r526;
	add.s32 	%r523, %r523, %r229;
	bfe.u32 	%r230, %r223, 3, 1;
	shl.b32 	%r231, %r230, %r526;
	add.s32 	%r522, %r522, %r231;
	bfe.u32 	%r232, %r223, 4, 1;
	shl.b32 	%r233, %r232, %r526;
	add.s32 	%r521, %r521, %r233;
	bfe.u32 	%r234, %r223, 5, 1;
	shl.b32 	%r235, %r234, %r526;
	add.s32 	%r520, %r520, %r235;
	bfe.u32 	%r236, %r223, 6, 1;
	shl.b32 	%r237, %r236, %r526;
	add.s32 	%r519, %r519, %r237;
	bfe.u32 	%r238, %r223, 7, 1;
	shl.b32 	%r239, %r238, %r526;
	add.s32 	%r518, %r518, %r239;
	bfe.u32 	%r240, %r223, 8, 1;
	shl.b32 	%r241, %r240, %r526;
	add.s32 	%r517, %r517, %r241;
	bfe.u32 	%r242, %r223, 9, 1;
	shl.b32 	%r243, %r242, %r526;
	add.s32 	%r516, %r516, %r243;
	bfe.u32 	%r244, %r223, 10, 1;
	shl.b32 	%r245, %r244, %r526;
	add.s32 	%r515, %r515, %r245;
	bfe.u32 	%r246, %r223, 11, 1;
	shl.b32 	%r247, %r246, %r526;
	add.s32 	%r514, %r514, %r247;
	bfe.u32 	%r248, %r223, 12, 1;
	shl.b32 	%r249, %r248, %r526;
	add.s32 	%r513, %r513, %r249;
	bfe.u32 	%r250, %r223, 13, 1;
	shl.b32 	%r251, %r250, %r526;
	add.s32 	%r512, %r512, %r251;
	bfe.u32 	%r252, %r223, 14, 1;
	shl.b32 	%r253, %r252, %r526;
	add.s32 	%r511, %r511, %r253;
	bfe.u32 	%r254, %r223, 15, 1;
	shl.b32 	%r255, %r254, %r526;
	add.s32 	%r510, %r510, %r255;
	setp.ne.s32	%p17, %r533, 0;
	selp.b32	%r256, -1, 0, %p17;
	add.s32 	%r70, %r256, %r526;
	setp.ne.s32	%p18, %r526, 0;
	and.pred  	%p19, %p18, %p17;
	mov.u32 	%r526, %r70;
	@%p19 bra 	BB14_13;

	xor.b32  	%r257, %r525, -1431655766;
	add.s32 	%r559, %r257, 1431655766;
	xor.b32  	%r258, %r524, -1431655766;
	add.s32 	%r558, %r258, 1431655766;
	xor.b32  	%r259, %r523, -1431655766;
	add.s32 	%r557, %r259, 1431655766;
	xor.b32  	%r260, %r522, -1431655766;
	add.s32 	%r556, %r260, 1431655766;
	xor.b32  	%r261, %r521, -1431655766;
	add.s32 	%r555, %r261, 1431655766;
	xor.b32  	%r262, %r520, -1431655766;
	add.s32 	%r554, %r262, 1431655766;
	xor.b32  	%r263, %r519, -1431655766;
	add.s32 	%r553, %r263, 1431655766;
	xor.b32  	%r264, %r518, -1431655766;
	add.s32 	%r552, %r264, 1431655766;
	xor.b32  	%r265, %r517, -1431655766;
	add.s32 	%r551, %r265, 1431655766;
	xor.b32  	%r266, %r516, -1431655766;
	add.s32 	%r550, %r266, 1431655766;
	xor.b32  	%r267, %r515, -1431655766;
	add.s32 	%r549, %r267, 1431655766;
	xor.b32  	%r268, %r514, -1431655766;
	add.s32 	%r548, %r268, 1431655766;
	xor.b32  	%r269, %r513, -1431655766;
	add.s32 	%r547, %r269, 1431655766;
	xor.b32  	%r270, %r512, -1431655766;
	add.s32 	%r546, %r270, 1431655766;
	xor.b32  	%r271, %r511, -1431655766;
	add.s32 	%r545, %r271, 1431655766;
	xor.b32  	%r272, %r510, -1431655766;
	add.s32 	%r544, %r272, 1431655766;
	bra.uni 	BB14_30;

BB14_11:
	mov.u32 	%r545, %r544;
	mov.u32 	%r546, %r544;
	mov.u32 	%r547, %r544;
	mov.u32 	%r548, %r544;
	mov.u32 	%r549, %r544;
	mov.u32 	%r550, %r544;
	mov.u32 	%r551, %r544;
	mov.u32 	%r552, %r544;
	mov.u32 	%r553, %r544;
	mov.u32 	%r554, %r544;
	mov.u32 	%r555, %r544;
	mov.u32 	%r556, %r544;
	mov.u32 	%r557, %r544;
	mov.u32 	%r558, %r544;
	mov.u32 	%r559, %r544;

BB14_30:
	add.s64 	%rd259, %rd120, 4294967169;
	ld.const.u8 	%r274, [c_perm_2];
	mul.wide.u32 	%rd133, %r274, 4;
	add.u64 	%rd135, %SPL, 0;
	add.s64 	%rd136, %rd135, %rd133;
	st.local.u32 	[%rd136], %r559;
	ld.const.u8 	%r275, [c_perm_2+1];
	mul.wide.u32 	%rd137, %r275, 4;
	add.s64 	%rd138, %rd135, %rd137;
	st.local.u32 	[%rd138], %r558;
	ld.const.u8 	%r276, [c_perm_2+2];
	mul.wide.u32 	%rd139, %r276, 4;
	add.s64 	%rd140, %rd135, %rd139;
	st.local.u32 	[%rd140], %r557;
	ld.const.u8 	%r277, [c_perm_2+3];
	mul.wide.u32 	%rd141, %r277, 4;
	add.s64 	%rd142, %rd135, %rd141;
	st.local.u32 	[%rd142], %r556;
	ld.const.u8 	%r278, [c_perm_2+4];
	mul.wide.u32 	%rd143, %r278, 4;
	add.s64 	%rd144, %rd135, %rd143;
	st.local.u32 	[%rd144], %r555;
	ld.const.u8 	%r279, [c_perm_2+5];
	mul.wide.u32 	%rd145, %r279, 4;
	add.s64 	%rd146, %rd135, %rd145;
	st.local.u32 	[%rd146], %r554;
	ld.const.u8 	%r280, [c_perm_2+6];
	mul.wide.u32 	%rd147, %r280, 4;
	add.s64 	%rd148, %rd135, %rd147;
	st.local.u32 	[%rd148], %r553;
	ld.const.u8 	%r281, [c_perm_2+7];
	mul.wide.u32 	%rd149, %r281, 4;
	add.s64 	%rd150, %rd135, %rd149;
	st.local.u32 	[%rd150], %r552;
	ld.const.u8 	%r282, [c_perm_2+8];
	mul.wide.u32 	%rd151, %r282, 4;
	add.s64 	%rd152, %rd135, %rd151;
	st.local.u32 	[%rd152], %r551;
	ld.const.u8 	%r283, [c_perm_2+9];
	mul.wide.u32 	%rd153, %r283, 4;
	add.s64 	%rd154, %rd135, %rd153;
	st.local.u32 	[%rd154], %r550;
	ld.const.u8 	%r284, [c_perm_2+10];
	mul.wide.u32 	%rd155, %r284, 4;
	add.s64 	%rd156, %rd135, %rd155;
	st.local.u32 	[%rd156], %r549;
	ld.const.u8 	%r285, [c_perm_2+11];
	mul.wide.u32 	%rd157, %r285, 4;
	add.s64 	%rd158, %rd135, %rd157;
	st.local.u32 	[%rd158], %r548;
	ld.const.u8 	%r286, [c_perm_2+12];
	mul.wide.u32 	%rd159, %r286, 4;
	add.s64 	%rd160, %rd135, %rd159;
	st.local.u32 	[%rd160], %r547;
	ld.const.u8 	%r287, [c_perm_2+13];
	mul.wide.u32 	%rd161, %r287, 4;
	add.s64 	%rd162, %rd135, %rd161;
	st.local.u32 	[%rd162], %r546;
	ld.const.u8 	%r288, [c_perm_2+14];
	mul.wide.u32 	%rd163, %r288, 4;
	add.s64 	%rd164, %rd135, %rd163;
	st.local.u32 	[%rd164], %r545;
	ld.const.u8 	%r289, [c_perm_2+15];
	mul.wide.u32 	%rd165, %r289, 4;
	add.s64 	%rd166, %rd135, %rd165;
	st.local.u32 	[%rd166], %r544;
	ld.local.v4.u32 	{%r290, %r291, %r292, %r293}, [%rd135];
	ld.local.v4.u32 	{%r298, %r299, %r300, %r301}, [%rd135+16];
	ld.local.v4.u32 	{%r306, %r307, %r308, %r309}, [%rd135+32];
	ld.local.v4.u32 	{%r314, %r315, %r316, %r317}, [%rd135+48];
	shr.s32 	%r322, %r314, 1;
	add.s32 	%r323, %r322, %r298;
	shr.s32 	%r324, %r323, 1;
	sub.s32 	%r325, %r314, %r324;
	add.s32 	%r326, %r325, %r323;
	shl.b32 	%r327, %r325, 1;
	sub.s32 	%r328, %r327, %r326;
	add.s32 	%r329, %r306, %r290;
	shl.b32 	%r330, %r290, 1;
	sub.s32 	%r331, %r330, %r329;
	add.s32 	%r332, %r326, %r329;
	shl.b32 	%r333, %r329, 1;
	sub.s32 	%r334, %r333, %r332;
	add.s32 	%r335, %r328, %r331;
	shl.b32 	%r336, %r331, 1;
	sub.s32 	%r337, %r336, %r335;
	shr.s32 	%r338, %r315, 1;
	add.s32 	%r339, %r338, %r299;
	shr.s32 	%r340, %r339, 1;
	sub.s32 	%r341, %r315, %r340;
	add.s32 	%r342, %r341, %r339;
	shl.b32 	%r343, %r341, 1;
	sub.s32 	%r344, %r343, %r342;
	add.s32 	%r345, %r307, %r291;
	shl.b32 	%r346, %r291, 1;
	sub.s32 	%r347, %r346, %r345;
	add.s32 	%r348, %r342, %r345;
	shl.b32 	%r349, %r345, 1;
	sub.s32 	%r350, %r349, %r348;
	add.s32 	%r351, %r344, %r347;
	shl.b32 	%r352, %r347, 1;
	sub.s32 	%r353, %r352, %r351;
	shr.s32 	%r354, %r316, 1;
	add.s32 	%r355, %r354, %r300;
	shr.s32 	%r356, %r355, 1;
	sub.s32 	%r357, %r316, %r356;
	add.s32 	%r358, %r357, %r355;
	shl.b32 	%r359, %r357, 1;
	sub.s32 	%r360, %r359, %r358;
	add.s32 	%r361, %r308, %r292;
	shl.b32 	%r362, %r292, 1;
	sub.s32 	%r363, %r362, %r361;
	add.s32 	%r364, %r358, %r361;
	shl.b32 	%r365, %r361, 1;
	sub.s32 	%r366, %r365, %r364;
	add.s32 	%r367, %r360, %r363;
	shl.b32 	%r368, %r363, 1;
	sub.s32 	%r369, %r368, %r367;
	shr.s32 	%r370, %r317, 1;
	add.s32 	%r371, %r370, %r301;
	shr.s32 	%r372, %r371, 1;
	sub.s32 	%r373, %r317, %r372;
	add.s32 	%r374, %r373, %r371;
	shl.b32 	%r375, %r373, 1;
	sub.s32 	%r376, %r375, %r374;
	add.s32 	%r377, %r309, %r293;
	shl.b32 	%r378, %r293, 1;
	sub.s32 	%r379, %r378, %r377;
	add.s32 	%r380, %r374, %r377;
	shl.b32 	%r381, %r377, 1;
	sub.s32 	%r382, %r381, %r380;
	add.s32 	%r383, %r376, %r379;
	shl.b32 	%r384, %r379, 1;
	sub.s32 	%r385, %r384, %r383;
	shr.s32 	%r386, %r385, 1;
	add.s32 	%r387, %r386, %r353;
	shr.s32 	%r388, %r387, 1;
	sub.s32 	%r389, %r385, %r388;
	add.s32 	%r390, %r389, %r387;
	shl.b32 	%r391, %r389, 1;
	sub.s32 	%r392, %r391, %r390;
	add.s32 	%r393, %r369, %r337;
	shl.b32 	%r394, %r337, 1;
	sub.s32 	%r395, %r394, %r393;
	add.s32 	%r112, %r390, %r393;
	shl.b32 	%r396, %r393, 1;
	sub.s32 	%r113, %r396, %r112;
	add.s32 	%r114, %r392, %r395;
	shl.b32 	%r397, %r395, 1;
	sub.s32 	%r115, %r397, %r114;
	st.local.v4.u32 	[%rd135], {%r115, %r112, %r113, %r114};
	shr.s32 	%r398, %r380, 1;
	add.s32 	%r399, %r398, %r348;
	shr.s32 	%r400, %r399, 1;
	sub.s32 	%r401, %r380, %r400;
	add.s32 	%r402, %r401, %r399;
	shl.b32 	%r403, %r401, 1;
	sub.s32 	%r404, %r403, %r402;
	add.s32 	%r405, %r364, %r332;
	shl.b32 	%r406, %r332, 1;
	sub.s32 	%r407, %r406, %r405;
	add.s32 	%r116, %r402, %r405;
	shl.b32 	%r408, %r405, 1;
	sub.s32 	%r117, %r408, %r116;
	add.s32 	%r118, %r404, %r407;
	shl.b32 	%r409, %r407, 1;
	sub.s32 	%r119, %r409, %r118;
	st.local.v4.u32 	[%rd135+16], {%r119, %r116, %r117, %r118};
	shr.s32 	%r410, %r382, 1;
	add.s32 	%r411, %r410, %r350;
	shr.s32 	%r412, %r411, 1;
	sub.s32 	%r413, %r382, %r412;
	add.s32 	%r414, %r413, %r411;
	shl.b32 	%r415, %r413, 1;
	sub.s32 	%r416, %r415, %r414;
	add.s32 	%r417, %r366, %r334;
	shl.b32 	%r418, %r334, 1;
	sub.s32 	%r419, %r418, %r417;
	add.s32 	%r120, %r414, %r417;
	shl.b32 	%r420, %r417, 1;
	sub.s32 	%r121, %r420, %r120;
	add.s32 	%r122, %r416, %r419;
	shl.b32 	%r421, %r419, 1;
	sub.s32 	%r123, %r421, %r122;
	st.local.v4.u32 	[%rd135+32], {%r123, %r120, %r121, %r122};
	shr.s32 	%r422, %r383, 1;
	add.s32 	%r423, %r422, %r351;
	shr.s32 	%r424, %r423, 1;
	sub.s32 	%r425, %r383, %r424;
	add.s32 	%r426, %r425, %r423;
	shl.b32 	%r427, %r425, 1;
	sub.s32 	%r428, %r427, %r426;
	add.s32 	%r429, %r367, %r335;
	shl.b32 	%r430, %r335, 1;
	sub.s32 	%r431, %r430, %r429;
	add.s32 	%r124, %r426, %r429;
	shl.b32 	%r432, %r429, 1;
	sub.s32 	%r125, %r432, %r124;
	add.s32 	%r126, %r428, %r431;
	shl.b32 	%r433, %r431, 1;
	sub.s32 	%r127, %r433, %r126;
	st.local.v4.u32 	[%rd135+48], {%r127, %r124, %r125, %r126};
	cvt.u32.u64	%r434, %rd259;
	add.s32 	%r128, %r434, -30;
	setp.eq.s32	%p26, %r128, 0;
	mov.f32 	%f88, 0f3F800000;
	@%p26 bra 	BB14_40;

	abs.s32 	%r129, %r128;
	setp.lt.s32	%p27, %r129, 126;
	@%p27 bra 	BB14_39;
	bra.uni 	BB14_32;

BB14_39:
	cvt.rn.f32.s32	%f16, %r128;
	ex2.approx.ftz.f32 	%f88, %f16;
	bra.uni 	BB14_40;

BB14_32:
	setp.lt.s32	%p28, %r129, 252;
	@%p28 bra 	BB14_38;
	bra.uni 	BB14_33;

BB14_38:
	shr.u32 	%r440, %r128, 31;
	add.s32 	%r441, %r128, %r440;
	shr.s32 	%r442, %r441, 1;
	cvt.rn.f32.s32	%f12, %r442;
	ex2.approx.ftz.f32 	%f13, %f12;
	sub.s32 	%r443, %r128, %r442;
	cvt.rn.f32.s32	%f14, %r443;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f88, %f13, %f15;
	bra.uni 	BB14_40;

BB14_33:
	shr.s32 	%r435, %r128, 31;
	shr.u32 	%r436, %r435, 30;
	add.s32 	%r437, %r128, %r436;
	shr.s32 	%r438, %r437, 2;
	cvt.rn.f32.s32	%f6, %r438;
	ex2.approx.ftz.f32 	%f7, %f6;
	mul.f32 	%f8, %f7, %f7;
	mul.f32 	%f9, %f7, %f8;
	mad.lo.s32 	%r439, %r438, -3, %r128;
	cvt.rn.f32.s32	%f10, %r439;
	ex2.approx.ftz.f32 	%f11, %f10;
	mul.f32 	%f88, %f11, %f9;

BB14_40:
	add.u64 	%rd261, %SPL, 64;
	add.s64 	%rd260, %rd261, 16;
	cvt.rn.f32.s32	%f17, %r115;
	cvt.rn.f32.s32	%f18, %r112;
	cvt.rn.f32.s32	%f19, %r113;
	cvt.rn.f32.s32	%f20, %r114;
	mul.f32 	%f21, %f88, %f20;
	mul.f32 	%f22, %f88, %f19;
	mul.f32 	%f23, %f88, %f18;
	mul.f32 	%f24, %f88, %f17;
	add.u64 	%rd168, %SPL, 64;
	st.local.v4.f32 	[%rd168], {%f24, %f23, %f22, %f21};
	cvt.rn.f32.s32	%f25, %r119;
	cvt.rn.f32.s32	%f26, %r116;
	cvt.rn.f32.s32	%f27, %r117;
	cvt.rn.f32.s32	%f28, %r118;
	mul.f32 	%f29, %f88, %f28;
	mul.f32 	%f30, %f88, %f27;
	mul.f32 	%f31, %f88, %f26;
	mul.f32 	%f32, %f88, %f25;
	st.local.v4.f32 	[%rd260], {%f32, %f31, %f30, %f29};
	cvt.rn.f32.s32	%f33, %r123;
	cvt.rn.f32.s32	%f34, %r120;
	cvt.rn.f32.s32	%f35, %r121;
	cvt.rn.f32.s32	%f36, %r122;
	mul.f32 	%f37, %f88, %f36;
	mul.f32 	%f38, %f88, %f35;
	mul.f32 	%f39, %f88, %f34;
	mul.f32 	%f40, %f88, %f33;
	st.local.v4.f32 	[%rd260+16], {%f40, %f39, %f38, %f37};
	cvt.rn.f32.s32	%f41, %r127;
	cvt.rn.f32.s32	%f42, %r124;
	cvt.rn.f32.s32	%f43, %r125;
	cvt.rn.f32.s32	%f44, %r126;
	mul.f32 	%f45, %f88, %f44;
	mul.f32 	%f46, %f88, %f43;
	mul.f32 	%f47, %f88, %f42;
	mul.f32 	%f48, %f88, %f41;
	st.local.v4.f32 	[%rd260+32], {%f48, %f47, %f46, %f45};

BB14_41:
	shr.u32 	%r444, %r155, 2;
	cvt.u64.u32	%rd54, %r444;
	and.b64  	%rd172, %rd3, -4294967296;
	setp.eq.s64	%p29, %rd172, 0;
	@%p29 bra 	BB14_43;

	div.u64 	%rd292, %rd3, %rd54;
	rem.u64 	%rd293, %rd3, %rd54;
	bra.uni 	BB14_44;

BB14_43:
	cvt.u32.u64	%r498, %rd3;
	cvt.u32.u64	%r463, %rd54;
	div.u32 	%r474, %r498, %r463;
	rem.u32 	%r475, %r498, %r463;
	cvt.u64.u32	%rd292, %r474;
	cvt.u64.u32	%rd293, %r475;

BB14_44:
	shl.b64 	%rd61, %rd293, 2;
	cvt.u32.u64	%r130, %rd61;
	shr.u32 	%r476, %r156, 2;
	cvt.u64.u32	%rd62, %r476;
	and.b64  	%rd179, %rd292, -4294967296;
	setp.eq.s64	%p30, %rd179, 0;
	@%p30 bra 	BB14_46;

	rem.u64 	%rd294, %rd292, %rd62;
	bra.uni 	BB14_47;

BB14_46:
	cvt.u32.u64	%r477, %rd62;
	cvt.u32.u64	%r478, %rd292;
	rem.u32 	%r479, %r478, %r477;
	cvt.u64.u32	%rd294, %r479;

BB14_47:
	ld.param.u64 	%rd258, [_ZN5cuZFP11cudaDecode2IfLi16EEEvPyPT_5uint24int2S4_j_param_1];
	shl.b64 	%rd180, %rd294, 2;
	cvt.u32.u64	%r131, %rd180;
	cvt.s64.s32	%rd66, %r153;
	mul.lo.s64 	%rd181, %rd61, %rd66;
	cvt.s64.s32	%rd182, %r154;
	mul.lo.s64 	%rd183, %rd180, %rd182;
	add.s64 	%rd67, %rd183, %rd181;
	add.s32 	%r132, %r131, 4;
	add.s32 	%r133, %r130, 4;
	setp.le.u32	%p31, %r133, %r151;
	setp.le.u32	%p32, %r132, %r152;
	and.pred  	%p33, %p32, %p31;
	cvta.to.global.u64 	%rd184, %rd258;
	shl.b64 	%rd185, %rd67, 2;
	add.s64 	%rd75, %rd184, %rd185;
	@%p33 bra 	BB14_62;
	bra.uni 	BB14_48;

BB14_62:
	add.u64 	%rd264, %SPL, 64;
	add.s64 	%rd263, %rd264, 16;
	shl.b32 	%r496, %r153, 2;
	sub.s32 	%r497, %r154, %r496;
	cvt.s64.s32	%rd200, %r497;
	add.s64 	%rd201, %rd66, %rd200;
	add.u64 	%rd203, %SPL, 64;
	ld.local.v4.f32 	{%f56, %f57, %f58, %f59}, [%rd203];
	st.global.f32 	[%rd75], %f56;
	add.s64 	%rd205, %rd67, %rd66;
	shl.b64 	%rd206, %rd205, 2;
	add.s64 	%rd207, %rd184, %rd206;
	st.global.f32 	[%rd207], %f57;
	add.s64 	%rd208, %rd205, %rd66;
	shl.b64 	%rd209, %rd208, 2;
	add.s64 	%rd210, %rd184, %rd209;
	st.global.f32 	[%rd210], %f58;
	add.s64 	%rd211, %rd208, %rd66;
	shl.b64 	%rd212, %rd211, 2;
	add.s64 	%rd213, %rd184, %rd212;
	st.global.f32 	[%rd213], %f59;
	mul.lo.s64 	%rd214, %rd66, 3;
	add.s64 	%rd215, %rd67, %rd214;
	add.s64 	%rd216, %rd215, %rd201;
	shl.b64 	%rd217, %rd216, 2;
	add.s64 	%rd218, %rd184, %rd217;
	ld.local.v4.f32 	{%f64, %f65, %f66, %f67}, [%rd263];
	st.global.f32 	[%rd218], %f64;
	add.s64 	%rd219, %rd216, %rd66;
	shl.b64 	%rd220, %rd219, 2;
	add.s64 	%rd221, %rd184, %rd220;
	st.global.f32 	[%rd221], %f65;
	add.s64 	%rd222, %rd219, %rd66;
	shl.b64 	%rd223, %rd222, 2;
	add.s64 	%rd224, %rd184, %rd223;
	st.global.f32 	[%rd224], %f66;
	add.s64 	%rd225, %rd222, %rd66;
	shl.b64 	%rd226, %rd225, 2;
	add.s64 	%rd227, %rd184, %rd226;
	st.global.f32 	[%rd227], %f67;
	add.s64 	%rd228, %rd216, %rd214;
	add.s64 	%rd229, %rd228, %rd201;
	shl.b64 	%rd230, %rd229, 2;
	add.s64 	%rd231, %rd184, %rd230;
	ld.local.v4.f32 	{%f72, %f73, %f74, %f75}, [%rd263+16];
	st.global.f32 	[%rd231], %f72;
	add.s64 	%rd232, %rd229, %rd66;
	shl.b64 	%rd233, %rd232, 2;
	add.s64 	%rd234, %rd184, %rd233;
	st.global.f32 	[%rd234], %f73;
	add.s64 	%rd235, %rd232, %rd66;
	shl.b64 	%rd236, %rd235, 2;
	add.s64 	%rd237, %rd184, %rd236;
	st.global.f32 	[%rd237], %f74;
	add.s64 	%rd238, %rd235, %rd66;
	shl.b64 	%rd239, %rd238, 2;
	add.s64 	%rd240, %rd184, %rd239;
	st.global.f32 	[%rd240], %f75;
	add.s64 	%rd241, %rd229, %rd214;
	add.s64 	%rd242, %rd241, %rd201;
	shl.b64 	%rd243, %rd242, 2;
	add.s64 	%rd244, %rd184, %rd243;
	ld.local.v4.f32 	{%f80, %f81, %f82, %f83}, [%rd263+32];
	st.global.f32 	[%rd244], %f80;
	add.s64 	%rd245, %rd242, %rd66;
	shl.b64 	%rd246, %rd245, 2;
	add.s64 	%rd247, %rd184, %rd246;
	st.global.f32 	[%rd247], %f81;
	add.s64 	%rd248, %rd245, %rd66;
	shl.b64 	%rd249, %rd248, 2;
	add.s64 	%rd250, %rd184, %rd249;
	st.global.f32 	[%rd250], %f82;
	add.s64 	%rd251, %rd248, %rd66;
	shl.b64 	%rd252, %rd251, 2;
	add.s64 	%rd253, %rd184, %rd252;
	st.global.f32 	[%rd253], %f83;
	bra.uni 	BB14_63;

BB14_48:
	setp.gt.u32	%p34, %r133, %r151;
	sub.s32 	%r480, %r151, %r130;
	selp.b32	%r134, %r480, 4, %p34;
	sub.s32 	%r481, %r152, %r131;
	setp.gt.u32	%p35, %r132, %r152;
	selp.b32	%r135, %r481, 4, %p35;
	setp.eq.s32	%p36, %r135, 0;
	@%p36 bra 	BB14_63;

	add.u64 	%rd76, %SPL, 64;
	mul.lo.s32 	%r483, %r134, %r153;
	sub.s32 	%r484, %r154, %r483;
	cvt.s64.s32	%rd70, %r484;
	mov.u32 	%r485, 4;
	sub.s32 	%r486, %r485, %r134;
	cvt.s64.s32	%rd71, %r486;
	mov.u32 	%r487, -5;
	sub.s32 	%r488, %r487, %r130;
	not.b32 	%r489, %r151;
	max.u32 	%r490, %r489, %r488;
	not.b32 	%r491, %r490;
	sub.s32 	%r136, %r491, %r130;
	and.b32  	%r137, %r136, 3;
	add.s64 	%rd72, %rd66, %rd66;
	add.s64 	%rd73, %rd72, %rd66;
	add.s64 	%rd74, %rd73, %rd66;
	mov.u32 	%r560, 0;
	shl.b64 	%rd198, %rd70, 2;
	shl.b64 	%rd199, %rd71, 2;
	shl.b64 	%rd197, %rd74, 2;

BB14_50:
	setp.eq.s32	%p37, %r134, 0;
	@%p37 bra 	BB14_51;
	bra.uni 	BB14_52;

BB14_51:
	mov.u64 	%rd307, %rd75;
	mov.u64 	%rd308, %rd76;
	bra.uni 	BB14_61;

BB14_52:
	setp.eq.s32	%p38, %r137, 0;
	mov.u64 	%rd308, 0;
	mov.u32 	%r564, 0;
	@%p38 bra 	BB14_53;
	bra.uni 	BB14_54;

BB14_53:
	mov.u64 	%rd307, %rd308;
	bra.uni 	BB14_59;

BB14_54:
	setp.eq.s32	%p39, %r137, 1;
	mov.u32 	%r562, 0;
	@%p39 bra 	BB14_58;

	setp.eq.s32	%p40, %r137, 2;
	mov.u32 	%r562, 1;
	@%p40 bra 	BB14_57;

	ld.local.f32 	%f49, [%rd76];
	st.global.f32 	[%rd75], %f49;
	shl.b64 	%rd188, %rd66, 2;
	add.s64 	%rd75, %rd75, %rd188;
	add.s64 	%rd76, %rd76, 4;
	mov.u32 	%r562, 2;

BB14_57:
	ld.local.f32 	%f50, [%rd76];
	st.global.f32 	[%rd75], %f50;
	shl.b64 	%rd189, %rd66, 2;
	add.s64 	%rd75, %rd75, %rd189;
	add.s64 	%rd76, %rd76, 4;

BB14_58:
	ld.local.f32 	%f51, [%rd76];
	st.global.f32 	[%rd75], %f51;
	add.s32 	%r564, %r562, 1;
	shl.b64 	%rd190, %rd66, 2;
	add.s64 	%rd75, %rd75, %rd190;
	add.s64 	%rd76, %rd76, 4;
	mov.u64 	%rd308, %rd76;
	mov.u64 	%rd307, %rd75;

BB14_59:
	setp.lt.u32	%p41, %r136, 4;
	@%p41 bra 	BB14_61;

BB14_60:
	ld.local.f32 	%f52, [%rd76];
	ld.local.f32 	%f53, [%rd76+4];
	ld.local.f32 	%f54, [%rd76+8];
	ld.local.f32 	%f55, [%rd76+12];
	st.global.f32 	[%rd75], %f52;
	shl.b64 	%rd191, %rd66, 2;
	add.s64 	%rd192, %rd75, %rd191;
	st.global.f32 	[%rd192], %f53;
	shl.b64 	%rd193, %rd72, 2;
	add.s64 	%rd194, %rd75, %rd193;
	st.global.f32 	[%rd194], %f54;
	shl.b64 	%rd195, %rd73, 2;
	add.s64 	%rd196, %rd75, %rd195;
	st.global.f32 	[%rd196], %f55;
	add.s64 	%rd75, %rd75, %rd197;
	add.s64 	%rd76, %rd76, 16;
	add.s32 	%r564, %r564, 4;
	setp.lt.u32	%p42, %r564, %r134;
	mov.u64 	%rd307, %rd75;
	mov.u64 	%rd308, %rd76;
	@%p42 bra 	BB14_60;

BB14_61:
	add.s64 	%rd75, %rd307, %rd198;
	add.s64 	%rd76, %rd308, %rd199;
	add.s32 	%r560, %r560, 1;
	setp.lt.u32	%p43, %r560, %r135;
	@%p43 bra 	BB14_50;

BB14_63:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j
.visible .entry _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_1,
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_4[12],
	.param .u32 _ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot15[1024];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .b32 	%r<349>;
	.reg .f64 	%fd<276>;
	.reg .b64 	%rd<2188>;


	mov.u64 	%SPL, __local_depot15;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd434, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_0];
	ld.param.u32 	%r78, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_4+8];
	ld.param.u32 	%r4, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	ld.param.u32 	%r5, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r77, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_5];
	cvta.to.global.u64 	%rd1, %rd434;
	add.u64 	%rd435, %SP, 512;
	mov.u32 	%r79, %ctaid.z;
	mov.u32 	%r80, %nctaid.y;
	mov.u32 	%r81, %ctaid.y;
	mad.lo.s32 	%r82, %r79, %r80, %r81;
	mov.u32 	%r83, %nctaid.x;
	mov.u32 	%r84, %ctaid.x;
	mad.lo.s32 	%r85, %r82, %r83, %r84;
	mov.u32 	%r86, %ntid.x;
	mul.wide.u32 	%rd436, %r85, %r86;
	mov.u32 	%r87, %tid.x;
	cvt.u64.u32	%rd437, %r87;
	add.s64 	%rd3, %rd436, %rd437;
	mul.lo.s32 	%r88, %r5, %r4;
	mul.lo.s32 	%r89, %r88, %r78;
	shr.u32 	%r90, %r89, 6;
	cvt.u64.u32	%rd438, %r90;
	setp.ge.u64	%p5, %rd3, %rd438;
	@%p5 bra 	BB15_68;

	cvt.u32.u64	%r92, %rd3;
	mul.lo.s32 	%r93, %r92, %r77;
	cvt.s64.s32	%rd439, %r93;
	shr.s64 	%rd4, %rd439, 6;
	shl.b64 	%rd440, %rd4, 3;
	add.s64 	%rd2096, %rd1, %rd440;
	and.b32  	%r9, %r93, 63;
	ld.global.u64 	%rd441, [%rd2096];
	shr.u64 	%rd6, %rd441, %r9;
	cvta.to.local.u64 	%rd2018, %rd435;
	mov.u32 	%r91, 0;
	mov.u32 	%r321, %r91;

BB15_2:
	st.local.v2.u32 	[%rd2018], {%r91, %r91};
	add.s64 	%rd2018, %rd2018, 8;
	add.s32 	%r321, %r321, 1;
	setp.lt.u32	%p6, %r321, 64;
	@%p6 bra 	BB15_2;

	add.s32 	%r322, %r9, 1;
	setp.gt.u32	%p7, %r322, 63;
	@%p7 bra 	BB15_5;
	bra.uni 	BB15_4;

BB15_5:
	add.s64 	%rd444, %rd440, %rd1;
	add.s64 	%rd11, %rd444, 8;
	ld.global.u64 	%rd2020, [%rd2096+8];
	mov.u32 	%r322, 0;
	mov.u64 	%rd2096, %rd11;
	bra.uni 	BB15_6;

BB15_4:
	shr.u64 	%rd2020, %rd6, 1;

BB15_6:
	and.b64  	%rd445, %rd6, 1;
	setp.eq.b64	%p8, %rd445, 1;
	@!%p8 bra 	BB15_41;
	bra.uni 	BB15_7;

BB15_7:
	mov.u32 	%r96, 64;
	sub.s32 	%r97, %r96, %r322;
	mov.u32 	%r98, 11;
	min.u32 	%r14, %r97, %r98;
	cvt.u64.u32	%rd16, %r14;
	setp.lt.u32	%p9, %r97, 12;
	@%p9 bra 	BB15_9;
	bra.uni 	BB15_8;

BB15_9:
	cvt.u32.u64	%r101, %rd16;
	add.s64 	%rd18, %rd2096, 8;
	ld.global.u64 	%rd2022, [%rd2096+8];
	sub.s32 	%r324, %r98, %r101;
	mov.u32 	%r323, 0;
	mov.u64 	%rd2096, %rd18;
	bra.uni 	BB15_10;

BB15_8:
	shr.u64 	%rd2022, %rd2020, 11;
	add.s32 	%r323, %r14, %r322;
	mov.u32 	%r324, 0;

BB15_10:
	mov.u64 	%rd574, 1;
	shl.b64 	%rd575, %rd574, %r324;
	add.s64 	%rd576, %rd575, -1;
	and.b64  	%rd577, %rd576, %rd2022;
	cvt.u32.u64	%r105, %rd16;
	shl.b64 	%rd578, %rd577, %r105;
	shr.u64 	%rd2097, %rd2022, %r324;
	add.s32 	%r337, %r324, %r323;
	shl.b64 	%rd579, %rd574, %r105;
	add.s64 	%rd580, %rd579, 4294967295;
	and.b64  	%rd581, %rd580, %rd2020;
	add.s64 	%rd582, %rd581, %rd578;
	add.s32 	%r332, %r77, -12;
	setp.eq.s32	%p10, %r332, 0;
	mov.u32 	%r104, 0;
	mov.u32 	%r325, 63;
	mov.u64 	%rd2023, 0;
	@%p10 bra 	BB15_11;

	mov.u64 	%rd2024, %rd2023;
	mov.u64 	%rd2025, %rd2023;
	mov.u64 	%rd2026, %rd2023;
	mov.u64 	%rd2027, %rd2023;
	mov.u64 	%rd2028, %rd2023;
	mov.u64 	%rd2029, %rd2023;
	mov.u64 	%rd2030, %rd2023;
	mov.u64 	%rd2031, %rd2023;
	mov.u64 	%rd2032, %rd2023;
	mov.u64 	%rd2033, %rd2023;
	mov.u64 	%rd2034, %rd2023;
	mov.u64 	%rd2035, %rd2023;
	mov.u64 	%rd2036, %rd2023;
	mov.u64 	%rd2037, %rd2023;
	mov.u64 	%rd2038, %rd2023;
	mov.u64 	%rd2039, %rd2023;
	mov.u64 	%rd2040, %rd2023;
	mov.u64 	%rd2041, %rd2023;
	mov.u64 	%rd2042, %rd2023;
	mov.u64 	%rd2043, %rd2023;
	mov.u64 	%rd2044, %rd2023;
	mov.u64 	%rd2045, %rd2023;
	mov.u64 	%rd2046, %rd2023;
	mov.u64 	%rd2047, %rd2023;
	mov.u64 	%rd2048, %rd2023;
	mov.u64 	%rd2049, %rd2023;
	mov.u64 	%rd2050, %rd2023;
	mov.u64 	%rd2051, %rd2023;
	mov.u64 	%rd2052, %rd2023;
	mov.u64 	%rd2053, %rd2023;
	mov.u64 	%rd2054, %rd2023;
	mov.u64 	%rd2055, %rd2023;
	mov.u64 	%rd2056, %rd2023;
	mov.u64 	%rd2057, %rd2023;
	mov.u64 	%rd2058, %rd2023;
	mov.u64 	%rd2059, %rd2023;
	mov.u64 	%rd2060, %rd2023;
	mov.u64 	%rd2061, %rd2023;
	mov.u64 	%rd2062, %rd2023;
	mov.u64 	%rd2063, %rd2023;
	mov.u64 	%rd2064, %rd2023;
	mov.u64 	%rd2065, %rd2023;
	mov.u64 	%rd2066, %rd2023;
	mov.u64 	%rd2067, %rd2023;
	mov.u64 	%rd2068, %rd2023;
	mov.u64 	%rd2069, %rd2023;
	mov.u64 	%rd2070, %rd2023;
	mov.u64 	%rd2071, %rd2023;
	mov.u64 	%rd2072, %rd2023;
	mov.u64 	%rd2073, %rd2023;
	mov.u64 	%rd2074, %rd2023;
	mov.u64 	%rd2075, %rd2023;
	mov.u64 	%rd2076, %rd2023;
	mov.u64 	%rd2077, %rd2023;
	mov.u64 	%rd2078, %rd2023;
	mov.u64 	%rd2079, %rd2023;
	mov.u64 	%rd2080, %rd2023;
	mov.u64 	%rd2081, %rd2023;
	mov.u64 	%rd2082, %rd2023;
	mov.u64 	%rd2083, %rd2023;
	mov.u64 	%rd2084, %rd2023;
	mov.u64 	%rd2085, %rd2023;
	mov.u64 	%rd2086, %rd2023;
	mov.u32 	%r333, %r104;

BB15_13:
	min.u32 	%r25, %r333, %r332;
	sub.s32 	%r108, %r96, %r337;
	min.u32 	%r109, %r108, %r25;
	cvt.u64.u32	%rd90, %r109;
	shr.u64 	%rd2090, %rd2097, %r25;
	add.s32 	%r329, %r109, %r337;
	setp.lt.u32	%p11, %r25, %r108;
	@%p11 bra 	BB15_14;
	bra.uni 	BB15_15;

BB15_14:
	mov.u32 	%r330, %r104;
	bra.uni 	BB15_16;

BB15_15:
	cvt.u32.u64	%r111, %rd90;
	add.s64 	%rd92, %rd2096, 8;
	ld.global.u64 	%rd2090, [%rd2096+8];
	sub.s32 	%r330, %r25, %r111;
	mov.u32 	%r329, 0;
	mov.u64 	%rd2096, %rd92;

BB15_16:
	shl.b64 	%rd584, %rd574, %r330;
	add.s64 	%rd585, %rd584, -1;
	and.b64  	%rd586, %rd585, %rd2090;
	cvt.u32.u64	%r112, %rd90;
	shl.b64 	%rd587, %rd586, %r112;
	shl.b64 	%rd588, %rd574, %r112;
	add.s64 	%rd589, %rd588, -1;
	and.b64  	%rd590, %rd589, %rd2097;
	add.s64 	%rd2093, %rd587, %rd590;
	shr.u64 	%rd2092, %rd2090, %r330;
	add.s32 	%r337, %r330, %r329;
	sub.s32 	%r332, %r332, %r25;
	bra.uni 	BB15_17;

BB15_37:
	add.s32 	%r333, %r43, 1;
	shl.b64 	%rd786, %rd574, %r43;
	add.s64 	%rd2093, %rd786, %rd2093;

BB15_17:
	setp.eq.s32	%p13, %r332, 0;
	setp.gt.u32	%p14, %r333, 63;
	mov.pred 	%p50, 0;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB15_18;

	add.s32 	%r337, %r337, 1;
	setp.gt.u32	%p16, %r337, 63;
	@%p16 bra 	BB15_21;
	bra.uni 	BB15_20;

BB15_21:
	add.s64 	%rd102, %rd2096, 8;
	ld.global.u64 	%rd2097, [%rd2096+8];
	mov.u32 	%r337, 0;
	mov.u64 	%rd2096, %rd102;
	bra.uni 	BB15_22;

BB15_18:
	mov.u64 	%rd2097, %rd2092;
	bra.uni 	BB15_23;

BB15_20:
	shr.u64 	%rd2097, %rd2092, 1;

BB15_22:
	and.b64  	%rd591, %rd2092, 1;
	setp.eq.b64	%p50, %rd591, 1;
	add.s32 	%r332, %r332, -1;

BB15_23:
	@%p50 bra 	BB15_24;
	bra.uni 	BB15_28;

BB15_24:
	mov.u64 	%rd2092, %rd2097;

BB15_25:
	mov.u32 	%r43, %r333;
	setp.eq.s32	%p21, %r332, 0;
	setp.gt.u32	%p22, %r43, 62;
	mov.pred 	%p51, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB15_36;

	add.s32 	%r337, %r337, 1;
	setp.gt.u32	%p24, %r337, 63;
	@%p24 bra 	BB15_34;
	bra.uni 	BB15_27;

BB15_34:
	add.s64 	%rd239, %rd2096, 8;
	ld.global.u64 	%rd2101, [%rd2096+8];
	mov.u32 	%r337, 0;
	mov.u64 	%rd2096, %rd239;
	bra.uni 	BB15_35;

BB15_27:
	shr.u64 	%rd2101, %rd2092, 1;

BB15_35:
	and.b64  	%rd784, %rd2092, 1;
	setp.eq.b64	%p25, %rd784, 1;
	not.pred 	%p51, %p25;
	add.s32 	%r332, %r332, -1;
	mov.u64 	%rd2092, %rd2101;

BB15_36:
	add.s32 	%r333, %r43, 1;
	@%p51 bra 	BB15_25;
	bra.uni 	BB15_37;

BB15_28:
	and.b64  	%rd592, %rd2093, 1;
	shl.b64 	%rd593, %rd592, %r325;
	add.s64 	%rd2086, %rd2086, %rd593;
	bfe.u64 	%rd594, %rd2093, 1, 1;
	shl.b64 	%rd595, %rd594, %r325;
	add.s64 	%rd2085, %rd2085, %rd595;
	bfe.u64 	%rd596, %rd2093, 2, 1;
	shl.b64 	%rd597, %rd596, %r325;
	add.s64 	%rd2084, %rd2084, %rd597;
	bfe.u64 	%rd598, %rd2093, 3, 1;
	shl.b64 	%rd599, %rd598, %r325;
	add.s64 	%rd2083, %rd2083, %rd599;
	bfe.u64 	%rd600, %rd2093, 4, 1;
	shl.b64 	%rd601, %rd600, %r325;
	add.s64 	%rd2082, %rd2082, %rd601;
	bfe.u64 	%rd602, %rd2093, 5, 1;
	shl.b64 	%rd603, %rd602, %r325;
	add.s64 	%rd2081, %rd2081, %rd603;
	bfe.u64 	%rd604, %rd2093, 6, 1;
	shl.b64 	%rd605, %rd604, %r325;
	add.s64 	%rd2080, %rd2080, %rd605;
	bfe.u64 	%rd606, %rd2093, 7, 1;
	shl.b64 	%rd607, %rd606, %r325;
	add.s64 	%rd2079, %rd2079, %rd607;
	bfe.u64 	%rd608, %rd2093, 8, 1;
	shl.b64 	%rd609, %rd608, %r325;
	add.s64 	%rd2078, %rd2078, %rd609;
	bfe.u64 	%rd610, %rd2093, 9, 1;
	shl.b64 	%rd611, %rd610, %r325;
	add.s64 	%rd2077, %rd2077, %rd611;
	bfe.u64 	%rd612, %rd2093, 10, 1;
	shl.b64 	%rd613, %rd612, %r325;
	add.s64 	%rd2076, %rd2076, %rd613;
	bfe.u64 	%rd614, %rd2093, 11, 1;
	shl.b64 	%rd615, %rd614, %r325;
	add.s64 	%rd2075, %rd2075, %rd615;
	bfe.u64 	%rd616, %rd2093, 12, 1;
	shl.b64 	%rd617, %rd616, %r325;
	add.s64 	%rd2074, %rd2074, %rd617;
	bfe.u64 	%rd618, %rd2093, 13, 1;
	shl.b64 	%rd619, %rd618, %r325;
	add.s64 	%rd2073, %rd2073, %rd619;
	bfe.u64 	%rd620, %rd2093, 14, 1;
	shl.b64 	%rd621, %rd620, %r325;
	add.s64 	%rd2072, %rd2072, %rd621;
	bfe.u64 	%rd622, %rd2093, 15, 1;
	shl.b64 	%rd623, %rd622, %r325;
	add.s64 	%rd2071, %rd2071, %rd623;
	bfe.u64 	%rd624, %rd2093, 16, 1;
	shl.b64 	%rd625, %rd624, %r325;
	add.s64 	%rd2070, %rd2070, %rd625;
	bfe.u64 	%rd626, %rd2093, 17, 1;
	shl.b64 	%rd627, %rd626, %r325;
	add.s64 	%rd2069, %rd2069, %rd627;
	bfe.u64 	%rd628, %rd2093, 18, 1;
	shl.b64 	%rd629, %rd628, %r325;
	add.s64 	%rd2068, %rd2068, %rd629;
	bfe.u64 	%rd630, %rd2093, 19, 1;
	shl.b64 	%rd631, %rd630, %r325;
	add.s64 	%rd2067, %rd2067, %rd631;
	bfe.u64 	%rd632, %rd2093, 20, 1;
	shl.b64 	%rd633, %rd632, %r325;
	add.s64 	%rd2066, %rd2066, %rd633;
	bfe.u64 	%rd634, %rd2093, 21, 1;
	shl.b64 	%rd635, %rd634, %r325;
	add.s64 	%rd2065, %rd2065, %rd635;
	bfe.u64 	%rd636, %rd2093, 22, 1;
	shl.b64 	%rd637, %rd636, %r325;
	add.s64 	%rd2064, %rd2064, %rd637;
	bfe.u64 	%rd638, %rd2093, 23, 1;
	shl.b64 	%rd639, %rd638, %r325;
	add.s64 	%rd2063, %rd2063, %rd639;
	bfe.u64 	%rd640, %rd2093, 24, 1;
	shl.b64 	%rd641, %rd640, %r325;
	add.s64 	%rd2062, %rd2062, %rd641;
	bfe.u64 	%rd642, %rd2093, 25, 1;
	shl.b64 	%rd643, %rd642, %r325;
	add.s64 	%rd2061, %rd2061, %rd643;
	bfe.u64 	%rd644, %rd2093, 26, 1;
	shl.b64 	%rd645, %rd644, %r325;
	add.s64 	%rd2060, %rd2060, %rd645;
	bfe.u64 	%rd646, %rd2093, 27, 1;
	shl.b64 	%rd647, %rd646, %r325;
	add.s64 	%rd2059, %rd2059, %rd647;
	bfe.u64 	%rd648, %rd2093, 28, 1;
	shl.b64 	%rd649, %rd648, %r325;
	add.s64 	%rd2058, %rd2058, %rd649;
	bfe.u64 	%rd650, %rd2093, 29, 1;
	shl.b64 	%rd651, %rd650, %r325;
	add.s64 	%rd2057, %rd2057, %rd651;
	bfe.u64 	%rd652, %rd2093, 30, 1;
	shl.b64 	%rd653, %rd652, %r325;
	add.s64 	%rd2056, %rd2056, %rd653;
	bfe.u64 	%rd654, %rd2093, 31, 1;
	shl.b64 	%rd655, %rd654, %r325;
	add.s64 	%rd2055, %rd2055, %rd655;
	bfe.u64 	%rd656, %rd2093, 32, 1;
	shl.b64 	%rd657, %rd656, %r325;
	add.s64 	%rd2054, %rd2054, %rd657;
	bfe.u64 	%rd658, %rd2093, 33, 1;
	shl.b64 	%rd659, %rd658, %r325;
	add.s64 	%rd2053, %rd2053, %rd659;
	bfe.u64 	%rd660, %rd2093, 34, 1;
	shl.b64 	%rd661, %rd660, %r325;
	add.s64 	%rd2052, %rd2052, %rd661;
	bfe.u64 	%rd662, %rd2093, 35, 1;
	shl.b64 	%rd663, %rd662, %r325;
	add.s64 	%rd2051, %rd2051, %rd663;
	bfe.u64 	%rd664, %rd2093, 36, 1;
	shl.b64 	%rd665, %rd664, %r325;
	add.s64 	%rd2050, %rd2050, %rd665;
	bfe.u64 	%rd666, %rd2093, 37, 1;
	shl.b64 	%rd667, %rd666, %r325;
	add.s64 	%rd2049, %rd2049, %rd667;
	bfe.u64 	%rd668, %rd2093, 38, 1;
	shl.b64 	%rd669, %rd668, %r325;
	add.s64 	%rd2048, %rd2048, %rd669;
	bfe.u64 	%rd670, %rd2093, 39, 1;
	shl.b64 	%rd671, %rd670, %r325;
	add.s64 	%rd2047, %rd2047, %rd671;
	bfe.u64 	%rd672, %rd2093, 40, 1;
	shl.b64 	%rd673, %rd672, %r325;
	add.s64 	%rd2046, %rd2046, %rd673;
	bfe.u64 	%rd674, %rd2093, 41, 1;
	shl.b64 	%rd675, %rd674, %r325;
	add.s64 	%rd2045, %rd2045, %rd675;
	bfe.u64 	%rd676, %rd2093, 42, 1;
	shl.b64 	%rd677, %rd676, %r325;
	add.s64 	%rd2044, %rd2044, %rd677;
	bfe.u64 	%rd678, %rd2093, 43, 1;
	shl.b64 	%rd679, %rd678, %r325;
	add.s64 	%rd2043, %rd2043, %rd679;
	bfe.u64 	%rd680, %rd2093, 44, 1;
	shl.b64 	%rd681, %rd680, %r325;
	add.s64 	%rd2042, %rd2042, %rd681;
	bfe.u64 	%rd682, %rd2093, 45, 1;
	shl.b64 	%rd683, %rd682, %r325;
	add.s64 	%rd2041, %rd2041, %rd683;
	bfe.u64 	%rd684, %rd2093, 46, 1;
	shl.b64 	%rd685, %rd684, %r325;
	add.s64 	%rd2040, %rd2040, %rd685;
	bfe.u64 	%rd686, %rd2093, 47, 1;
	shl.b64 	%rd687, %rd686, %r325;
	add.s64 	%rd2039, %rd2039, %rd687;
	bfe.u64 	%rd688, %rd2093, 48, 1;
	shl.b64 	%rd689, %rd688, %r325;
	add.s64 	%rd2038, %rd2038, %rd689;
	bfe.u64 	%rd690, %rd2093, 49, 1;
	shl.b64 	%rd691, %rd690, %r325;
	add.s64 	%rd2037, %rd2037, %rd691;
	bfe.u64 	%rd692, %rd2093, 50, 1;
	shl.b64 	%rd693, %rd692, %r325;
	add.s64 	%rd2036, %rd2036, %rd693;
	bfe.u64 	%rd694, %rd2093, 51, 1;
	shl.b64 	%rd695, %rd694, %r325;
	add.s64 	%rd2035, %rd2035, %rd695;
	bfe.u64 	%rd696, %rd2093, 52, 1;
	shl.b64 	%rd697, %rd696, %r325;
	add.s64 	%rd2034, %rd2034, %rd697;
	bfe.u64 	%rd698, %rd2093, 53, 1;
	shl.b64 	%rd699, %rd698, %r325;
	add.s64 	%rd2033, %rd2033, %rd699;
	bfe.u64 	%rd700, %rd2093, 54, 1;
	shl.b64 	%rd701, %rd700, %r325;
	add.s64 	%rd2032, %rd2032, %rd701;
	bfe.u64 	%rd702, %rd2093, 55, 1;
	shl.b64 	%rd703, %rd702, %r325;
	add.s64 	%rd2031, %rd2031, %rd703;
	bfe.u64 	%rd704, %rd2093, 56, 1;
	shl.b64 	%rd705, %rd704, %r325;
	add.s64 	%rd2030, %rd2030, %rd705;
	bfe.u64 	%rd706, %rd2093, 57, 1;
	shl.b64 	%rd707, %rd706, %r325;
	add.s64 	%rd2029, %rd2029, %rd707;
	bfe.u64 	%rd708, %rd2093, 58, 1;
	shl.b64 	%rd709, %rd708, %r325;
	add.s64 	%rd2028, %rd2028, %rd709;
	bfe.u64 	%rd710, %rd2093, 59, 1;
	shl.b64 	%rd711, %rd710, %r325;
	add.s64 	%rd2027, %rd2027, %rd711;
	bfe.u64 	%rd712, %rd2093, 60, 1;
	shl.b64 	%rd713, %rd712, %r325;
	add.s64 	%rd2026, %rd2026, %rd713;
	bfe.u64 	%rd714, %rd2093, 61, 1;
	shl.b64 	%rd715, %rd714, %r325;
	add.s64 	%rd2025, %rd2025, %rd715;
	bfe.u64 	%rd716, %rd2093, 62, 1;
	shl.b64 	%rd717, %rd716, %r325;
	add.s64 	%rd2024, %rd2024, %rd717;
	shr.u64 	%rd718, %rd2093, 63;
	shl.b64 	%rd719, %rd718, %r325;
	add.s64 	%rd2023, %rd2023, %rd719;
	setp.ne.s32	%p17, %r332, 0;
	selp.b32	%r114, -1, 0, %p17;
	add.s32 	%r40, %r114, %r325;
	setp.ne.s32	%p18, %r325, 0;
	and.pred  	%p19, %p18, %p17;
	mov.u32 	%r325, %r40;
	@%p19 bra 	BB15_13;

	xor.b64  	%rd720, %rd2086, -6148914691236517206;
	add.s64 	%rd2167, %rd720, 6148914691236517206;
	xor.b64  	%rd721, %rd2085, -6148914691236517206;
	add.s64 	%rd2166, %rd721, 6148914691236517206;
	xor.b64  	%rd722, %rd2084, -6148914691236517206;
	add.s64 	%rd2165, %rd722, 6148914691236517206;
	xor.b64  	%rd723, %rd2083, -6148914691236517206;
	add.s64 	%rd2164, %rd723, 6148914691236517206;
	xor.b64  	%rd724, %rd2082, -6148914691236517206;
	add.s64 	%rd2163, %rd724, 6148914691236517206;
	xor.b64  	%rd725, %rd2081, -6148914691236517206;
	add.s64 	%rd2162, %rd725, 6148914691236517206;
	xor.b64  	%rd726, %rd2080, -6148914691236517206;
	add.s64 	%rd2161, %rd726, 6148914691236517206;
	xor.b64  	%rd727, %rd2079, -6148914691236517206;
	add.s64 	%rd2160, %rd727, 6148914691236517206;
	xor.b64  	%rd728, %rd2078, -6148914691236517206;
	add.s64 	%rd2159, %rd728, 6148914691236517206;
	xor.b64  	%rd729, %rd2077, -6148914691236517206;
	add.s64 	%rd2158, %rd729, 6148914691236517206;
	xor.b64  	%rd730, %rd2076, -6148914691236517206;
	add.s64 	%rd2157, %rd730, 6148914691236517206;
	xor.b64  	%rd731, %rd2075, -6148914691236517206;
	add.s64 	%rd2156, %rd731, 6148914691236517206;
	xor.b64  	%rd732, %rd2074, -6148914691236517206;
	add.s64 	%rd2155, %rd732, 6148914691236517206;
	xor.b64  	%rd733, %rd2073, -6148914691236517206;
	add.s64 	%rd2154, %rd733, 6148914691236517206;
	xor.b64  	%rd734, %rd2072, -6148914691236517206;
	add.s64 	%rd2153, %rd734, 6148914691236517206;
	xor.b64  	%rd735, %rd2071, -6148914691236517206;
	add.s64 	%rd2152, %rd735, 6148914691236517206;
	xor.b64  	%rd736, %rd2070, -6148914691236517206;
	add.s64 	%rd2151, %rd736, 6148914691236517206;
	xor.b64  	%rd737, %rd2069, -6148914691236517206;
	add.s64 	%rd2150, %rd737, 6148914691236517206;
	xor.b64  	%rd738, %rd2068, -6148914691236517206;
	add.s64 	%rd2149, %rd738, 6148914691236517206;
	xor.b64  	%rd739, %rd2067, -6148914691236517206;
	add.s64 	%rd2148, %rd739, 6148914691236517206;
	xor.b64  	%rd740, %rd2066, -6148914691236517206;
	add.s64 	%rd2147, %rd740, 6148914691236517206;
	xor.b64  	%rd741, %rd2065, -6148914691236517206;
	add.s64 	%rd2146, %rd741, 6148914691236517206;
	xor.b64  	%rd742, %rd2064, -6148914691236517206;
	add.s64 	%rd2145, %rd742, 6148914691236517206;
	xor.b64  	%rd743, %rd2063, -6148914691236517206;
	add.s64 	%rd2144, %rd743, 6148914691236517206;
	xor.b64  	%rd744, %rd2062, -6148914691236517206;
	add.s64 	%rd2143, %rd744, 6148914691236517206;
	xor.b64  	%rd745, %rd2061, -6148914691236517206;
	add.s64 	%rd2142, %rd745, 6148914691236517206;
	xor.b64  	%rd746, %rd2060, -6148914691236517206;
	add.s64 	%rd2141, %rd746, 6148914691236517206;
	xor.b64  	%rd747, %rd2059, -6148914691236517206;
	add.s64 	%rd2140, %rd747, 6148914691236517206;
	xor.b64  	%rd748, %rd2058, -6148914691236517206;
	add.s64 	%rd2139, %rd748, 6148914691236517206;
	xor.b64  	%rd749, %rd2057, -6148914691236517206;
	add.s64 	%rd2138, %rd749, 6148914691236517206;
	xor.b64  	%rd750, %rd2056, -6148914691236517206;
	add.s64 	%rd2137, %rd750, 6148914691236517206;
	xor.b64  	%rd751, %rd2055, -6148914691236517206;
	add.s64 	%rd2136, %rd751, 6148914691236517206;
	xor.b64  	%rd752, %rd2054, -6148914691236517206;
	add.s64 	%rd2135, %rd752, 6148914691236517206;
	xor.b64  	%rd753, %rd2053, -6148914691236517206;
	add.s64 	%rd2134, %rd753, 6148914691236517206;
	xor.b64  	%rd754, %rd2052, -6148914691236517206;
	add.s64 	%rd2133, %rd754, 6148914691236517206;
	xor.b64  	%rd755, %rd2051, -6148914691236517206;
	add.s64 	%rd2132, %rd755, 6148914691236517206;
	xor.b64  	%rd756, %rd2050, -6148914691236517206;
	add.s64 	%rd2131, %rd756, 6148914691236517206;
	xor.b64  	%rd757, %rd2049, -6148914691236517206;
	add.s64 	%rd2130, %rd757, 6148914691236517206;
	xor.b64  	%rd758, %rd2048, -6148914691236517206;
	add.s64 	%rd2129, %rd758, 6148914691236517206;
	xor.b64  	%rd759, %rd2047, -6148914691236517206;
	add.s64 	%rd2128, %rd759, 6148914691236517206;
	xor.b64  	%rd760, %rd2046, -6148914691236517206;
	add.s64 	%rd2127, %rd760, 6148914691236517206;
	xor.b64  	%rd761, %rd2045, -6148914691236517206;
	add.s64 	%rd2126, %rd761, 6148914691236517206;
	xor.b64  	%rd762, %rd2044, -6148914691236517206;
	add.s64 	%rd2125, %rd762, 6148914691236517206;
	xor.b64  	%rd763, %rd2043, -6148914691236517206;
	add.s64 	%rd2124, %rd763, 6148914691236517206;
	xor.b64  	%rd764, %rd2042, -6148914691236517206;
	add.s64 	%rd2123, %rd764, 6148914691236517206;
	xor.b64  	%rd765, %rd2041, -6148914691236517206;
	add.s64 	%rd2122, %rd765, 6148914691236517206;
	xor.b64  	%rd766, %rd2040, -6148914691236517206;
	add.s64 	%rd2121, %rd766, 6148914691236517206;
	xor.b64  	%rd767, %rd2039, -6148914691236517206;
	add.s64 	%rd2120, %rd767, 6148914691236517206;
	xor.b64  	%rd768, %rd2038, -6148914691236517206;
	add.s64 	%rd2119, %rd768, 6148914691236517206;
	xor.b64  	%rd769, %rd2037, -6148914691236517206;
	add.s64 	%rd2118, %rd769, 6148914691236517206;
	xor.b64  	%rd770, %rd2036, -6148914691236517206;
	add.s64 	%rd2117, %rd770, 6148914691236517206;
	xor.b64  	%rd771, %rd2035, -6148914691236517206;
	add.s64 	%rd2116, %rd771, 6148914691236517206;
	xor.b64  	%rd772, %rd2034, -6148914691236517206;
	add.s64 	%rd2115, %rd772, 6148914691236517206;
	xor.b64  	%rd773, %rd2033, -6148914691236517206;
	add.s64 	%rd2114, %rd773, 6148914691236517206;
	xor.b64  	%rd774, %rd2032, -6148914691236517206;
	add.s64 	%rd2113, %rd774, 6148914691236517206;
	xor.b64  	%rd775, %rd2031, -6148914691236517206;
	add.s64 	%rd2112, %rd775, 6148914691236517206;
	xor.b64  	%rd776, %rd2030, -6148914691236517206;
	add.s64 	%rd2111, %rd776, 6148914691236517206;
	xor.b64  	%rd777, %rd2029, -6148914691236517206;
	add.s64 	%rd2110, %rd777, 6148914691236517206;
	xor.b64  	%rd778, %rd2028, -6148914691236517206;
	add.s64 	%rd2109, %rd778, 6148914691236517206;
	xor.b64  	%rd779, %rd2027, -6148914691236517206;
	add.s64 	%rd2108, %rd779, 6148914691236517206;
	xor.b64  	%rd780, %rd2026, -6148914691236517206;
	add.s64 	%rd2107, %rd780, 6148914691236517206;
	xor.b64  	%rd781, %rd2025, -6148914691236517206;
	add.s64 	%rd2106, %rd781, 6148914691236517206;
	xor.b64  	%rd782, %rd2024, -6148914691236517206;
	add.s64 	%rd2105, %rd782, 6148914691236517206;
	xor.b64  	%rd783, %rd2023, -6148914691236517206;
	add.s64 	%rd2023, %rd783, 6148914691236517206;
	bra.uni 	BB15_30;

BB15_11:
	mov.u64 	%rd2105, %rd2023;
	mov.u64 	%rd2106, %rd2023;
	mov.u64 	%rd2107, %rd2023;
	mov.u64 	%rd2108, %rd2023;
	mov.u64 	%rd2109, %rd2023;
	mov.u64 	%rd2110, %rd2023;
	mov.u64 	%rd2111, %rd2023;
	mov.u64 	%rd2112, %rd2023;
	mov.u64 	%rd2113, %rd2023;
	mov.u64 	%rd2114, %rd2023;
	mov.u64 	%rd2115, %rd2023;
	mov.u64 	%rd2116, %rd2023;
	mov.u64 	%rd2117, %rd2023;
	mov.u64 	%rd2118, %rd2023;
	mov.u64 	%rd2119, %rd2023;
	mov.u64 	%rd2120, %rd2023;
	mov.u64 	%rd2121, %rd2023;
	mov.u64 	%rd2122, %rd2023;
	mov.u64 	%rd2123, %rd2023;
	mov.u64 	%rd2124, %rd2023;
	mov.u64 	%rd2125, %rd2023;
	mov.u64 	%rd2126, %rd2023;
	mov.u64 	%rd2127, %rd2023;
	mov.u64 	%rd2128, %rd2023;
	mov.u64 	%rd2129, %rd2023;
	mov.u64 	%rd2130, %rd2023;
	mov.u64 	%rd2131, %rd2023;
	mov.u64 	%rd2132, %rd2023;
	mov.u64 	%rd2133, %rd2023;
	mov.u64 	%rd2134, %rd2023;
	mov.u64 	%rd2135, %rd2023;
	mov.u64 	%rd2136, %rd2023;
	mov.u64 	%rd2137, %rd2023;
	mov.u64 	%rd2138, %rd2023;
	mov.u64 	%rd2139, %rd2023;
	mov.u64 	%rd2140, %rd2023;
	mov.u64 	%rd2141, %rd2023;
	mov.u64 	%rd2142, %rd2023;
	mov.u64 	%rd2143, %rd2023;
	mov.u64 	%rd2144, %rd2023;
	mov.u64 	%rd2145, %rd2023;
	mov.u64 	%rd2146, %rd2023;
	mov.u64 	%rd2147, %rd2023;
	mov.u64 	%rd2148, %rd2023;
	mov.u64 	%rd2149, %rd2023;
	mov.u64 	%rd2150, %rd2023;
	mov.u64 	%rd2151, %rd2023;
	mov.u64 	%rd2152, %rd2023;
	mov.u64 	%rd2153, %rd2023;
	mov.u64 	%rd2154, %rd2023;
	mov.u64 	%rd2155, %rd2023;
	mov.u64 	%rd2156, %rd2023;
	mov.u64 	%rd2157, %rd2023;
	mov.u64 	%rd2158, %rd2023;
	mov.u64 	%rd2159, %rd2023;
	mov.u64 	%rd2160, %rd2023;
	mov.u64 	%rd2161, %rd2023;
	mov.u64 	%rd2162, %rd2023;
	mov.u64 	%rd2163, %rd2023;
	mov.u64 	%rd2164, %rd2023;
	mov.u64 	%rd2165, %rd2023;
	mov.u64 	%rd2166, %rd2023;
	mov.u64 	%rd2167, %rd2023;

BB15_30:
	add.s64 	%rd2017, %rd582, 4294966273;
	ld.const.u8 	%r116, [c_perm];
	mul.wide.u32 	%rd787, %r116, 8;
	add.u64 	%rd789, %SPL, 0;
	add.s64 	%rd790, %rd789, %rd787;
	st.local.u64 	[%rd790], %rd2167;
	ld.const.u8 	%r117, [c_perm+1];
	mul.wide.u32 	%rd791, %r117, 8;
	add.s64 	%rd792, %rd789, %rd791;
	st.local.u64 	[%rd792], %rd2166;
	ld.const.u8 	%r118, [c_perm+2];
	mul.wide.u32 	%rd793, %r118, 8;
	add.s64 	%rd794, %rd789, %rd793;
	st.local.u64 	[%rd794], %rd2165;
	ld.const.u8 	%r119, [c_perm+3];
	mul.wide.u32 	%rd795, %r119, 8;
	add.s64 	%rd796, %rd789, %rd795;
	st.local.u64 	[%rd796], %rd2164;
	ld.const.u8 	%r120, [c_perm+4];
	mul.wide.u32 	%rd797, %r120, 8;
	add.s64 	%rd798, %rd789, %rd797;
	st.local.u64 	[%rd798], %rd2163;
	ld.const.u8 	%r121, [c_perm+5];
	mul.wide.u32 	%rd799, %r121, 8;
	add.s64 	%rd800, %rd789, %rd799;
	st.local.u64 	[%rd800], %rd2162;
	ld.const.u8 	%r122, [c_perm+6];
	mul.wide.u32 	%rd801, %r122, 8;
	add.s64 	%rd802, %rd789, %rd801;
	st.local.u64 	[%rd802], %rd2161;
	ld.const.u8 	%r123, [c_perm+7];
	mul.wide.u32 	%rd803, %r123, 8;
	add.s64 	%rd804, %rd789, %rd803;
	st.local.u64 	[%rd804], %rd2160;
	ld.const.u8 	%r124, [c_perm+8];
	mul.wide.u32 	%rd805, %r124, 8;
	add.s64 	%rd806, %rd789, %rd805;
	st.local.u64 	[%rd806], %rd2159;
	ld.const.u8 	%r125, [c_perm+9];
	mul.wide.u32 	%rd807, %r125, 8;
	add.s64 	%rd808, %rd789, %rd807;
	st.local.u64 	[%rd808], %rd2158;
	ld.const.u8 	%r126, [c_perm+10];
	mul.wide.u32 	%rd809, %r126, 8;
	add.s64 	%rd810, %rd789, %rd809;
	st.local.u64 	[%rd810], %rd2157;
	ld.const.u8 	%r127, [c_perm+11];
	mul.wide.u32 	%rd811, %r127, 8;
	add.s64 	%rd812, %rd789, %rd811;
	st.local.u64 	[%rd812], %rd2156;
	ld.const.u8 	%r128, [c_perm+12];
	mul.wide.u32 	%rd813, %r128, 8;
	add.s64 	%rd814, %rd789, %rd813;
	st.local.u64 	[%rd814], %rd2155;
	ld.const.u8 	%r129, [c_perm+13];
	mul.wide.u32 	%rd815, %r129, 8;
	add.s64 	%rd816, %rd789, %rd815;
	st.local.u64 	[%rd816], %rd2154;
	ld.const.u8 	%r130, [c_perm+14];
	mul.wide.u32 	%rd817, %r130, 8;
	add.s64 	%rd818, %rd789, %rd817;
	st.local.u64 	[%rd818], %rd2153;
	ld.const.u8 	%r131, [c_perm+15];
	mul.wide.u32 	%rd819, %r131, 8;
	add.s64 	%rd820, %rd789, %rd819;
	st.local.u64 	[%rd820], %rd2152;
	ld.const.u8 	%r132, [c_perm+16];
	mul.wide.u32 	%rd821, %r132, 8;
	add.s64 	%rd822, %rd789, %rd821;
	st.local.u64 	[%rd822], %rd2151;
	ld.const.u8 	%r133, [c_perm+17];
	mul.wide.u32 	%rd823, %r133, 8;
	add.s64 	%rd824, %rd789, %rd823;
	st.local.u64 	[%rd824], %rd2150;
	ld.const.u8 	%r134, [c_perm+18];
	mul.wide.u32 	%rd825, %r134, 8;
	add.s64 	%rd826, %rd789, %rd825;
	st.local.u64 	[%rd826], %rd2149;
	ld.const.u8 	%r135, [c_perm+19];
	mul.wide.u32 	%rd827, %r135, 8;
	add.s64 	%rd828, %rd789, %rd827;
	st.local.u64 	[%rd828], %rd2148;
	ld.const.u8 	%r136, [c_perm+20];
	mul.wide.u32 	%rd829, %r136, 8;
	add.s64 	%rd830, %rd789, %rd829;
	st.local.u64 	[%rd830], %rd2147;
	ld.const.u8 	%r137, [c_perm+21];
	mul.wide.u32 	%rd831, %r137, 8;
	add.s64 	%rd832, %rd789, %rd831;
	st.local.u64 	[%rd832], %rd2146;
	ld.const.u8 	%r138, [c_perm+22];
	mul.wide.u32 	%rd833, %r138, 8;
	add.s64 	%rd834, %rd789, %rd833;
	st.local.u64 	[%rd834], %rd2145;
	ld.const.u8 	%r139, [c_perm+23];
	mul.wide.u32 	%rd835, %r139, 8;
	add.s64 	%rd836, %rd789, %rd835;
	st.local.u64 	[%rd836], %rd2144;
	ld.const.u8 	%r140, [c_perm+24];
	mul.wide.u32 	%rd837, %r140, 8;
	add.s64 	%rd838, %rd789, %rd837;
	st.local.u64 	[%rd838], %rd2143;
	ld.const.u8 	%r141, [c_perm+25];
	mul.wide.u32 	%rd839, %r141, 8;
	add.s64 	%rd840, %rd789, %rd839;
	st.local.u64 	[%rd840], %rd2142;
	ld.const.u8 	%r142, [c_perm+26];
	mul.wide.u32 	%rd841, %r142, 8;
	add.s64 	%rd842, %rd789, %rd841;
	st.local.u64 	[%rd842], %rd2141;
	ld.const.u8 	%r143, [c_perm+27];
	mul.wide.u32 	%rd843, %r143, 8;
	add.s64 	%rd844, %rd789, %rd843;
	st.local.u64 	[%rd844], %rd2140;
	ld.const.u8 	%r144, [c_perm+28];
	mul.wide.u32 	%rd845, %r144, 8;
	add.s64 	%rd846, %rd789, %rd845;
	st.local.u64 	[%rd846], %rd2139;
	ld.const.u8 	%r145, [c_perm+29];
	mul.wide.u32 	%rd847, %r145, 8;
	add.s64 	%rd848, %rd789, %rd847;
	st.local.u64 	[%rd848], %rd2138;
	ld.const.u8 	%r146, [c_perm+30];
	mul.wide.u32 	%rd849, %r146, 8;
	add.s64 	%rd850, %rd789, %rd849;
	st.local.u64 	[%rd850], %rd2137;
	ld.const.u8 	%r147, [c_perm+31];
	mul.wide.u32 	%rd851, %r147, 8;
	add.s64 	%rd852, %rd789, %rd851;
	st.local.u64 	[%rd852], %rd2136;
	ld.const.u8 	%r148, [c_perm+32];
	mul.wide.u32 	%rd853, %r148, 8;
	add.s64 	%rd854, %rd789, %rd853;
	st.local.u64 	[%rd854], %rd2135;
	ld.const.u8 	%r149, [c_perm+33];
	mul.wide.u32 	%rd855, %r149, 8;
	add.s64 	%rd856, %rd789, %rd855;
	st.local.u64 	[%rd856], %rd2134;
	ld.const.u8 	%r150, [c_perm+34];
	mul.wide.u32 	%rd857, %r150, 8;
	add.s64 	%rd858, %rd789, %rd857;
	st.local.u64 	[%rd858], %rd2133;
	ld.const.u8 	%r151, [c_perm+35];
	mul.wide.u32 	%rd859, %r151, 8;
	add.s64 	%rd860, %rd789, %rd859;
	st.local.u64 	[%rd860], %rd2132;
	ld.const.u8 	%r152, [c_perm+36];
	mul.wide.u32 	%rd861, %r152, 8;
	add.s64 	%rd862, %rd789, %rd861;
	st.local.u64 	[%rd862], %rd2131;
	ld.const.u8 	%r153, [c_perm+37];
	mul.wide.u32 	%rd863, %r153, 8;
	add.s64 	%rd864, %rd789, %rd863;
	st.local.u64 	[%rd864], %rd2130;
	ld.const.u8 	%r154, [c_perm+38];
	mul.wide.u32 	%rd865, %r154, 8;
	add.s64 	%rd866, %rd789, %rd865;
	st.local.u64 	[%rd866], %rd2129;
	ld.const.u8 	%r155, [c_perm+39];
	mul.wide.u32 	%rd867, %r155, 8;
	add.s64 	%rd868, %rd789, %rd867;
	st.local.u64 	[%rd868], %rd2128;
	ld.const.u8 	%r156, [c_perm+40];
	mul.wide.u32 	%rd869, %r156, 8;
	add.s64 	%rd870, %rd789, %rd869;
	st.local.u64 	[%rd870], %rd2127;
	ld.const.u8 	%r157, [c_perm+41];
	mul.wide.u32 	%rd871, %r157, 8;
	add.s64 	%rd872, %rd789, %rd871;
	st.local.u64 	[%rd872], %rd2126;
	ld.const.u8 	%r158, [c_perm+42];
	mul.wide.u32 	%rd873, %r158, 8;
	add.s64 	%rd874, %rd789, %rd873;
	st.local.u64 	[%rd874], %rd2125;
	ld.const.u8 	%r159, [c_perm+43];
	mul.wide.u32 	%rd875, %r159, 8;
	add.s64 	%rd876, %rd789, %rd875;
	st.local.u64 	[%rd876], %rd2124;
	ld.const.u8 	%r160, [c_perm+44];
	mul.wide.u32 	%rd877, %r160, 8;
	add.s64 	%rd878, %rd789, %rd877;
	st.local.u64 	[%rd878], %rd2123;
	ld.const.u8 	%r161, [c_perm+45];
	mul.wide.u32 	%rd879, %r161, 8;
	add.s64 	%rd880, %rd789, %rd879;
	st.local.u64 	[%rd880], %rd2122;
	ld.const.u8 	%r162, [c_perm+46];
	mul.wide.u32 	%rd881, %r162, 8;
	add.s64 	%rd882, %rd789, %rd881;
	st.local.u64 	[%rd882], %rd2121;
	ld.const.u8 	%r163, [c_perm+47];
	mul.wide.u32 	%rd883, %r163, 8;
	add.s64 	%rd884, %rd789, %rd883;
	st.local.u64 	[%rd884], %rd2120;
	ld.const.u8 	%r164, [c_perm+48];
	mul.wide.u32 	%rd885, %r164, 8;
	add.s64 	%rd886, %rd789, %rd885;
	st.local.u64 	[%rd886], %rd2119;
	ld.const.u8 	%r165, [c_perm+49];
	mul.wide.u32 	%rd887, %r165, 8;
	add.s64 	%rd888, %rd789, %rd887;
	st.local.u64 	[%rd888], %rd2118;
	ld.const.u8 	%r166, [c_perm+50];
	mul.wide.u32 	%rd889, %r166, 8;
	add.s64 	%rd890, %rd789, %rd889;
	st.local.u64 	[%rd890], %rd2117;
	ld.const.u8 	%r167, [c_perm+51];
	mul.wide.u32 	%rd891, %r167, 8;
	add.s64 	%rd892, %rd789, %rd891;
	st.local.u64 	[%rd892], %rd2116;
	ld.const.u8 	%r168, [c_perm+52];
	mul.wide.u32 	%rd893, %r168, 8;
	add.s64 	%rd894, %rd789, %rd893;
	st.local.u64 	[%rd894], %rd2115;
	ld.const.u8 	%r169, [c_perm+53];
	mul.wide.u32 	%rd895, %r169, 8;
	add.s64 	%rd896, %rd789, %rd895;
	st.local.u64 	[%rd896], %rd2114;
	ld.const.u8 	%r170, [c_perm+54];
	mul.wide.u32 	%rd897, %r170, 8;
	add.s64 	%rd898, %rd789, %rd897;
	st.local.u64 	[%rd898], %rd2113;
	ld.const.u8 	%r171, [c_perm+55];
	mul.wide.u32 	%rd899, %r171, 8;
	add.s64 	%rd900, %rd789, %rd899;
	st.local.u64 	[%rd900], %rd2112;
	ld.const.u8 	%r172, [c_perm+56];
	mul.wide.u32 	%rd901, %r172, 8;
	add.s64 	%rd902, %rd789, %rd901;
	st.local.u64 	[%rd902], %rd2111;
	ld.const.u8 	%r173, [c_perm+57];
	mul.wide.u32 	%rd903, %r173, 8;
	add.s64 	%rd904, %rd789, %rd903;
	st.local.u64 	[%rd904], %rd2110;
	ld.const.u8 	%r174, [c_perm+58];
	mul.wide.u32 	%rd905, %r174, 8;
	add.s64 	%rd906, %rd789, %rd905;
	st.local.u64 	[%rd906], %rd2109;
	ld.const.u8 	%r175, [c_perm+59];
	mul.wide.u32 	%rd907, %r175, 8;
	add.s64 	%rd908, %rd789, %rd907;
	st.local.u64 	[%rd908], %rd2108;
	ld.const.u8 	%r176, [c_perm+60];
	mul.wide.u32 	%rd909, %r176, 8;
	add.s64 	%rd910, %rd789, %rd909;
	st.local.u64 	[%rd910], %rd2107;
	ld.const.u8 	%r177, [c_perm+61];
	mul.wide.u32 	%rd911, %r177, 8;
	add.s64 	%rd912, %rd789, %rd911;
	st.local.u64 	[%rd912], %rd2106;
	ld.const.u8 	%r178, [c_perm+62];
	mul.wide.u32 	%rd913, %r178, 8;
	add.s64 	%rd914, %rd789, %rd913;
	st.local.u64 	[%rd914], %rd2105;
	ld.const.u8 	%r179, [c_perm+63];
	mul.wide.u32 	%rd915, %r179, 8;
	add.s64 	%rd916, %rd789, %rd915;
	st.local.u64 	[%rd916], %rd2023;
	ld.local.v2.u64 	{%rd917, %rd918}, [%rd789];
	ld.local.v2.u64 	{%rd921, %rd922}, [%rd789+128];
	ld.local.v2.u64 	{%rd925, %rd926}, [%rd789+256];
	ld.local.v2.u64 	{%rd929, %rd930}, [%rd789+384];
	shr.s64 	%rd933, %rd929, 1;
	add.s64 	%rd934, %rd933, %rd921;
	shr.s64 	%rd935, %rd934, 1;
	sub.s64 	%rd936, %rd929, %rd935;
	add.s64 	%rd937, %rd936, %rd934;
	shl.b64 	%rd938, %rd936, 1;
	sub.s64 	%rd939, %rd938, %rd937;
	add.s64 	%rd940, %rd925, %rd917;
	shl.b64 	%rd941, %rd917, 1;
	sub.s64 	%rd942, %rd941, %rd940;
	add.s64 	%rd943, %rd937, %rd940;
	shl.b64 	%rd944, %rd940, 1;
	sub.s64 	%rd945, %rd944, %rd943;
	add.s64 	%rd946, %rd939, %rd942;
	shl.b64 	%rd947, %rd942, 1;
	sub.s64 	%rd948, %rd947, %rd946;
	shr.s64 	%rd949, %rd930, 1;
	add.s64 	%rd950, %rd949, %rd922;
	shr.s64 	%rd951, %rd950, 1;
	sub.s64 	%rd952, %rd930, %rd951;
	add.s64 	%rd953, %rd952, %rd950;
	shl.b64 	%rd954, %rd952, 1;
	sub.s64 	%rd955, %rd954, %rd953;
	add.s64 	%rd956, %rd926, %rd918;
	shl.b64 	%rd957, %rd918, 1;
	sub.s64 	%rd958, %rd957, %rd956;
	add.s64 	%rd959, %rd953, %rd956;
	shl.b64 	%rd960, %rd956, 1;
	sub.s64 	%rd961, %rd960, %rd959;
	add.s64 	%rd962, %rd955, %rd958;
	shl.b64 	%rd963, %rd958, 1;
	sub.s64 	%rd964, %rd963, %rd962;
	ld.local.v2.u64 	{%rd965, %rd966}, [%rd789+16];
	ld.local.v2.u64 	{%rd969, %rd970}, [%rd789+144];
	ld.local.v2.u64 	{%rd973, %rd974}, [%rd789+272];
	ld.local.v2.u64 	{%rd977, %rd978}, [%rd789+400];
	shr.s64 	%rd981, %rd977, 1;
	add.s64 	%rd982, %rd981, %rd969;
	shr.s64 	%rd983, %rd982, 1;
	sub.s64 	%rd984, %rd977, %rd983;
	add.s64 	%rd985, %rd984, %rd982;
	shl.b64 	%rd986, %rd984, 1;
	sub.s64 	%rd987, %rd986, %rd985;
	add.s64 	%rd988, %rd973, %rd965;
	shl.b64 	%rd989, %rd965, 1;
	sub.s64 	%rd990, %rd989, %rd988;
	add.s64 	%rd991, %rd985, %rd988;
	shl.b64 	%rd992, %rd988, 1;
	sub.s64 	%rd993, %rd992, %rd991;
	add.s64 	%rd994, %rd987, %rd990;
	shl.b64 	%rd995, %rd990, 1;
	sub.s64 	%rd996, %rd995, %rd994;
	shr.s64 	%rd997, %rd978, 1;
	add.s64 	%rd998, %rd997, %rd970;
	shr.s64 	%rd999, %rd998, 1;
	sub.s64 	%rd1000, %rd978, %rd999;
	add.s64 	%rd1001, %rd1000, %rd998;
	shl.b64 	%rd1002, %rd1000, 1;
	sub.s64 	%rd1003, %rd1002, %rd1001;
	add.s64 	%rd1004, %rd974, %rd966;
	shl.b64 	%rd1005, %rd966, 1;
	sub.s64 	%rd1006, %rd1005, %rd1004;
	add.s64 	%rd1007, %rd1001, %rd1004;
	shl.b64 	%rd1008, %rd1004, 1;
	sub.s64 	%rd1009, %rd1008, %rd1007;
	add.s64 	%rd1010, %rd1003, %rd1006;
	shl.b64 	%rd1011, %rd1006, 1;
	sub.s64 	%rd1012, %rd1011, %rd1010;
	ld.local.v2.u64 	{%rd1013, %rd1014}, [%rd789+32];
	ld.local.v2.u64 	{%rd1017, %rd1018}, [%rd789+160];
	ld.local.v2.u64 	{%rd1021, %rd1022}, [%rd789+288];
	ld.local.v2.u64 	{%rd1025, %rd1026}, [%rd789+416];
	shr.s64 	%rd1029, %rd1025, 1;
	add.s64 	%rd1030, %rd1029, %rd1017;
	shr.s64 	%rd1031, %rd1030, 1;
	sub.s64 	%rd1032, %rd1025, %rd1031;
	add.s64 	%rd1033, %rd1032, %rd1030;
	shl.b64 	%rd1034, %rd1032, 1;
	sub.s64 	%rd1035, %rd1034, %rd1033;
	add.s64 	%rd1036, %rd1021, %rd1013;
	shl.b64 	%rd1037, %rd1013, 1;
	sub.s64 	%rd1038, %rd1037, %rd1036;
	add.s64 	%rd1039, %rd1033, %rd1036;
	shl.b64 	%rd1040, %rd1036, 1;
	sub.s64 	%rd1041, %rd1040, %rd1039;
	add.s64 	%rd1042, %rd1035, %rd1038;
	shl.b64 	%rd1043, %rd1038, 1;
	sub.s64 	%rd1044, %rd1043, %rd1042;
	shr.s64 	%rd1045, %rd1026, 1;
	add.s64 	%rd1046, %rd1045, %rd1018;
	shr.s64 	%rd1047, %rd1046, 1;
	sub.s64 	%rd1048, %rd1026, %rd1047;
	add.s64 	%rd1049, %rd1048, %rd1046;
	shl.b64 	%rd1050, %rd1048, 1;
	sub.s64 	%rd1051, %rd1050, %rd1049;
	add.s64 	%rd1052, %rd1022, %rd1014;
	shl.b64 	%rd1053, %rd1014, 1;
	sub.s64 	%rd1054, %rd1053, %rd1052;
	add.s64 	%rd1055, %rd1049, %rd1052;
	shl.b64 	%rd1056, %rd1052, 1;
	sub.s64 	%rd1057, %rd1056, %rd1055;
	add.s64 	%rd1058, %rd1051, %rd1054;
	shl.b64 	%rd1059, %rd1054, 1;
	sub.s64 	%rd1060, %rd1059, %rd1058;
	ld.local.v2.u64 	{%rd1061, %rd1062}, [%rd789+48];
	ld.local.v2.u64 	{%rd1065, %rd1066}, [%rd789+176];
	ld.local.v2.u64 	{%rd1069, %rd1070}, [%rd789+304];
	ld.local.v2.u64 	{%rd1073, %rd1074}, [%rd789+432];
	shr.s64 	%rd1077, %rd1073, 1;
	add.s64 	%rd1078, %rd1077, %rd1065;
	shr.s64 	%rd1079, %rd1078, 1;
	sub.s64 	%rd1080, %rd1073, %rd1079;
	add.s64 	%rd1081, %rd1080, %rd1078;
	shl.b64 	%rd1082, %rd1080, 1;
	sub.s64 	%rd1083, %rd1082, %rd1081;
	add.s64 	%rd1084, %rd1069, %rd1061;
	shl.b64 	%rd1085, %rd1061, 1;
	sub.s64 	%rd1086, %rd1085, %rd1084;
	add.s64 	%rd1087, %rd1081, %rd1084;
	shl.b64 	%rd1088, %rd1084, 1;
	sub.s64 	%rd1089, %rd1088, %rd1087;
	add.s64 	%rd1090, %rd1083, %rd1086;
	shl.b64 	%rd1091, %rd1086, 1;
	sub.s64 	%rd1092, %rd1091, %rd1090;
	shr.s64 	%rd1093, %rd1074, 1;
	add.s64 	%rd1094, %rd1093, %rd1066;
	shr.s64 	%rd1095, %rd1094, 1;
	sub.s64 	%rd1096, %rd1074, %rd1095;
	add.s64 	%rd1097, %rd1096, %rd1094;
	shl.b64 	%rd1098, %rd1096, 1;
	sub.s64 	%rd1099, %rd1098, %rd1097;
	add.s64 	%rd1100, %rd1070, %rd1062;
	shl.b64 	%rd1101, %rd1062, 1;
	sub.s64 	%rd1102, %rd1101, %rd1100;
	add.s64 	%rd1103, %rd1097, %rd1100;
	shl.b64 	%rd1104, %rd1100, 1;
	sub.s64 	%rd1105, %rd1104, %rd1103;
	add.s64 	%rd1106, %rd1099, %rd1102;
	shl.b64 	%rd1107, %rd1102, 1;
	sub.s64 	%rd1108, %rd1107, %rd1106;
	ld.local.v2.u64 	{%rd1109, %rd1110}, [%rd789+64];
	ld.local.v2.u64 	{%rd1113, %rd1114}, [%rd789+192];
	ld.local.v2.u64 	{%rd1117, %rd1118}, [%rd789+320];
	ld.local.v2.u64 	{%rd1121, %rd1122}, [%rd789+448];
	shr.s64 	%rd1125, %rd1121, 1;
	add.s64 	%rd1126, %rd1125, %rd1113;
	shr.s64 	%rd1127, %rd1126, 1;
	sub.s64 	%rd1128, %rd1121, %rd1127;
	add.s64 	%rd1129, %rd1128, %rd1126;
	shl.b64 	%rd1130, %rd1128, 1;
	sub.s64 	%rd1131, %rd1130, %rd1129;
	add.s64 	%rd1132, %rd1117, %rd1109;
	shl.b64 	%rd1133, %rd1109, 1;
	sub.s64 	%rd1134, %rd1133, %rd1132;
	add.s64 	%rd1135, %rd1129, %rd1132;
	shl.b64 	%rd1136, %rd1132, 1;
	sub.s64 	%rd1137, %rd1136, %rd1135;
	add.s64 	%rd1138, %rd1131, %rd1134;
	shl.b64 	%rd1139, %rd1134, 1;
	sub.s64 	%rd1140, %rd1139, %rd1138;
	shr.s64 	%rd1141, %rd1122, 1;
	add.s64 	%rd1142, %rd1141, %rd1114;
	shr.s64 	%rd1143, %rd1142, 1;
	sub.s64 	%rd1144, %rd1122, %rd1143;
	add.s64 	%rd1145, %rd1144, %rd1142;
	shl.b64 	%rd1146, %rd1144, 1;
	sub.s64 	%rd1147, %rd1146, %rd1145;
	add.s64 	%rd1148, %rd1118, %rd1110;
	shl.b64 	%rd1149, %rd1110, 1;
	sub.s64 	%rd1150, %rd1149, %rd1148;
	add.s64 	%rd1151, %rd1145, %rd1148;
	shl.b64 	%rd1152, %rd1148, 1;
	sub.s64 	%rd1153, %rd1152, %rd1151;
	add.s64 	%rd1154, %rd1147, %rd1150;
	shl.b64 	%rd1155, %rd1150, 1;
	sub.s64 	%rd1156, %rd1155, %rd1154;
	ld.local.v2.u64 	{%rd1157, %rd1158}, [%rd789+80];
	ld.local.v2.u64 	{%rd1161, %rd1162}, [%rd789+208];
	ld.local.v2.u64 	{%rd1165, %rd1166}, [%rd789+336];
	ld.local.v2.u64 	{%rd1169, %rd1170}, [%rd789+464];
	shr.s64 	%rd1173, %rd1169, 1;
	add.s64 	%rd1174, %rd1173, %rd1161;
	shr.s64 	%rd1175, %rd1174, 1;
	sub.s64 	%rd1176, %rd1169, %rd1175;
	add.s64 	%rd1177, %rd1176, %rd1174;
	shl.b64 	%rd1178, %rd1176, 1;
	sub.s64 	%rd1179, %rd1178, %rd1177;
	add.s64 	%rd1180, %rd1165, %rd1157;
	shl.b64 	%rd1181, %rd1157, 1;
	sub.s64 	%rd1182, %rd1181, %rd1180;
	add.s64 	%rd1183, %rd1177, %rd1180;
	shl.b64 	%rd1184, %rd1180, 1;
	sub.s64 	%rd1185, %rd1184, %rd1183;
	add.s64 	%rd1186, %rd1179, %rd1182;
	shl.b64 	%rd1187, %rd1182, 1;
	sub.s64 	%rd1188, %rd1187, %rd1186;
	shr.s64 	%rd1189, %rd1170, 1;
	add.s64 	%rd1190, %rd1189, %rd1162;
	shr.s64 	%rd1191, %rd1190, 1;
	sub.s64 	%rd1192, %rd1170, %rd1191;
	add.s64 	%rd1193, %rd1192, %rd1190;
	shl.b64 	%rd1194, %rd1192, 1;
	sub.s64 	%rd1195, %rd1194, %rd1193;
	add.s64 	%rd1196, %rd1166, %rd1158;
	shl.b64 	%rd1197, %rd1158, 1;
	sub.s64 	%rd1198, %rd1197, %rd1196;
	add.s64 	%rd1199, %rd1193, %rd1196;
	shl.b64 	%rd1200, %rd1196, 1;
	sub.s64 	%rd1201, %rd1200, %rd1199;
	add.s64 	%rd1202, %rd1195, %rd1198;
	shl.b64 	%rd1203, %rd1198, 1;
	sub.s64 	%rd1204, %rd1203, %rd1202;
	ld.local.v2.u64 	{%rd1205, %rd1206}, [%rd789+96];
	ld.local.v2.u64 	{%rd1209, %rd1210}, [%rd789+224];
	ld.local.v2.u64 	{%rd1213, %rd1214}, [%rd789+352];
	ld.local.v2.u64 	{%rd1217, %rd1218}, [%rd789+480];
	shr.s64 	%rd1221, %rd1217, 1;
	add.s64 	%rd1222, %rd1221, %rd1209;
	shr.s64 	%rd1223, %rd1222, 1;
	sub.s64 	%rd1224, %rd1217, %rd1223;
	add.s64 	%rd1225, %rd1224, %rd1222;
	shl.b64 	%rd1226, %rd1224, 1;
	sub.s64 	%rd1227, %rd1226, %rd1225;
	add.s64 	%rd1228, %rd1213, %rd1205;
	shl.b64 	%rd1229, %rd1205, 1;
	sub.s64 	%rd1230, %rd1229, %rd1228;
	add.s64 	%rd1231, %rd1225, %rd1228;
	shl.b64 	%rd1232, %rd1228, 1;
	sub.s64 	%rd1233, %rd1232, %rd1231;
	add.s64 	%rd1234, %rd1227, %rd1230;
	shl.b64 	%rd1235, %rd1230, 1;
	sub.s64 	%rd1236, %rd1235, %rd1234;
	shr.s64 	%rd1237, %rd1218, 1;
	add.s64 	%rd1238, %rd1237, %rd1210;
	shr.s64 	%rd1239, %rd1238, 1;
	sub.s64 	%rd1240, %rd1218, %rd1239;
	add.s64 	%rd1241, %rd1240, %rd1238;
	shl.b64 	%rd1242, %rd1240, 1;
	sub.s64 	%rd1243, %rd1242, %rd1241;
	add.s64 	%rd1244, %rd1214, %rd1206;
	shl.b64 	%rd1245, %rd1206, 1;
	sub.s64 	%rd1246, %rd1245, %rd1244;
	add.s64 	%rd1247, %rd1241, %rd1244;
	shl.b64 	%rd1248, %rd1244, 1;
	sub.s64 	%rd1249, %rd1248, %rd1247;
	add.s64 	%rd1250, %rd1243, %rd1246;
	shl.b64 	%rd1251, %rd1246, 1;
	sub.s64 	%rd1252, %rd1251, %rd1250;
	ld.local.v2.u64 	{%rd1253, %rd1254}, [%rd789+112];
	ld.local.v2.u64 	{%rd1257, %rd1258}, [%rd789+240];
	ld.local.v2.u64 	{%rd1261, %rd1262}, [%rd789+368];
	ld.local.v2.u64 	{%rd1265, %rd1266}, [%rd789+496];
	shr.s64 	%rd1269, %rd1265, 1;
	add.s64 	%rd1270, %rd1269, %rd1257;
	shr.s64 	%rd1271, %rd1270, 1;
	sub.s64 	%rd1272, %rd1265, %rd1271;
	add.s64 	%rd1273, %rd1272, %rd1270;
	shl.b64 	%rd1274, %rd1272, 1;
	sub.s64 	%rd1275, %rd1274, %rd1273;
	add.s64 	%rd1276, %rd1261, %rd1253;
	shl.b64 	%rd1277, %rd1253, 1;
	sub.s64 	%rd1278, %rd1277, %rd1276;
	add.s64 	%rd1279, %rd1273, %rd1276;
	shl.b64 	%rd1280, %rd1276, 1;
	sub.s64 	%rd1281, %rd1280, %rd1279;
	add.s64 	%rd1282, %rd1275, %rd1278;
	shl.b64 	%rd1283, %rd1278, 1;
	sub.s64 	%rd1284, %rd1283, %rd1282;
	shr.s64 	%rd1285, %rd1266, 1;
	add.s64 	%rd1286, %rd1285, %rd1258;
	shr.s64 	%rd1287, %rd1286, 1;
	sub.s64 	%rd1288, %rd1266, %rd1287;
	add.s64 	%rd1289, %rd1288, %rd1286;
	shl.b64 	%rd1290, %rd1288, 1;
	sub.s64 	%rd1291, %rd1290, %rd1289;
	add.s64 	%rd1292, %rd1262, %rd1254;
	shl.b64 	%rd1293, %rd1254, 1;
	sub.s64 	%rd1294, %rd1293, %rd1292;
	add.s64 	%rd1295, %rd1289, %rd1292;
	shl.b64 	%rd1296, %rd1292, 1;
	sub.s64 	%rd1297, %rd1296, %rd1295;
	add.s64 	%rd1298, %rd1291, %rd1294;
	shl.b64 	%rd1299, %rd1294, 1;
	sub.s64 	%rd1300, %rd1299, %rd1298;
	shr.s64 	%rd1301, %rd1236, 1;
	add.s64 	%rd1302, %rd1301, %rd1044;
	shr.s64 	%rd1303, %rd1302, 1;
	sub.s64 	%rd1304, %rd1236, %rd1303;
	add.s64 	%rd1305, %rd1304, %rd1302;
	shl.b64 	%rd1306, %rd1304, 1;
	sub.s64 	%rd1307, %rd1306, %rd1305;
	add.s64 	%rd1308, %rd1140, %rd948;
	shl.b64 	%rd1309, %rd948, 1;
	sub.s64 	%rd1310, %rd1309, %rd1308;
	add.s64 	%rd1311, %rd1305, %rd1308;
	shl.b64 	%rd1312, %rd1308, 1;
	sub.s64 	%rd1313, %rd1312, %rd1311;
	add.s64 	%rd1314, %rd1307, %rd1310;
	shl.b64 	%rd1315, %rd1310, 1;
	sub.s64 	%rd1316, %rd1315, %rd1314;
	shr.s64 	%rd1317, %rd1231, 1;
	add.s64 	%rd1318, %rd1317, %rd1039;
	shr.s64 	%rd1319, %rd1318, 1;
	sub.s64 	%rd1320, %rd1231, %rd1319;
	add.s64 	%rd1321, %rd1320, %rd1318;
	shl.b64 	%rd1322, %rd1320, 1;
	sub.s64 	%rd1323, %rd1322, %rd1321;
	add.s64 	%rd1324, %rd1135, %rd943;
	shl.b64 	%rd1325, %rd943, 1;
	sub.s64 	%rd1326, %rd1325, %rd1324;
	add.s64 	%rd1327, %rd1321, %rd1324;
	shl.b64 	%rd1328, %rd1324, 1;
	sub.s64 	%rd1329, %rd1328, %rd1327;
	add.s64 	%rd1330, %rd1323, %rd1326;
	shl.b64 	%rd1331, %rd1326, 1;
	sub.s64 	%rd1332, %rd1331, %rd1330;
	shr.s64 	%rd1333, %rd1233, 1;
	add.s64 	%rd1334, %rd1333, %rd1041;
	shr.s64 	%rd1335, %rd1334, 1;
	sub.s64 	%rd1336, %rd1233, %rd1335;
	add.s64 	%rd1337, %rd1336, %rd1334;
	shl.b64 	%rd1338, %rd1336, 1;
	sub.s64 	%rd1339, %rd1338, %rd1337;
	add.s64 	%rd1340, %rd1137, %rd945;
	shl.b64 	%rd1341, %rd945, 1;
	sub.s64 	%rd1342, %rd1341, %rd1340;
	add.s64 	%rd1343, %rd1337, %rd1340;
	shl.b64 	%rd1344, %rd1340, 1;
	sub.s64 	%rd1345, %rd1344, %rd1343;
	add.s64 	%rd1346, %rd1339, %rd1342;
	shl.b64 	%rd1347, %rd1342, 1;
	sub.s64 	%rd1348, %rd1347, %rd1346;
	shr.s64 	%rd1349, %rd1234, 1;
	add.s64 	%rd1350, %rd1349, %rd1042;
	shr.s64 	%rd1351, %rd1350, 1;
	sub.s64 	%rd1352, %rd1234, %rd1351;
	add.s64 	%rd1353, %rd1352, %rd1350;
	shl.b64 	%rd1354, %rd1352, 1;
	sub.s64 	%rd1355, %rd1354, %rd1353;
	add.s64 	%rd1356, %rd1138, %rd946;
	shl.b64 	%rd1357, %rd946, 1;
	sub.s64 	%rd1358, %rd1357, %rd1356;
	add.s64 	%rd1359, %rd1353, %rd1356;
	shl.b64 	%rd1360, %rd1356, 1;
	sub.s64 	%rd1361, %rd1360, %rd1359;
	add.s64 	%rd1362, %rd1355, %rd1358;
	shl.b64 	%rd1363, %rd1358, 1;
	sub.s64 	%rd1364, %rd1363, %rd1362;
	shr.s64 	%rd1365, %rd1252, 1;
	add.s64 	%rd1366, %rd1365, %rd1060;
	shr.s64 	%rd1367, %rd1366, 1;
	sub.s64 	%rd1368, %rd1252, %rd1367;
	add.s64 	%rd1369, %rd1368, %rd1366;
	shl.b64 	%rd1370, %rd1368, 1;
	sub.s64 	%rd1371, %rd1370, %rd1369;
	add.s64 	%rd1372, %rd1156, %rd964;
	shl.b64 	%rd1373, %rd964, 1;
	sub.s64 	%rd1374, %rd1373, %rd1372;
	add.s64 	%rd1375, %rd1369, %rd1372;
	shl.b64 	%rd1376, %rd1372, 1;
	sub.s64 	%rd1377, %rd1376, %rd1375;
	add.s64 	%rd1378, %rd1371, %rd1374;
	shl.b64 	%rd1379, %rd1374, 1;
	sub.s64 	%rd1380, %rd1379, %rd1378;
	shr.s64 	%rd1381, %rd1247, 1;
	add.s64 	%rd1382, %rd1381, %rd1055;
	shr.s64 	%rd1383, %rd1382, 1;
	sub.s64 	%rd1384, %rd1247, %rd1383;
	add.s64 	%rd1385, %rd1384, %rd1382;
	shl.b64 	%rd1386, %rd1384, 1;
	sub.s64 	%rd1387, %rd1386, %rd1385;
	add.s64 	%rd1388, %rd1151, %rd959;
	shl.b64 	%rd1389, %rd959, 1;
	sub.s64 	%rd1390, %rd1389, %rd1388;
	add.s64 	%rd1391, %rd1385, %rd1388;
	shl.b64 	%rd1392, %rd1388, 1;
	sub.s64 	%rd1393, %rd1392, %rd1391;
	add.s64 	%rd1394, %rd1387, %rd1390;
	shl.b64 	%rd1395, %rd1390, 1;
	sub.s64 	%rd1396, %rd1395, %rd1394;
	shr.s64 	%rd1397, %rd1249, 1;
	add.s64 	%rd1398, %rd1397, %rd1057;
	shr.s64 	%rd1399, %rd1398, 1;
	sub.s64 	%rd1400, %rd1249, %rd1399;
	add.s64 	%rd1401, %rd1400, %rd1398;
	shl.b64 	%rd1402, %rd1400, 1;
	sub.s64 	%rd1403, %rd1402, %rd1401;
	add.s64 	%rd1404, %rd1153, %rd961;
	shl.b64 	%rd1405, %rd961, 1;
	sub.s64 	%rd1406, %rd1405, %rd1404;
	add.s64 	%rd1407, %rd1401, %rd1404;
	shl.b64 	%rd1408, %rd1404, 1;
	sub.s64 	%rd1409, %rd1408, %rd1407;
	add.s64 	%rd1410, %rd1403, %rd1406;
	shl.b64 	%rd1411, %rd1406, 1;
	sub.s64 	%rd1412, %rd1411, %rd1410;
	shr.s64 	%rd1413, %rd1250, 1;
	add.s64 	%rd1414, %rd1413, %rd1058;
	shr.s64 	%rd1415, %rd1414, 1;
	sub.s64 	%rd1416, %rd1250, %rd1415;
	add.s64 	%rd1417, %rd1416, %rd1414;
	shl.b64 	%rd1418, %rd1416, 1;
	sub.s64 	%rd1419, %rd1418, %rd1417;
	add.s64 	%rd1420, %rd1154, %rd962;
	shl.b64 	%rd1421, %rd962, 1;
	sub.s64 	%rd1422, %rd1421, %rd1420;
	add.s64 	%rd1423, %rd1417, %rd1420;
	shl.b64 	%rd1424, %rd1420, 1;
	sub.s64 	%rd1425, %rd1424, %rd1423;
	add.s64 	%rd1426, %rd1419, %rd1422;
	shl.b64 	%rd1427, %rd1422, 1;
	sub.s64 	%rd1428, %rd1427, %rd1426;
	shr.s64 	%rd1429, %rd1284, 1;
	add.s64 	%rd1430, %rd1429, %rd1092;
	shr.s64 	%rd1431, %rd1430, 1;
	sub.s64 	%rd1432, %rd1284, %rd1431;
	add.s64 	%rd1433, %rd1432, %rd1430;
	shl.b64 	%rd1434, %rd1432, 1;
	sub.s64 	%rd1435, %rd1434, %rd1433;
	add.s64 	%rd1436, %rd1188, %rd996;
	shl.b64 	%rd1437, %rd996, 1;
	sub.s64 	%rd1438, %rd1437, %rd1436;
	add.s64 	%rd1439, %rd1433, %rd1436;
	shl.b64 	%rd1440, %rd1436, 1;
	sub.s64 	%rd1441, %rd1440, %rd1439;
	add.s64 	%rd1442, %rd1435, %rd1438;
	shl.b64 	%rd1443, %rd1438, 1;
	sub.s64 	%rd1444, %rd1443, %rd1442;
	shr.s64 	%rd1445, %rd1279, 1;
	add.s64 	%rd1446, %rd1445, %rd1087;
	shr.s64 	%rd1447, %rd1446, 1;
	sub.s64 	%rd1448, %rd1279, %rd1447;
	add.s64 	%rd1449, %rd1448, %rd1446;
	shl.b64 	%rd1450, %rd1448, 1;
	sub.s64 	%rd1451, %rd1450, %rd1449;
	add.s64 	%rd1452, %rd1183, %rd991;
	shl.b64 	%rd1453, %rd991, 1;
	sub.s64 	%rd1454, %rd1453, %rd1452;
	add.s64 	%rd1455, %rd1449, %rd1452;
	shl.b64 	%rd1456, %rd1452, 1;
	sub.s64 	%rd1457, %rd1456, %rd1455;
	add.s64 	%rd1458, %rd1451, %rd1454;
	shl.b64 	%rd1459, %rd1454, 1;
	sub.s64 	%rd1460, %rd1459, %rd1458;
	shr.s64 	%rd1461, %rd1281, 1;
	add.s64 	%rd1462, %rd1461, %rd1089;
	shr.s64 	%rd1463, %rd1462, 1;
	sub.s64 	%rd1464, %rd1281, %rd1463;
	add.s64 	%rd1465, %rd1464, %rd1462;
	shl.b64 	%rd1466, %rd1464, 1;
	sub.s64 	%rd1467, %rd1466, %rd1465;
	add.s64 	%rd1468, %rd1185, %rd993;
	shl.b64 	%rd1469, %rd993, 1;
	sub.s64 	%rd1470, %rd1469, %rd1468;
	add.s64 	%rd1471, %rd1465, %rd1468;
	shl.b64 	%rd1472, %rd1468, 1;
	sub.s64 	%rd1473, %rd1472, %rd1471;
	add.s64 	%rd1474, %rd1467, %rd1470;
	shl.b64 	%rd1475, %rd1470, 1;
	sub.s64 	%rd1476, %rd1475, %rd1474;
	shr.s64 	%rd1477, %rd1282, 1;
	add.s64 	%rd1478, %rd1477, %rd1090;
	shr.s64 	%rd1479, %rd1478, 1;
	sub.s64 	%rd1480, %rd1282, %rd1479;
	add.s64 	%rd1481, %rd1480, %rd1478;
	shl.b64 	%rd1482, %rd1480, 1;
	sub.s64 	%rd1483, %rd1482, %rd1481;
	add.s64 	%rd1484, %rd1186, %rd994;
	shl.b64 	%rd1485, %rd994, 1;
	sub.s64 	%rd1486, %rd1485, %rd1484;
	add.s64 	%rd1487, %rd1481, %rd1484;
	shl.b64 	%rd1488, %rd1484, 1;
	sub.s64 	%rd1489, %rd1488, %rd1487;
	add.s64 	%rd1490, %rd1483, %rd1486;
	shl.b64 	%rd1491, %rd1486, 1;
	sub.s64 	%rd1492, %rd1491, %rd1490;
	shr.s64 	%rd1493, %rd1300, 1;
	add.s64 	%rd1494, %rd1493, %rd1108;
	shr.s64 	%rd1495, %rd1494, 1;
	sub.s64 	%rd1496, %rd1300, %rd1495;
	add.s64 	%rd1497, %rd1496, %rd1494;
	shl.b64 	%rd1498, %rd1496, 1;
	sub.s64 	%rd1499, %rd1498, %rd1497;
	add.s64 	%rd1500, %rd1204, %rd1012;
	shl.b64 	%rd1501, %rd1012, 1;
	sub.s64 	%rd1502, %rd1501, %rd1500;
	add.s64 	%rd1503, %rd1497, %rd1500;
	shl.b64 	%rd1504, %rd1500, 1;
	sub.s64 	%rd1505, %rd1504, %rd1503;
	add.s64 	%rd1506, %rd1499, %rd1502;
	shl.b64 	%rd1507, %rd1502, 1;
	sub.s64 	%rd1508, %rd1507, %rd1506;
	shr.s64 	%rd1509, %rd1295, 1;
	add.s64 	%rd1510, %rd1509, %rd1103;
	shr.s64 	%rd1511, %rd1510, 1;
	sub.s64 	%rd1512, %rd1295, %rd1511;
	add.s64 	%rd1513, %rd1512, %rd1510;
	shl.b64 	%rd1514, %rd1512, 1;
	sub.s64 	%rd1515, %rd1514, %rd1513;
	add.s64 	%rd1516, %rd1199, %rd1007;
	shl.b64 	%rd1517, %rd1007, 1;
	sub.s64 	%rd1518, %rd1517, %rd1516;
	add.s64 	%rd1519, %rd1513, %rd1516;
	shl.b64 	%rd1520, %rd1516, 1;
	sub.s64 	%rd1521, %rd1520, %rd1519;
	add.s64 	%rd1522, %rd1515, %rd1518;
	shl.b64 	%rd1523, %rd1518, 1;
	sub.s64 	%rd1524, %rd1523, %rd1522;
	shr.s64 	%rd1525, %rd1297, 1;
	add.s64 	%rd1526, %rd1525, %rd1105;
	shr.s64 	%rd1527, %rd1526, 1;
	sub.s64 	%rd1528, %rd1297, %rd1527;
	add.s64 	%rd1529, %rd1528, %rd1526;
	shl.b64 	%rd1530, %rd1528, 1;
	sub.s64 	%rd1531, %rd1530, %rd1529;
	add.s64 	%rd1532, %rd1201, %rd1009;
	shl.b64 	%rd1533, %rd1009, 1;
	sub.s64 	%rd1534, %rd1533, %rd1532;
	add.s64 	%rd1535, %rd1529, %rd1532;
	shl.b64 	%rd1536, %rd1532, 1;
	sub.s64 	%rd1537, %rd1536, %rd1535;
	add.s64 	%rd1538, %rd1531, %rd1534;
	shl.b64 	%rd1539, %rd1534, 1;
	sub.s64 	%rd1540, %rd1539, %rd1538;
	shr.s64 	%rd1541, %rd1298, 1;
	add.s64 	%rd1542, %rd1541, %rd1106;
	shr.s64 	%rd1543, %rd1542, 1;
	sub.s64 	%rd1544, %rd1298, %rd1543;
	add.s64 	%rd1545, %rd1544, %rd1542;
	shl.b64 	%rd1546, %rd1544, 1;
	sub.s64 	%rd1547, %rd1546, %rd1545;
	add.s64 	%rd1548, %rd1202, %rd1010;
	shl.b64 	%rd1549, %rd1010, 1;
	sub.s64 	%rd1550, %rd1549, %rd1548;
	add.s64 	%rd1551, %rd1545, %rd1548;
	shl.b64 	%rd1552, %rd1548, 1;
	sub.s64 	%rd1553, %rd1552, %rd1551;
	add.s64 	%rd1554, %rd1547, %rd1550;
	shl.b64 	%rd1555, %rd1550, 1;
	sub.s64 	%rd1556, %rd1555, %rd1554;
	shr.s64 	%rd1557, %rd1508, 1;
	add.s64 	%rd1558, %rd1557, %rd1380;
	shr.s64 	%rd1559, %rd1558, 1;
	sub.s64 	%rd1560, %rd1508, %rd1559;
	add.s64 	%rd1561, %rd1560, %rd1558;
	shl.b64 	%rd1562, %rd1560, 1;
	sub.s64 	%rd1563, %rd1562, %rd1561;
	add.s64 	%rd1564, %rd1444, %rd1316;
	shl.b64 	%rd1565, %rd1316, 1;
	sub.s64 	%rd1566, %rd1565, %rd1564;
	add.s64 	%rd310, %rd1561, %rd1564;
	shl.b64 	%rd1567, %rd1564, 1;
	sub.s64 	%rd311, %rd1567, %rd310;
	add.s64 	%rd312, %rd1563, %rd1566;
	shl.b64 	%rd1568, %rd1566, 1;
	sub.s64 	%rd313, %rd1568, %rd312;
	st.local.v2.u64 	[%rd789+16], {%rd311, %rd312};
	st.local.v2.u64 	[%rd789], {%rd313, %rd310};
	shr.s64 	%rd1569, %rd1503, 1;
	add.s64 	%rd1570, %rd1569, %rd1375;
	shr.s64 	%rd1571, %rd1570, 1;
	sub.s64 	%rd1572, %rd1503, %rd1571;
	add.s64 	%rd1573, %rd1572, %rd1570;
	shl.b64 	%rd1574, %rd1572, 1;
	sub.s64 	%rd1575, %rd1574, %rd1573;
	add.s64 	%rd1576, %rd1439, %rd1311;
	shl.b64 	%rd1577, %rd1311, 1;
	sub.s64 	%rd1578, %rd1577, %rd1576;
	add.s64 	%rd314, %rd1573, %rd1576;
	shl.b64 	%rd1579, %rd1576, 1;
	sub.s64 	%rd315, %rd1579, %rd314;
	add.s64 	%rd316, %rd1575, %rd1578;
	shl.b64 	%rd1580, %rd1578, 1;
	sub.s64 	%rd317, %rd1580, %rd316;
	st.local.v2.u64 	[%rd789+48], {%rd315, %rd316};
	st.local.v2.u64 	[%rd789+32], {%rd317, %rd314};
	shr.s64 	%rd1581, %rd1505, 1;
	add.s64 	%rd1582, %rd1581, %rd1377;
	shr.s64 	%rd1583, %rd1582, 1;
	sub.s64 	%rd1584, %rd1505, %rd1583;
	add.s64 	%rd1585, %rd1584, %rd1582;
	shl.b64 	%rd1586, %rd1584, 1;
	sub.s64 	%rd1587, %rd1586, %rd1585;
	add.s64 	%rd1588, %rd1441, %rd1313;
	shl.b64 	%rd1589, %rd1313, 1;
	sub.s64 	%rd1590, %rd1589, %rd1588;
	add.s64 	%rd318, %rd1585, %rd1588;
	shl.b64 	%rd1591, %rd1588, 1;
	sub.s64 	%rd319, %rd1591, %rd318;
	add.s64 	%rd320, %rd1587, %rd1590;
	shl.b64 	%rd1592, %rd1590, 1;
	sub.s64 	%rd321, %rd1592, %rd320;
	st.local.v2.u64 	[%rd789+80], {%rd319, %rd320};
	st.local.v2.u64 	[%rd789+64], {%rd321, %rd318};
	shr.s64 	%rd1593, %rd1506, 1;
	add.s64 	%rd1594, %rd1593, %rd1378;
	shr.s64 	%rd1595, %rd1594, 1;
	sub.s64 	%rd1596, %rd1506, %rd1595;
	add.s64 	%rd1597, %rd1596, %rd1594;
	shl.b64 	%rd1598, %rd1596, 1;
	sub.s64 	%rd1599, %rd1598, %rd1597;
	add.s64 	%rd1600, %rd1442, %rd1314;
	shl.b64 	%rd1601, %rd1314, 1;
	sub.s64 	%rd1602, %rd1601, %rd1600;
	add.s64 	%rd322, %rd1597, %rd1600;
	shl.b64 	%rd1603, %rd1600, 1;
	sub.s64 	%rd323, %rd1603, %rd322;
	add.s64 	%rd324, %rd1599, %rd1602;
	shl.b64 	%rd1604, %rd1602, 1;
	sub.s64 	%rd325, %rd1604, %rd324;
	st.local.v2.u64 	[%rd789+112], {%rd323, %rd324};
	st.local.v2.u64 	[%rd789+96], {%rd325, %rd322};
	shr.s64 	%rd1605, %rd1524, 1;
	add.s64 	%rd1606, %rd1605, %rd1396;
	shr.s64 	%rd1607, %rd1606, 1;
	sub.s64 	%rd1608, %rd1524, %rd1607;
	add.s64 	%rd1609, %rd1608, %rd1606;
	shl.b64 	%rd1610, %rd1608, 1;
	sub.s64 	%rd1611, %rd1610, %rd1609;
	add.s64 	%rd1612, %rd1460, %rd1332;
	shl.b64 	%rd1613, %rd1332, 1;
	sub.s64 	%rd1614, %rd1613, %rd1612;
	add.s64 	%rd326, %rd1609, %rd1612;
	shl.b64 	%rd1615, %rd1612, 1;
	sub.s64 	%rd327, %rd1615, %rd326;
	add.s64 	%rd328, %rd1611, %rd1614;
	shl.b64 	%rd1616, %rd1614, 1;
	sub.s64 	%rd329, %rd1616, %rd328;
	st.local.v2.u64 	[%rd789+144], {%rd327, %rd328};
	st.local.v2.u64 	[%rd789+128], {%rd329, %rd326};
	shr.s64 	%rd1617, %rd1519, 1;
	add.s64 	%rd1618, %rd1617, %rd1391;
	shr.s64 	%rd1619, %rd1618, 1;
	sub.s64 	%rd1620, %rd1519, %rd1619;
	add.s64 	%rd1621, %rd1620, %rd1618;
	shl.b64 	%rd1622, %rd1620, 1;
	sub.s64 	%rd1623, %rd1622, %rd1621;
	add.s64 	%rd1624, %rd1455, %rd1327;
	shl.b64 	%rd1625, %rd1327, 1;
	sub.s64 	%rd1626, %rd1625, %rd1624;
	add.s64 	%rd330, %rd1621, %rd1624;
	shl.b64 	%rd1627, %rd1624, 1;
	sub.s64 	%rd331, %rd1627, %rd330;
	add.s64 	%rd332, %rd1623, %rd1626;
	shl.b64 	%rd1628, %rd1626, 1;
	sub.s64 	%rd333, %rd1628, %rd332;
	st.local.v2.u64 	[%rd789+176], {%rd331, %rd332};
	st.local.v2.u64 	[%rd789+160], {%rd333, %rd330};
	shr.s64 	%rd1629, %rd1521, 1;
	add.s64 	%rd1630, %rd1629, %rd1393;
	shr.s64 	%rd1631, %rd1630, 1;
	sub.s64 	%rd1632, %rd1521, %rd1631;
	add.s64 	%rd1633, %rd1632, %rd1630;
	shl.b64 	%rd1634, %rd1632, 1;
	sub.s64 	%rd1635, %rd1634, %rd1633;
	add.s64 	%rd1636, %rd1457, %rd1329;
	shl.b64 	%rd1637, %rd1329, 1;
	sub.s64 	%rd1638, %rd1637, %rd1636;
	add.s64 	%rd334, %rd1633, %rd1636;
	shl.b64 	%rd1639, %rd1636, 1;
	sub.s64 	%rd335, %rd1639, %rd334;
	add.s64 	%rd336, %rd1635, %rd1638;
	shl.b64 	%rd1640, %rd1638, 1;
	sub.s64 	%rd337, %rd1640, %rd336;
	st.local.v2.u64 	[%rd789+208], {%rd335, %rd336};
	st.local.v2.u64 	[%rd789+192], {%rd337, %rd334};
	shr.s64 	%rd1641, %rd1522, 1;
	add.s64 	%rd1642, %rd1641, %rd1394;
	shr.s64 	%rd1643, %rd1642, 1;
	sub.s64 	%rd1644, %rd1522, %rd1643;
	add.s64 	%rd1645, %rd1644, %rd1642;
	shl.b64 	%rd1646, %rd1644, 1;
	sub.s64 	%rd1647, %rd1646, %rd1645;
	add.s64 	%rd1648, %rd1458, %rd1330;
	shl.b64 	%rd1649, %rd1330, 1;
	sub.s64 	%rd1650, %rd1649, %rd1648;
	add.s64 	%rd338, %rd1645, %rd1648;
	shl.b64 	%rd1651, %rd1648, 1;
	sub.s64 	%rd339, %rd1651, %rd338;
	add.s64 	%rd340, %rd1647, %rd1650;
	shl.b64 	%rd1652, %rd1650, 1;
	sub.s64 	%rd341, %rd1652, %rd340;
	st.local.v2.u64 	[%rd789+240], {%rd339, %rd340};
	st.local.v2.u64 	[%rd789+224], {%rd341, %rd338};
	shr.s64 	%rd1653, %rd1540, 1;
	add.s64 	%rd1654, %rd1653, %rd1412;
	shr.s64 	%rd1655, %rd1654, 1;
	sub.s64 	%rd1656, %rd1540, %rd1655;
	add.s64 	%rd1657, %rd1656, %rd1654;
	shl.b64 	%rd1658, %rd1656, 1;
	sub.s64 	%rd1659, %rd1658, %rd1657;
	add.s64 	%rd1660, %rd1476, %rd1348;
	shl.b64 	%rd1661, %rd1348, 1;
	sub.s64 	%rd1662, %rd1661, %rd1660;
	add.s64 	%rd342, %rd1657, %rd1660;
	shl.b64 	%rd1663, %rd1660, 1;
	sub.s64 	%rd343, %rd1663, %rd342;
	add.s64 	%rd344, %rd1659, %rd1662;
	shl.b64 	%rd1664, %rd1662, 1;
	sub.s64 	%rd345, %rd1664, %rd344;
	st.local.v2.u64 	[%rd789+272], {%rd343, %rd344};
	st.local.v2.u64 	[%rd789+256], {%rd345, %rd342};
	shr.s64 	%rd1665, %rd1535, 1;
	add.s64 	%rd1666, %rd1665, %rd1407;
	shr.s64 	%rd1667, %rd1666, 1;
	sub.s64 	%rd1668, %rd1535, %rd1667;
	add.s64 	%rd1669, %rd1668, %rd1666;
	shl.b64 	%rd1670, %rd1668, 1;
	sub.s64 	%rd1671, %rd1670, %rd1669;
	add.s64 	%rd1672, %rd1471, %rd1343;
	shl.b64 	%rd1673, %rd1343, 1;
	sub.s64 	%rd1674, %rd1673, %rd1672;
	add.s64 	%rd346, %rd1669, %rd1672;
	shl.b64 	%rd1675, %rd1672, 1;
	sub.s64 	%rd347, %rd1675, %rd346;
	add.s64 	%rd348, %rd1671, %rd1674;
	shl.b64 	%rd1676, %rd1674, 1;
	sub.s64 	%rd349, %rd1676, %rd348;
	st.local.v2.u64 	[%rd789+304], {%rd347, %rd348};
	st.local.v2.u64 	[%rd789+288], {%rd349, %rd346};
	shr.s64 	%rd1677, %rd1537, 1;
	add.s64 	%rd1678, %rd1677, %rd1409;
	shr.s64 	%rd1679, %rd1678, 1;
	sub.s64 	%rd1680, %rd1537, %rd1679;
	add.s64 	%rd1681, %rd1680, %rd1678;
	shl.b64 	%rd1682, %rd1680, 1;
	sub.s64 	%rd1683, %rd1682, %rd1681;
	add.s64 	%rd1684, %rd1473, %rd1345;
	shl.b64 	%rd1685, %rd1345, 1;
	sub.s64 	%rd1686, %rd1685, %rd1684;
	add.s64 	%rd350, %rd1681, %rd1684;
	shl.b64 	%rd1687, %rd1684, 1;
	sub.s64 	%rd351, %rd1687, %rd350;
	add.s64 	%rd352, %rd1683, %rd1686;
	shl.b64 	%rd1688, %rd1686, 1;
	sub.s64 	%rd353, %rd1688, %rd352;
	st.local.v2.u64 	[%rd789+336], {%rd351, %rd352};
	st.local.v2.u64 	[%rd789+320], {%rd353, %rd350};
	shr.s64 	%rd1689, %rd1538, 1;
	add.s64 	%rd1690, %rd1689, %rd1410;
	shr.s64 	%rd1691, %rd1690, 1;
	sub.s64 	%rd1692, %rd1538, %rd1691;
	add.s64 	%rd1693, %rd1692, %rd1690;
	shl.b64 	%rd1694, %rd1692, 1;
	sub.s64 	%rd1695, %rd1694, %rd1693;
	add.s64 	%rd1696, %rd1474, %rd1346;
	shl.b64 	%rd1697, %rd1346, 1;
	sub.s64 	%rd1698, %rd1697, %rd1696;
	add.s64 	%rd354, %rd1693, %rd1696;
	shl.b64 	%rd1699, %rd1696, 1;
	sub.s64 	%rd355, %rd1699, %rd354;
	add.s64 	%rd356, %rd1695, %rd1698;
	shl.b64 	%rd1700, %rd1698, 1;
	sub.s64 	%rd357, %rd1700, %rd356;
	st.local.v2.u64 	[%rd789+368], {%rd355, %rd356};
	st.local.v2.u64 	[%rd789+352], {%rd357, %rd354};
	shr.s64 	%rd1701, %rd1556, 1;
	add.s64 	%rd1702, %rd1701, %rd1428;
	shr.s64 	%rd1703, %rd1702, 1;
	sub.s64 	%rd1704, %rd1556, %rd1703;
	add.s64 	%rd1705, %rd1704, %rd1702;
	shl.b64 	%rd1706, %rd1704, 1;
	sub.s64 	%rd1707, %rd1706, %rd1705;
	add.s64 	%rd1708, %rd1492, %rd1364;
	shl.b64 	%rd1709, %rd1364, 1;
	sub.s64 	%rd1710, %rd1709, %rd1708;
	add.s64 	%rd358, %rd1705, %rd1708;
	shl.b64 	%rd1711, %rd1708, 1;
	sub.s64 	%rd359, %rd1711, %rd358;
	add.s64 	%rd360, %rd1707, %rd1710;
	shl.b64 	%rd1712, %rd1710, 1;
	sub.s64 	%rd361, %rd1712, %rd360;
	st.local.v2.u64 	[%rd789+400], {%rd359, %rd360};
	st.local.v2.u64 	[%rd789+384], {%rd361, %rd358};
	shr.s64 	%rd1713, %rd1551, 1;
	add.s64 	%rd1714, %rd1713, %rd1423;
	shr.s64 	%rd1715, %rd1714, 1;
	sub.s64 	%rd1716, %rd1551, %rd1715;
	add.s64 	%rd1717, %rd1716, %rd1714;
	shl.b64 	%rd1718, %rd1716, 1;
	sub.s64 	%rd1719, %rd1718, %rd1717;
	add.s64 	%rd1720, %rd1487, %rd1359;
	shl.b64 	%rd1721, %rd1359, 1;
	sub.s64 	%rd1722, %rd1721, %rd1720;
	add.s64 	%rd362, %rd1717, %rd1720;
	shl.b64 	%rd1723, %rd1720, 1;
	sub.s64 	%rd363, %rd1723, %rd362;
	add.s64 	%rd364, %rd1719, %rd1722;
	shl.b64 	%rd1724, %rd1722, 1;
	sub.s64 	%rd365, %rd1724, %rd364;
	st.local.v2.u64 	[%rd789+432], {%rd363, %rd364};
	st.local.v2.u64 	[%rd789+416], {%rd365, %rd362};
	shr.s64 	%rd1725, %rd1553, 1;
	add.s64 	%rd1726, %rd1725, %rd1425;
	shr.s64 	%rd1727, %rd1726, 1;
	sub.s64 	%rd1728, %rd1553, %rd1727;
	add.s64 	%rd1729, %rd1728, %rd1726;
	shl.b64 	%rd1730, %rd1728, 1;
	sub.s64 	%rd1731, %rd1730, %rd1729;
	add.s64 	%rd1732, %rd1489, %rd1361;
	shl.b64 	%rd1733, %rd1361, 1;
	sub.s64 	%rd1734, %rd1733, %rd1732;
	add.s64 	%rd366, %rd1729, %rd1732;
	shl.b64 	%rd1735, %rd1732, 1;
	sub.s64 	%rd367, %rd1735, %rd366;
	add.s64 	%rd368, %rd1731, %rd1734;
	shl.b64 	%rd1736, %rd1734, 1;
	sub.s64 	%rd369, %rd1736, %rd368;
	st.local.v2.u64 	[%rd789+464], {%rd367, %rd368};
	st.local.v2.u64 	[%rd789+448], {%rd369, %rd366};
	shr.s64 	%rd1737, %rd1554, 1;
	add.s64 	%rd1738, %rd1737, %rd1426;
	shr.s64 	%rd1739, %rd1738, 1;
	sub.s64 	%rd1740, %rd1554, %rd1739;
	add.s64 	%rd1741, %rd1740, %rd1738;
	shl.b64 	%rd1742, %rd1740, 1;
	sub.s64 	%rd1743, %rd1742, %rd1741;
	add.s64 	%rd1744, %rd1490, %rd1362;
	shl.b64 	%rd1745, %rd1362, 1;
	sub.s64 	%rd1746, %rd1745, %rd1744;
	add.s64 	%rd370, %rd1741, %rd1744;
	shl.b64 	%rd1747, %rd1744, 1;
	sub.s64 	%rd371, %rd1747, %rd370;
	add.s64 	%rd372, %rd1743, %rd1746;
	shl.b64 	%rd1748, %rd1746, 1;
	sub.s64 	%rd373, %rd1748, %rd372;
	st.local.v2.u64 	[%rd789+496], {%rd371, %rd372};
	st.local.v2.u64 	[%rd789+480], {%rd373, %rd370};
	cvt.u32.u64	%r180, %rd2017;
	add.s32 	%r181, %r180, -62;
	mov.u32 	%r182, 2200;
	min.s32 	%r183, %r181, %r182;
	mov.u32 	%r184, -2200;
	max.s32 	%r50, %r184, %r183;
	setp.eq.s32	%p26, %r50, 0;
	mov.f64 	%fd275, 0d3FF0000000000000;
	@%p26 bra 	BB15_40;

	abs.s32 	%r51, %r50;
	setp.lt.s32	%p27, %r51, 1022;
	@%p27 bra 	BB15_39;
	bra.uni 	BB15_32;

BB15_39:
	shl.b32 	%r204, %r50, 20;
	add.s32 	%r205, %r204, 1072693248;
	mov.u32 	%r206, 0;
	mov.b64 	%fd275, {%r206, %r205};
	bra.uni 	BB15_40;

BB15_32:
	setp.lt.s32	%p28, %r51, 2044;
	@%p28 bra 	BB15_38;
	bra.uni 	BB15_33;

BB15_38:
	shr.u32 	%r195, %r50, 31;
	add.s32 	%r196, %r50, %r195;
	shr.s32 	%r197, %r196, 1;
	shl.b32 	%r198, %r197, 20;
	add.s32 	%r199, %r198, 1072693248;
	mov.u32 	%r200, 0;
	mov.b64 	%fd10, {%r200, %r199};
	sub.s32 	%r201, %r50, %r197;
	shl.b32 	%r202, %r201, 20;
	add.s32 	%r203, %r202, 1072693248;
	mov.b64 	%fd11, {%r200, %r203};
	mul.f64 	%fd275, %fd10, %fd11;
	bra.uni 	BB15_40;

BB15_33:
	shr.s32 	%r185, %r50, 31;
	shr.u32 	%r186, %r185, 30;
	add.s32 	%r187, %r50, %r186;
	shr.s32 	%r188, %r187, 2;
	shl.b32 	%r189, %r188, 20;
	add.s32 	%r190, %r189, 1072693248;
	mov.u32 	%r191, 0;
	mov.b64 	%fd6, {%r191, %r190};
	mul.f64 	%fd7, %fd6, %fd6;
	mul.f64 	%fd8, %fd6, %fd7;
	mad.lo.s32 	%r192, %r188, -3, %r50;
	shl.b32 	%r193, %r192, 20;
	add.s32 	%r194, %r193, 1072693248;
	mov.b64 	%fd9, {%r191, %r194};
	mul.f64 	%fd275, %fd9, %fd8;

BB15_40:
	add.u64 	%rd2012, %SPL, 512;
	add.s64 	%rd2011, %rd2012, 16;
	cvt.rn.f64.s64	%fd12, %rd313;
	cvt.rn.f64.s64	%fd13, %rd310;
	mul.f64 	%fd14, %fd275, %fd13;
	mul.f64 	%fd15, %fd275, %fd12;
	add.u64 	%rd1750, %SPL, 512;
	st.local.v2.f64 	[%rd1750], {%fd15, %fd14};
	cvt.rn.f64.s64	%fd16, %rd311;
	cvt.rn.f64.s64	%fd17, %rd312;
	mul.f64 	%fd18, %fd275, %fd17;
	mul.f64 	%fd19, %fd275, %fd16;
	st.local.v2.f64 	[%rd2011], {%fd19, %fd18};
	cvt.rn.f64.s64	%fd20, %rd317;
	cvt.rn.f64.s64	%fd21, %rd314;
	mul.f64 	%fd22, %fd275, %fd21;
	mul.f64 	%fd23, %fd275, %fd20;
	st.local.v2.f64 	[%rd2011+16], {%fd23, %fd22};
	cvt.rn.f64.s64	%fd24, %rd315;
	cvt.rn.f64.s64	%fd25, %rd316;
	mul.f64 	%fd26, %fd275, %fd25;
	mul.f64 	%fd27, %fd275, %fd24;
	st.local.v2.f64 	[%rd2011+32], {%fd27, %fd26};
	cvt.rn.f64.s64	%fd28, %rd321;
	cvt.rn.f64.s64	%fd29, %rd318;
	mul.f64 	%fd30, %fd275, %fd29;
	mul.f64 	%fd31, %fd275, %fd28;
	st.local.v2.f64 	[%rd2011+48], {%fd31, %fd30};
	cvt.rn.f64.s64	%fd32, %rd319;
	cvt.rn.f64.s64	%fd33, %rd320;
	mul.f64 	%fd34, %fd275, %fd33;
	mul.f64 	%fd35, %fd275, %fd32;
	st.local.v2.f64 	[%rd2011+64], {%fd35, %fd34};
	cvt.rn.f64.s64	%fd36, %rd325;
	cvt.rn.f64.s64	%fd37, %rd322;
	mul.f64 	%fd38, %fd275, %fd37;
	mul.f64 	%fd39, %fd275, %fd36;
	st.local.v2.f64 	[%rd2011+80], {%fd39, %fd38};
	cvt.rn.f64.s64	%fd40, %rd323;
	cvt.rn.f64.s64	%fd41, %rd324;
	mul.f64 	%fd42, %fd275, %fd41;
	mul.f64 	%fd43, %fd275, %fd40;
	st.local.v2.f64 	[%rd2011+96], {%fd43, %fd42};
	cvt.rn.f64.s64	%fd44, %rd329;
	cvt.rn.f64.s64	%fd45, %rd326;
	mul.f64 	%fd46, %fd275, %fd45;
	mul.f64 	%fd47, %fd275, %fd44;
	st.local.v2.f64 	[%rd2011+112], {%fd47, %fd46};
	cvt.rn.f64.s64	%fd48, %rd327;
	cvt.rn.f64.s64	%fd49, %rd328;
	mul.f64 	%fd50, %fd275, %fd49;
	mul.f64 	%fd51, %fd275, %fd48;
	st.local.v2.f64 	[%rd2011+128], {%fd51, %fd50};
	cvt.rn.f64.s64	%fd52, %rd333;
	cvt.rn.f64.s64	%fd53, %rd330;
	mul.f64 	%fd54, %fd275, %fd53;
	mul.f64 	%fd55, %fd275, %fd52;
	st.local.v2.f64 	[%rd2011+144], {%fd55, %fd54};
	cvt.rn.f64.s64	%fd56, %rd331;
	cvt.rn.f64.s64	%fd57, %rd332;
	mul.f64 	%fd58, %fd275, %fd57;
	mul.f64 	%fd59, %fd275, %fd56;
	st.local.v2.f64 	[%rd2011+160], {%fd59, %fd58};
	cvt.rn.f64.s64	%fd60, %rd337;
	cvt.rn.f64.s64	%fd61, %rd334;
	mul.f64 	%fd62, %fd275, %fd61;
	mul.f64 	%fd63, %fd275, %fd60;
	st.local.v2.f64 	[%rd2011+176], {%fd63, %fd62};
	cvt.rn.f64.s64	%fd64, %rd335;
	cvt.rn.f64.s64	%fd65, %rd336;
	mul.f64 	%fd66, %fd275, %fd65;
	mul.f64 	%fd67, %fd275, %fd64;
	st.local.v2.f64 	[%rd2011+192], {%fd67, %fd66};
	cvt.rn.f64.s64	%fd68, %rd341;
	cvt.rn.f64.s64	%fd69, %rd338;
	mul.f64 	%fd70, %fd275, %fd69;
	mul.f64 	%fd71, %fd275, %fd68;
	st.local.v2.f64 	[%rd2011+208], {%fd71, %fd70};
	cvt.rn.f64.s64	%fd72, %rd339;
	cvt.rn.f64.s64	%fd73, %rd340;
	mul.f64 	%fd74, %fd275, %fd73;
	mul.f64 	%fd75, %fd275, %fd72;
	st.local.v2.f64 	[%rd2011+224], {%fd75, %fd74};
	cvt.rn.f64.s64	%fd76, %rd345;
	cvt.rn.f64.s64	%fd77, %rd342;
	mul.f64 	%fd78, %fd275, %fd77;
	mul.f64 	%fd79, %fd275, %fd76;
	st.local.v2.f64 	[%rd2011+240], {%fd79, %fd78};
	cvt.rn.f64.s64	%fd80, %rd343;
	cvt.rn.f64.s64	%fd81, %rd344;
	mul.f64 	%fd82, %fd275, %fd81;
	mul.f64 	%fd83, %fd275, %fd80;
	st.local.v2.f64 	[%rd2011+256], {%fd83, %fd82};
	cvt.rn.f64.s64	%fd84, %rd349;
	cvt.rn.f64.s64	%fd85, %rd346;
	mul.f64 	%fd86, %fd275, %fd85;
	mul.f64 	%fd87, %fd275, %fd84;
	st.local.v2.f64 	[%rd2011+272], {%fd87, %fd86};
	cvt.rn.f64.s64	%fd88, %rd347;
	cvt.rn.f64.s64	%fd89, %rd348;
	mul.f64 	%fd90, %fd275, %fd89;
	mul.f64 	%fd91, %fd275, %fd88;
	st.local.v2.f64 	[%rd2011+288], {%fd91, %fd90};
	cvt.rn.f64.s64	%fd92, %rd353;
	cvt.rn.f64.s64	%fd93, %rd350;
	mul.f64 	%fd94, %fd275, %fd93;
	mul.f64 	%fd95, %fd275, %fd92;
	st.local.v2.f64 	[%rd2011+304], {%fd95, %fd94};
	cvt.rn.f64.s64	%fd96, %rd351;
	cvt.rn.f64.s64	%fd97, %rd352;
	mul.f64 	%fd98, %fd275, %fd97;
	mul.f64 	%fd99, %fd275, %fd96;
	st.local.v2.f64 	[%rd2011+320], {%fd99, %fd98};
	cvt.rn.f64.s64	%fd100, %rd357;
	cvt.rn.f64.s64	%fd101, %rd354;
	mul.f64 	%fd102, %fd275, %fd101;
	mul.f64 	%fd103, %fd275, %fd100;
	st.local.v2.f64 	[%rd2011+336], {%fd103, %fd102};
	cvt.rn.f64.s64	%fd104, %rd355;
	cvt.rn.f64.s64	%fd105, %rd356;
	mul.f64 	%fd106, %fd275, %fd105;
	mul.f64 	%fd107, %fd275, %fd104;
	st.local.v2.f64 	[%rd2011+352], {%fd107, %fd106};
	cvt.rn.f64.s64	%fd108, %rd361;
	cvt.rn.f64.s64	%fd109, %rd358;
	mul.f64 	%fd110, %fd275, %fd109;
	mul.f64 	%fd111, %fd275, %fd108;
	st.local.v2.f64 	[%rd2011+368], {%fd111, %fd110};
	cvt.rn.f64.s64	%fd112, %rd359;
	cvt.rn.f64.s64	%fd113, %rd360;
	mul.f64 	%fd114, %fd275, %fd113;
	mul.f64 	%fd115, %fd275, %fd112;
	st.local.v2.f64 	[%rd2011+384], {%fd115, %fd114};
	cvt.rn.f64.s64	%fd116, %rd365;
	cvt.rn.f64.s64	%fd117, %rd362;
	mul.f64 	%fd118, %fd275, %fd117;
	mul.f64 	%fd119, %fd275, %fd116;
	st.local.v2.f64 	[%rd2011+400], {%fd119, %fd118};
	cvt.rn.f64.s64	%fd120, %rd363;
	cvt.rn.f64.s64	%fd121, %rd364;
	mul.f64 	%fd122, %fd275, %fd121;
	mul.f64 	%fd123, %fd275, %fd120;
	st.local.v2.f64 	[%rd2011+416], {%fd123, %fd122};
	cvt.rn.f64.s64	%fd124, %rd369;
	cvt.rn.f64.s64	%fd125, %rd366;
	mul.f64 	%fd126, %fd275, %fd125;
	mul.f64 	%fd127, %fd275, %fd124;
	st.local.v2.f64 	[%rd2011+432], {%fd127, %fd126};
	cvt.rn.f64.s64	%fd128, %rd367;
	cvt.rn.f64.s64	%fd129, %rd368;
	mul.f64 	%fd130, %fd275, %fd129;
	mul.f64 	%fd131, %fd275, %fd128;
	st.local.v2.f64 	[%rd2011+448], {%fd131, %fd130};
	cvt.rn.f64.s64	%fd132, %rd373;
	cvt.rn.f64.s64	%fd133, %rd370;
	mul.f64 	%fd134, %fd275, %fd133;
	mul.f64 	%fd135, %fd275, %fd132;
	st.local.v2.f64 	[%rd2011+464], {%fd135, %fd134};
	cvt.rn.f64.s64	%fd136, %rd371;
	cvt.rn.f64.s64	%fd137, %rd372;
	mul.f64 	%fd138, %fd275, %fd137;
	mul.f64 	%fd139, %fd275, %fd136;
	st.local.v2.f64 	[%rd2011+480], {%fd139, %fd138};

BB15_41:
	ld.param.u32 	%r301, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r300, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	shr.u32 	%r52, %r300, 2;
	shr.u32 	%r207, %r301, 2;
	cvt.u64.u32	%rd374, %r207;
	and.b64  	%rd1754, %rd3, -4294967296;
	setp.eq.s64	%p29, %rd1754, 0;
	@%p29 bra 	BB15_43;

	div.u64 	%rd2168, %rd3, %rd374;
	rem.u64 	%rd2169, %rd3, %rd374;
	bra.uni 	BB15_44;

BB15_43:
	cvt.u32.u64	%r313, %rd3;
	cvt.u32.u64	%r226, %rd374;
	div.u32 	%r237, %r313, %r226;
	rem.u32 	%r238, %r313, %r226;
	cvt.u64.u32	%rd2168, %r237;
	cvt.u64.u32	%rd2169, %r238;

BB15_44:
	shl.b64 	%rd381, %rd2169, 2;
	cvt.u32.u64	%r53, %rd381;
	cvt.u64.u32	%rd382, %r52;
	and.b64  	%rd1761, %rd2168, -4294967296;
	setp.eq.s64	%p30, %rd1761, 0;
	@%p30 bra 	BB15_46;

	rem.u64 	%rd2170, %rd2168, %rd382;
	bra.uni 	BB15_47;

BB15_46:
	cvt.u32.u64	%r239, %rd382;
	cvt.u32.u64	%r240, %rd2168;
	rem.u32 	%r241, %r240, %r239;
	cvt.u64.u32	%rd2170, %r241;

BB15_47:
	shl.b64 	%rd386, %rd2170, 2;
	cvt.u32.u64	%r54, %rd386;
	cvt.u32.u64	%r242, %rd374;
	mul.lo.s32 	%r243, %r242, %r52;
	cvt.u64.u32	%rd387, %r243;
	@%p29 bra 	BB15_49;

	div.u64 	%rd2171, %rd3, %rd387;
	bra.uni 	BB15_50;

BB15_49:
	cvt.u32.u64	%r312, %rd3;
	cvt.u32.u64	%r262, %rd387;
	div.u32 	%r273, %r312, %r262;
	cvt.u64.u32	%rd2171, %r273;

BB15_50:
	ld.param.u32 	%r315, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r314, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u64 	%rd2007, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_1];
	ld.param.u32 	%r305, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r304, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r303, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r302, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b64 	%rd1772, %rd2171, 2;
	cvt.u32.u64	%r55, %rd1772;
	cvt.s64.s32	%rd391, %r302;
	mul.lo.s64 	%rd1773, %rd381, %rd391;
	cvt.s64.s32	%rd1774, %r314;
	mul.lo.s64 	%rd1775, %rd386, %rd1774;
	add.s64 	%rd1776, %rd1775, %rd1773;
	and.b64  	%rd1777, %rd1772, 4294967292;
	cvt.s64.s32	%rd1778, %r315;
	mul.lo.s64 	%rd1779, %rd1777, %rd1778;
	add.s64 	%rd392, %rd1776, %rd1779;
	add.s32 	%r56, %r53, 4;
	setp.le.u32	%p32, %r56, %r303;
	add.s32 	%r57, %r54, 4;
	setp.le.u32	%p33, %r57, %r304;
	and.pred  	%p34, %p33, %p32;
	add.s32 	%r58, %r55, 4;
	setp.le.u32	%p35, %r58, %r305;
	and.pred  	%p36, %p34, %p35;
	cvta.to.global.u64 	%rd1780, %rd2007;
	shl.b64 	%rd1781, %rd392, 3;
	add.s64 	%rd403, %rd1780, %rd1781;
	@%p36 bra 	BB15_67;
	bra.uni 	BB15_51;

BB15_67:
	ld.param.u32 	%r319, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r318, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	add.u64 	%rd2015, %SPL, 512;
	add.s64 	%rd2014, %rd2015, 16;
	ld.param.u32 	%r311, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b32 	%r296, %r311, 2;
	sub.s32 	%r297, %r318, %r296;
	cvt.s64.s32	%rd1794, %r297;
	add.s64 	%rd1795, %rd391, %rd1794;
	shl.b32 	%r298, %r318, 2;
	sub.s32 	%r299, %r319, %r298;
	cvt.s64.s32	%rd1796, %r299;
	add.s64 	%rd1797, %rd1795, %rd1796;
	add.u64 	%rd1799, %SPL, 512;
	ld.local.v2.f64 	{%fd147, %fd148}, [%rd1799];
	st.global.f64 	[%rd403], %fd147;
	add.s64 	%rd1801, %rd392, %rd391;
	shl.b64 	%rd1802, %rd1801, 3;
	add.s64 	%rd1803, %rd1780, %rd1802;
	st.global.f64 	[%rd1803], %fd148;
	add.s64 	%rd1804, %rd1801, %rd391;
	shl.b64 	%rd1805, %rd1804, 3;
	add.s64 	%rd1806, %rd1780, %rd1805;
	ld.local.v2.f64 	{%fd151, %fd152}, [%rd2014];
	st.global.f64 	[%rd1806], %fd151;
	add.s64 	%rd1807, %rd1804, %rd391;
	shl.b64 	%rd1808, %rd1807, 3;
	add.s64 	%rd1809, %rd1780, %rd1808;
	st.global.f64 	[%rd1809], %fd152;
	mul.lo.s64 	%rd1810, %rd391, 3;
	add.s64 	%rd1811, %rd392, %rd1810;
	add.s64 	%rd1812, %rd1811, %rd1795;
	shl.b64 	%rd1813, %rd1812, 3;
	add.s64 	%rd1814, %rd1780, %rd1813;
	ld.local.v2.f64 	{%fd155, %fd156}, [%rd2014+16];
	st.global.f64 	[%rd1814], %fd155;
	add.s64 	%rd1815, %rd1812, %rd391;
	shl.b64 	%rd1816, %rd1815, 3;
	add.s64 	%rd1817, %rd1780, %rd1816;
	st.global.f64 	[%rd1817], %fd156;
	add.s64 	%rd1818, %rd1815, %rd391;
	shl.b64 	%rd1819, %rd1818, 3;
	add.s64 	%rd1820, %rd1780, %rd1819;
	ld.local.v2.f64 	{%fd159, %fd160}, [%rd2014+32];
	st.global.f64 	[%rd1820], %fd159;
	add.s64 	%rd1821, %rd1818, %rd391;
	shl.b64 	%rd1822, %rd1821, 3;
	add.s64 	%rd1823, %rd1780, %rd1822;
	st.global.f64 	[%rd1823], %fd160;
	add.s64 	%rd1824, %rd1812, %rd1810;
	add.s64 	%rd1825, %rd1824, %rd1795;
	shl.b64 	%rd1826, %rd1825, 3;
	add.s64 	%rd1827, %rd1780, %rd1826;
	ld.local.v2.f64 	{%fd163, %fd164}, [%rd2014+48];
	st.global.f64 	[%rd1827], %fd163;
	add.s64 	%rd1828, %rd1825, %rd391;
	shl.b64 	%rd1829, %rd1828, 3;
	add.s64 	%rd1830, %rd1780, %rd1829;
	st.global.f64 	[%rd1830], %fd164;
	add.s64 	%rd1831, %rd1828, %rd391;
	shl.b64 	%rd1832, %rd1831, 3;
	add.s64 	%rd1833, %rd1780, %rd1832;
	ld.local.v2.f64 	{%fd167, %fd168}, [%rd2014+64];
	st.global.f64 	[%rd1833], %fd167;
	add.s64 	%rd1834, %rd1831, %rd391;
	shl.b64 	%rd1835, %rd1834, 3;
	add.s64 	%rd1836, %rd1780, %rd1835;
	st.global.f64 	[%rd1836], %fd168;
	add.s64 	%rd1837, %rd1825, %rd1810;
	add.s64 	%rd1838, %rd1837, %rd1795;
	shl.b64 	%rd1839, %rd1838, 3;
	add.s64 	%rd1840, %rd1780, %rd1839;
	ld.local.v2.f64 	{%fd171, %fd172}, [%rd2014+80];
	st.global.f64 	[%rd1840], %fd171;
	add.s64 	%rd1841, %rd1838, %rd391;
	shl.b64 	%rd1842, %rd1841, 3;
	add.s64 	%rd1843, %rd1780, %rd1842;
	st.global.f64 	[%rd1843], %fd172;
	add.s64 	%rd1844, %rd1841, %rd391;
	shl.b64 	%rd1845, %rd1844, 3;
	add.s64 	%rd1846, %rd1780, %rd1845;
	ld.local.v2.f64 	{%fd175, %fd176}, [%rd2014+96];
	st.global.f64 	[%rd1846], %fd175;
	add.s64 	%rd1847, %rd1844, %rd391;
	shl.b64 	%rd1848, %rd1847, 3;
	add.s64 	%rd1849, %rd1780, %rd1848;
	st.global.f64 	[%rd1849], %fd176;
	add.s64 	%rd1850, %rd1838, %rd1810;
	add.s64 	%rd1851, %rd1850, %rd1797;
	shl.b64 	%rd1852, %rd1851, 3;
	add.s64 	%rd1853, %rd1780, %rd1852;
	ld.local.v2.f64 	{%fd179, %fd180}, [%rd2014+112];
	st.global.f64 	[%rd1853], %fd179;
	add.s64 	%rd1854, %rd1851, %rd391;
	shl.b64 	%rd1855, %rd1854, 3;
	add.s64 	%rd1856, %rd1780, %rd1855;
	st.global.f64 	[%rd1856], %fd180;
	add.s64 	%rd1857, %rd1854, %rd391;
	shl.b64 	%rd1858, %rd1857, 3;
	add.s64 	%rd1859, %rd1780, %rd1858;
	ld.local.v2.f64 	{%fd183, %fd184}, [%rd2014+128];
	st.global.f64 	[%rd1859], %fd183;
	add.s64 	%rd1860, %rd1857, %rd391;
	shl.b64 	%rd1861, %rd1860, 3;
	add.s64 	%rd1862, %rd1780, %rd1861;
	st.global.f64 	[%rd1862], %fd184;
	add.s64 	%rd1863, %rd1851, %rd1810;
	add.s64 	%rd1864, %rd1863, %rd1795;
	shl.b64 	%rd1865, %rd1864, 3;
	add.s64 	%rd1866, %rd1780, %rd1865;
	ld.local.v2.f64 	{%fd187, %fd188}, [%rd2014+144];
	st.global.f64 	[%rd1866], %fd187;
	add.s64 	%rd1867, %rd1864, %rd391;
	shl.b64 	%rd1868, %rd1867, 3;
	add.s64 	%rd1869, %rd1780, %rd1868;
	st.global.f64 	[%rd1869], %fd188;
	add.s64 	%rd1870, %rd1867, %rd391;
	shl.b64 	%rd1871, %rd1870, 3;
	add.s64 	%rd1872, %rd1780, %rd1871;
	ld.local.v2.f64 	{%fd191, %fd192}, [%rd2014+160];
	st.global.f64 	[%rd1872], %fd191;
	add.s64 	%rd1873, %rd1870, %rd391;
	shl.b64 	%rd1874, %rd1873, 3;
	add.s64 	%rd1875, %rd1780, %rd1874;
	st.global.f64 	[%rd1875], %fd192;
	add.s64 	%rd1876, %rd1864, %rd1810;
	add.s64 	%rd1877, %rd1876, %rd1795;
	shl.b64 	%rd1878, %rd1877, 3;
	add.s64 	%rd1879, %rd1780, %rd1878;
	ld.local.v2.f64 	{%fd195, %fd196}, [%rd2014+176];
	st.global.f64 	[%rd1879], %fd195;
	add.s64 	%rd1880, %rd1877, %rd391;
	shl.b64 	%rd1881, %rd1880, 3;
	add.s64 	%rd1882, %rd1780, %rd1881;
	st.global.f64 	[%rd1882], %fd196;
	add.s64 	%rd1883, %rd1880, %rd391;
	shl.b64 	%rd1884, %rd1883, 3;
	add.s64 	%rd1885, %rd1780, %rd1884;
	ld.local.v2.f64 	{%fd199, %fd200}, [%rd2014+192];
	st.global.f64 	[%rd1885], %fd199;
	add.s64 	%rd1886, %rd1883, %rd391;
	shl.b64 	%rd1887, %rd1886, 3;
	add.s64 	%rd1888, %rd1780, %rd1887;
	st.global.f64 	[%rd1888], %fd200;
	add.s64 	%rd1889, %rd1877, %rd1810;
	add.s64 	%rd1890, %rd1889, %rd1795;
	shl.b64 	%rd1891, %rd1890, 3;
	add.s64 	%rd1892, %rd1780, %rd1891;
	ld.local.v2.f64 	{%fd203, %fd204}, [%rd2014+208];
	st.global.f64 	[%rd1892], %fd203;
	add.s64 	%rd1893, %rd1890, %rd391;
	shl.b64 	%rd1894, %rd1893, 3;
	add.s64 	%rd1895, %rd1780, %rd1894;
	st.global.f64 	[%rd1895], %fd204;
	add.s64 	%rd1896, %rd1893, %rd391;
	shl.b64 	%rd1897, %rd1896, 3;
	add.s64 	%rd1898, %rd1780, %rd1897;
	ld.local.v2.f64 	{%fd207, %fd208}, [%rd2014+224];
	st.global.f64 	[%rd1898], %fd207;
	add.s64 	%rd1899, %rd1896, %rd391;
	shl.b64 	%rd1900, %rd1899, 3;
	add.s64 	%rd1901, %rd1780, %rd1900;
	st.global.f64 	[%rd1901], %fd208;
	add.s64 	%rd1902, %rd1890, %rd1810;
	add.s64 	%rd1903, %rd1902, %rd1797;
	shl.b64 	%rd1904, %rd1903, 3;
	add.s64 	%rd1905, %rd1780, %rd1904;
	ld.local.v2.f64 	{%fd211, %fd212}, [%rd2014+240];
	st.global.f64 	[%rd1905], %fd211;
	add.s64 	%rd1906, %rd1903, %rd391;
	shl.b64 	%rd1907, %rd1906, 3;
	add.s64 	%rd1908, %rd1780, %rd1907;
	st.global.f64 	[%rd1908], %fd212;
	add.s64 	%rd1909, %rd1906, %rd391;
	shl.b64 	%rd1910, %rd1909, 3;
	add.s64 	%rd1911, %rd1780, %rd1910;
	ld.local.v2.f64 	{%fd215, %fd216}, [%rd2014+256];
	st.global.f64 	[%rd1911], %fd215;
	add.s64 	%rd1912, %rd1909, %rd391;
	shl.b64 	%rd1913, %rd1912, 3;
	add.s64 	%rd1914, %rd1780, %rd1913;
	st.global.f64 	[%rd1914], %fd216;
	add.s64 	%rd1915, %rd1903, %rd1810;
	add.s64 	%rd1916, %rd1915, %rd1795;
	shl.b64 	%rd1917, %rd1916, 3;
	add.s64 	%rd1918, %rd1780, %rd1917;
	ld.local.v2.f64 	{%fd219, %fd220}, [%rd2014+272];
	st.global.f64 	[%rd1918], %fd219;
	add.s64 	%rd1919, %rd1916, %rd391;
	shl.b64 	%rd1920, %rd1919, 3;
	add.s64 	%rd1921, %rd1780, %rd1920;
	st.global.f64 	[%rd1921], %fd220;
	add.s64 	%rd1922, %rd1919, %rd391;
	shl.b64 	%rd1923, %rd1922, 3;
	add.s64 	%rd1924, %rd1780, %rd1923;
	ld.local.v2.f64 	{%fd223, %fd224}, [%rd2014+288];
	st.global.f64 	[%rd1924], %fd223;
	add.s64 	%rd1925, %rd1922, %rd391;
	shl.b64 	%rd1926, %rd1925, 3;
	add.s64 	%rd1927, %rd1780, %rd1926;
	st.global.f64 	[%rd1927], %fd224;
	add.s64 	%rd1928, %rd1916, %rd1810;
	add.s64 	%rd1929, %rd1928, %rd1795;
	shl.b64 	%rd1930, %rd1929, 3;
	add.s64 	%rd1931, %rd1780, %rd1930;
	ld.local.v2.f64 	{%fd227, %fd228}, [%rd2014+304];
	st.global.f64 	[%rd1931], %fd227;
	add.s64 	%rd1932, %rd1929, %rd391;
	shl.b64 	%rd1933, %rd1932, 3;
	add.s64 	%rd1934, %rd1780, %rd1933;
	st.global.f64 	[%rd1934], %fd228;
	add.s64 	%rd1935, %rd1932, %rd391;
	shl.b64 	%rd1936, %rd1935, 3;
	add.s64 	%rd1937, %rd1780, %rd1936;
	ld.local.v2.f64 	{%fd231, %fd232}, [%rd2014+320];
	st.global.f64 	[%rd1937], %fd231;
	add.s64 	%rd1938, %rd1935, %rd391;
	shl.b64 	%rd1939, %rd1938, 3;
	add.s64 	%rd1940, %rd1780, %rd1939;
	st.global.f64 	[%rd1940], %fd232;
	add.s64 	%rd1941, %rd1929, %rd1810;
	add.s64 	%rd1942, %rd1941, %rd1795;
	shl.b64 	%rd1943, %rd1942, 3;
	add.s64 	%rd1944, %rd1780, %rd1943;
	ld.local.v2.f64 	{%fd235, %fd236}, [%rd2014+336];
	st.global.f64 	[%rd1944], %fd235;
	add.s64 	%rd1945, %rd1942, %rd391;
	shl.b64 	%rd1946, %rd1945, 3;
	add.s64 	%rd1947, %rd1780, %rd1946;
	st.global.f64 	[%rd1947], %fd236;
	add.s64 	%rd1948, %rd1945, %rd391;
	shl.b64 	%rd1949, %rd1948, 3;
	add.s64 	%rd1950, %rd1780, %rd1949;
	ld.local.v2.f64 	{%fd239, %fd240}, [%rd2014+352];
	st.global.f64 	[%rd1950], %fd239;
	add.s64 	%rd1951, %rd1948, %rd391;
	shl.b64 	%rd1952, %rd1951, 3;
	add.s64 	%rd1953, %rd1780, %rd1952;
	st.global.f64 	[%rd1953], %fd240;
	add.s64 	%rd1954, %rd1942, %rd1810;
	add.s64 	%rd1955, %rd1954, %rd1797;
	shl.b64 	%rd1956, %rd1955, 3;
	add.s64 	%rd1957, %rd1780, %rd1956;
	ld.local.v2.f64 	{%fd243, %fd244}, [%rd2014+368];
	st.global.f64 	[%rd1957], %fd243;
	add.s64 	%rd1958, %rd1955, %rd391;
	shl.b64 	%rd1959, %rd1958, 3;
	add.s64 	%rd1960, %rd1780, %rd1959;
	st.global.f64 	[%rd1960], %fd244;
	add.s64 	%rd1961, %rd1958, %rd391;
	shl.b64 	%rd1962, %rd1961, 3;
	add.s64 	%rd1963, %rd1780, %rd1962;
	ld.local.v2.f64 	{%fd247, %fd248}, [%rd2014+384];
	st.global.f64 	[%rd1963], %fd247;
	add.s64 	%rd1964, %rd1961, %rd391;
	shl.b64 	%rd1965, %rd1964, 3;
	add.s64 	%rd1966, %rd1780, %rd1965;
	st.global.f64 	[%rd1966], %fd248;
	add.s64 	%rd1967, %rd1955, %rd1810;
	add.s64 	%rd1968, %rd1967, %rd1795;
	shl.b64 	%rd1969, %rd1968, 3;
	add.s64 	%rd1970, %rd1780, %rd1969;
	ld.local.v2.f64 	{%fd251, %fd252}, [%rd2014+400];
	st.global.f64 	[%rd1970], %fd251;
	add.s64 	%rd1971, %rd1968, %rd391;
	shl.b64 	%rd1972, %rd1971, 3;
	add.s64 	%rd1973, %rd1780, %rd1972;
	st.global.f64 	[%rd1973], %fd252;
	add.s64 	%rd1974, %rd1971, %rd391;
	shl.b64 	%rd1975, %rd1974, 3;
	add.s64 	%rd1976, %rd1780, %rd1975;
	ld.local.v2.f64 	{%fd255, %fd256}, [%rd2014+416];
	st.global.f64 	[%rd1976], %fd255;
	add.s64 	%rd1977, %rd1974, %rd391;
	shl.b64 	%rd1978, %rd1977, 3;
	add.s64 	%rd1979, %rd1780, %rd1978;
	st.global.f64 	[%rd1979], %fd256;
	add.s64 	%rd1980, %rd1968, %rd1810;
	add.s64 	%rd1981, %rd1980, %rd1795;
	shl.b64 	%rd1982, %rd1981, 3;
	add.s64 	%rd1983, %rd1780, %rd1982;
	ld.local.v2.f64 	{%fd259, %fd260}, [%rd2014+432];
	st.global.f64 	[%rd1983], %fd259;
	add.s64 	%rd1984, %rd1981, %rd391;
	shl.b64 	%rd1985, %rd1984, 3;
	add.s64 	%rd1986, %rd1780, %rd1985;
	st.global.f64 	[%rd1986], %fd260;
	add.s64 	%rd1987, %rd1984, %rd391;
	shl.b64 	%rd1988, %rd1987, 3;
	add.s64 	%rd1989, %rd1780, %rd1988;
	ld.local.v2.f64 	{%fd263, %fd264}, [%rd2014+448];
	st.global.f64 	[%rd1989], %fd263;
	add.s64 	%rd1990, %rd1987, %rd391;
	shl.b64 	%rd1991, %rd1990, 3;
	add.s64 	%rd1992, %rd1780, %rd1991;
	st.global.f64 	[%rd1992], %fd264;
	add.s64 	%rd1993, %rd1981, %rd1810;
	add.s64 	%rd1994, %rd1993, %rd1795;
	shl.b64 	%rd1995, %rd1994, 3;
	add.s64 	%rd1996, %rd1780, %rd1995;
	ld.local.v2.f64 	{%fd267, %fd268}, [%rd2014+464];
	st.global.f64 	[%rd1996], %fd267;
	add.s64 	%rd1997, %rd1994, %rd391;
	shl.b64 	%rd1998, %rd1997, 3;
	add.s64 	%rd1999, %rd1780, %rd1998;
	st.global.f64 	[%rd1999], %fd268;
	add.s64 	%rd2000, %rd1997, %rd391;
	shl.b64 	%rd2001, %rd2000, 3;
	add.s64 	%rd2002, %rd1780, %rd2001;
	ld.local.v2.f64 	{%fd271, %fd272}, [%rd2014+480];
	st.global.f64 	[%rd2002], %fd271;
	add.s64 	%rd2003, %rd2000, %rd391;
	shl.b64 	%rd2004, %rd2003, 3;
	add.s64 	%rd2005, %rd1780, %rd2004;
	st.global.f64 	[%rd2005], %fd272;
	bra.uni 	BB15_68;

BB15_51:
	ld.param.u32 	%r308, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r307, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r306, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2];
	setp.gt.u32	%p37, %r56, %r306;
	sub.s32 	%r274, %r306, %r53;
	selp.b32	%r59, %r274, 4, %p37;
	sub.s32 	%r275, %r307, %r54;
	setp.gt.u32	%p38, %r57, %r307;
	selp.b32	%r60, %r275, 4, %p38;
	sub.s32 	%r276, %r308, %r55;
	setp.gt.u32	%p39, %r58, %r308;
	selp.b32	%r61, %r276, 4, %p39;
	setp.eq.s32	%p40, %r61, 0;
	@%p40 bra 	BB15_68;

	ld.param.u32 	%r317, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r316, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r310, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r309, [_ZN5cuZFP11cudaDecode3IdLi64EEEvPyPT_5uint34int3S4_j_param_3];
	add.u64 	%rd404, %SPL, 512;
	mul.lo.s32 	%r278, %r60, %r316;
	sub.s32 	%r279, %r317, %r278;
	cvt.s64.s32	%rd395, %r279;
	mov.u32 	%r280, 4;
	sub.s32 	%r281, %r280, %r60;
	shl.b32 	%r282, %r281, 2;
	cvt.s64.s32	%rd396, %r282;
	mul.lo.s32 	%r283, %r59, %r309;
	sub.s32 	%r284, %r316, %r283;
	cvt.s64.s32	%rd397, %r284;
	sub.s32 	%r285, %r280, %r59;
	cvt.s64.s32	%rd398, %r285;
	mov.u32 	%r286, -5;
	sub.s32 	%r287, %r286, %r53;
	not.b32 	%r288, %r310;
	max.u32 	%r289, %r288, %r287;
	not.b32 	%r290, %r289;
	sub.s32 	%r62, %r290, %r53;
	and.b32  	%r63, %r62, 3;
	mul.wide.s32 	%rd399, %r309, 32;
	mul.wide.s32 	%rd400, %r309, 8;
	mov.u32 	%r277, 0;
	shl.b64 	%rd1792, %rd395, 3;
	shl.b64 	%rd1793, %rd396, 3;
	shl.b64 	%rd1790, %rd397, 3;
	shl.b64 	%rd1791, %rd398, 3;
	mov.u32 	%r343, %r277;

BB15_53:
	setp.eq.s32	%p41, %r60, 0;
	mov.u32 	%r344, %r277;
	@%p41 bra 	BB15_66;

BB15_54:
	setp.eq.s32	%p42, %r59, 0;
	@%p42 bra 	BB15_55;
	bra.uni 	BB15_56;

BB15_55:
	mov.u64 	%rd2186, %rd403;
	mov.u64 	%rd2187, %rd404;
	bra.uni 	BB15_65;

BB15_56:
	setp.eq.s32	%p43, %r63, 0;
	mov.u64 	%rd2187, 0;
	mov.u32 	%r348, 0;
	@%p43 bra 	BB15_57;
	bra.uni 	BB15_58;

BB15_57:
	mov.u64 	%rd2186, %rd2187;
	bra.uni 	BB15_63;

BB15_58:
	setp.eq.s32	%p44, %r63, 1;
	mov.u32 	%r346, 0;
	@%p44 bra 	BB15_62;

	setp.eq.s32	%p45, %r63, 2;
	mov.u32 	%r346, 1;
	@%p45 bra 	BB15_61;

	ld.local.f64 	%fd140, [%rd404];
	st.global.f64 	[%rd403], %fd140;
	shl.b64 	%rd1784, %rd391, 3;
	add.s64 	%rd403, %rd403, %rd1784;
	add.s64 	%rd404, %rd404, 8;
	mov.u32 	%r346, 2;

BB15_61:
	ld.local.f64 	%fd141, [%rd404];
	st.global.f64 	[%rd403], %fd141;
	shl.b64 	%rd1785, %rd391, 3;
	add.s64 	%rd403, %rd403, %rd1785;
	add.s64 	%rd404, %rd404, 8;

BB15_62:
	ld.local.f64 	%fd142, [%rd404];
	st.global.f64 	[%rd403], %fd142;
	add.s32 	%r348, %r346, 1;
	shl.b64 	%rd1786, %rd391, 3;
	add.s64 	%rd403, %rd403, %rd1786;
	add.s64 	%rd404, %rd404, 8;
	mov.u64 	%rd2187, %rd404;
	mov.u64 	%rd2186, %rd403;

BB15_63:
	setp.lt.u32	%p46, %r62, 4;
	@%p46 bra 	BB15_65;

BB15_64:
	ld.local.f64 	%fd143, [%rd404];
	ld.local.f64 	%fd144, [%rd404+8];
	ld.local.f64 	%fd145, [%rd404+16];
	ld.local.f64 	%fd146, [%rd404+24];
	st.global.f64 	[%rd403], %fd143;
	add.s64 	%rd1787, %rd403, %rd400;
	st.global.f64 	[%rd1787], %fd144;
	add.s64 	%rd1788, %rd1787, %rd400;
	st.global.f64 	[%rd1788], %fd145;
	add.s64 	%rd1789, %rd1788, %rd400;
	st.global.f64 	[%rd1789], %fd146;
	add.s64 	%rd404, %rd404, 32;
	add.s64 	%rd2186, %rd403, %rd399;
	add.s32 	%r348, %r348, 4;
	setp.lt.u32	%p47, %r348, %r59;
	add.s64 	%rd403, %rd1789, %rd400;
	mov.u64 	%rd2187, %rd404;
	@%p47 bra 	BB15_64;

BB15_65:
	add.s64 	%rd403, %rd2186, %rd1790;
	add.s64 	%rd404, %rd2187, %rd1791;
	add.s32 	%r344, %r344, 1;
	setp.lt.u32	%p48, %r344, %r60;
	@%p48 bra 	BB15_54;

BB15_66:
	add.s64 	%rd403, %rd403, %rd1792;
	add.s64 	%rd404, %rd404, %rd1793;
	add.s32 	%r343, %r343, 1;
	setp.lt.u32	%p49, %r343, %r61;
	@%p49 bra 	BB15_53;

BB15_68:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj
.visible .entry _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj(
	.param .u64 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_1,
	.param .u32 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_2,
	.param .u32 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_3,
	.param .u32 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_4,
	.param .u32 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_5,
	.param .u32 _ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_6
)
{
	.local .align 16 .b8 	__local_depot16[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .b32 	%r<178>;
	.reg .f64 	%fd<37>;
	.reg .b64 	%rd<246>;


	mov.u64 	%SPL, __local_depot16;
	ld.param.u64 	%rd93, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_0];
	ld.param.u32 	%r52, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_6];
	cvta.to.global.u64 	%rd1, %rd93;
	add.u64 	%rd2, %SPL, 32;
	mov.u32 	%r53, %ctaid.z;
	mov.u32 	%r54, %nctaid.y;
	mov.u32 	%r55, %ctaid.y;
	mad.lo.s32 	%r56, %r53, %r54, %r55;
	mov.u32 	%r57, %nctaid.x;
	mov.u32 	%r58, %ctaid.x;
	mad.lo.s32 	%r59, %r56, %r57, %r58;
	mov.u32 	%r60, %ntid.x;
	mul.wide.u32 	%rd95, %r59, %r60;
	mov.u32 	%r61, %tid.x;
	cvt.u64.u32	%rd96, %r61;
	add.s64 	%rd3, %rd95, %rd96;
	ld.param.u32 	%rd97, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_5];
	setp.ge.u64	%p5, %rd3, %rd97;
	@%p5 bra 	BB16_52;

	cvt.u32.u64	%r62, %rd3;
	mul.lo.s32 	%r63, %r62, %r52;
	cvt.s64.s32	%rd98, %r63;
	shr.s64 	%rd4, %rd98, 6;
	shl.b64 	%rd99, %rd4, 3;
	add.s64 	%rd227, %rd1, %rd99;
	and.b32  	%r64, %r63, 63;
	ld.global.u64 	%rd100, [%rd227];
	shr.u64 	%rd6, %rd100, %r64;
	mov.f64 	%fd5, 0d0000000000000000;
	st.local.v2.f64 	[%rd2], {%fd5, %fd5};
	st.local.v2.f64 	[%rd2+16], {%fd5, %fd5};
	add.s32 	%r153, %r64, 1;
	setp.gt.u32	%p6, %r153, 63;
	@%p6 bra 	BB16_3;
	bra.uni 	BB16_2;

BB16_3:
	ld.param.u64 	%rd208, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_0];
	cvta.to.global.u64 	%rd207, %rd208;
	add.s64 	%rd104, %rd99, %rd207;
	add.s64 	%rd9, %rd104, 8;
	ld.global.u64 	%rd209, [%rd227+8];
	mov.u32 	%r153, 0;
	mov.u64 	%rd227, %rd9;
	bra.uni 	BB16_4;

BB16_2:
	shr.u64 	%rd209, %rd6, 1;

BB16_4:
	and.b64  	%rd105, %rd6, 1;
	setp.eq.b64	%p7, %rd105, 1;
	@!%p7 bra 	BB16_39;
	bra.uni 	BB16_5;

BB16_5:
	mov.u32 	%r66, 64;
	sub.s32 	%r67, %r66, %r153;
	mov.u32 	%r68, 11;
	min.u32 	%r3, %r67, %r68;
	setp.lt.u32	%p8, %r67, 12;
	@%p8 bra 	BB16_7;
	bra.uni 	BB16_6;

BB16_7:
	cvt.u64.u32	%rd205, %r3;
	cvt.u32.u64	%r71, %rd205;
	add.s64 	%rd15, %rd227, 8;
	ld.global.u64 	%rd211, [%rd227+8];
	sub.s32 	%r155, %r68, %r71;
	mov.u32 	%r154, 0;
	mov.u64 	%rd227, %rd15;
	bra.uni 	BB16_8;

BB16_6:
	shr.u64 	%rd211, %rd209, 11;
	add.s32 	%r154, %r3, %r153;
	mov.u32 	%r155, 0;

BB16_8:
	cvt.u64.u32	%rd204, %r3;
	ld.param.u32 	%r147, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_6];
	mov.u64 	%rd114, 1;
	shl.b64 	%rd115, %rd114, %r155;
	add.s64 	%rd116, %rd115, -1;
	and.b64  	%rd117, %rd116, %rd211;
	cvt.u32.u64	%r75, %rd204;
	shl.b64 	%rd118, %rd117, %r75;
	shr.u64 	%rd226, %rd211, %r155;
	add.s32 	%r168, %r155, %r154;
	shl.b64 	%rd119, %rd114, %r75;
	add.s64 	%rd120, %rd119, 4294967295;
	and.b64  	%rd121, %rd120, %rd209;
	add.s64 	%rd122, %rd121, %rd118;
	add.s32 	%r163, %r147, -12;
	setp.eq.s32	%p9, %r163, 0;
	mov.u32 	%r74, 0;
	mov.u64 	%rd213, 0;
	@%p9 bra 	BB16_9;

	mov.u32 	%r156, 63;
	mov.u64 	%rd214, %rd213;
	mov.u64 	%rd215, %rd213;
	mov.u64 	%rd216, %rd213;
	mov.u32 	%r164, %r74;

BB16_11:
	min.u32 	%r14, %r164, %r163;
	sub.s32 	%r78, %r66, %r168;
	min.u32 	%r79, %r78, %r14;
	cvt.u64.u32	%rd27, %r79;
	shr.u64 	%rd219, %rd226, %r14;
	add.s32 	%r160, %r79, %r168;
	setp.lt.u32	%p10, %r14, %r78;
	@%p10 bra 	BB16_12;
	bra.uni 	BB16_13;

BB16_12:
	mov.u32 	%r161, %r74;
	bra.uni 	BB16_14;

BB16_13:
	cvt.u32.u64	%r81, %rd27;
	add.s64 	%rd29, %rd227, 8;
	ld.global.u64 	%rd219, [%rd227+8];
	sub.s32 	%r161, %r14, %r81;
	mov.u32 	%r160, 0;
	mov.u64 	%rd227, %rd29;

BB16_14:
	shl.b64 	%rd124, %rd114, %r161;
	add.s64 	%rd125, %rd124, -1;
	and.b64  	%rd126, %rd125, %rd219;
	cvt.u32.u64	%r82, %rd27;
	shl.b64 	%rd127, %rd126, %r82;
	shl.b64 	%rd128, %rd114, %r82;
	add.s64 	%rd129, %rd128, -1;
	and.b64  	%rd130, %rd129, %rd226;
	add.s64 	%rd223, %rd127, %rd130;
	shr.u64 	%rd221, %rd219, %r161;
	add.s32 	%r168, %r161, %r160;
	sub.s32 	%r163, %r163, %r14;
	bra.uni 	BB16_15;

BB16_35:
	add.s32 	%r164, %r32, 1;
	add.s32 	%r86, %r164, -1;
	shl.b64 	%rd146, %rd114, %r86;
	add.s64 	%rd223, %rd146, %rd223;

BB16_15:
	setp.eq.s32	%p12, %r163, 0;
	setp.gt.u32	%p13, %r164, 3;
	mov.pred 	%p35, 0;
	or.pred  	%p14, %p13, %p12;
	@%p14 bra 	BB16_16;

	add.s32 	%r168, %r168, 1;
	setp.gt.u32	%p15, %r168, 63;
	@%p15 bra 	BB16_19;
	bra.uni 	BB16_18;

BB16_19:
	add.s64 	%rd39, %rd227, 8;
	ld.global.u64 	%rd226, [%rd227+8];
	mov.u32 	%r168, 0;
	mov.u64 	%rd227, %rd39;
	bra.uni 	BB16_20;

BB16_16:
	mov.u64 	%rd226, %rd221;
	bra.uni 	BB16_21;

BB16_18:
	shr.u64 	%rd226, %rd221, 1;

BB16_20:
	and.b64  	%rd131, %rd221, 1;
	setp.eq.b64	%p35, %rd131, 1;
	add.s32 	%r163, %r163, -1;

BB16_21:
	@%p35 bra 	BB16_22;
	bra.uni 	BB16_26;

BB16_22:
	mov.u64 	%rd221, %rd226;

BB16_23:
	mov.u32 	%r32, %r164;
	setp.eq.s32	%p20, %r163, 0;
	setp.gt.u32	%p21, %r32, 2;
	mov.pred 	%p36, 0;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	BB16_34;

	add.s32 	%r168, %r168, 1;
	setp.gt.u32	%p23, %r168, 63;
	@%p23 bra 	BB16_32;
	bra.uni 	BB16_25;

BB16_32:
	add.s64 	%rd56, %rd227, 8;
	ld.global.u64 	%rd230, [%rd227+8];
	mov.u32 	%r168, 0;
	mov.u64 	%rd227, %rd56;
	bra.uni 	BB16_33;

BB16_25:
	shr.u64 	%rd230, %rd221, 1;

BB16_33:
	and.b64  	%rd144, %rd221, 1;
	setp.eq.b64	%p24, %rd144, 1;
	not.pred 	%p36, %p24;
	add.s32 	%r163, %r163, -1;
	mov.u64 	%rd221, %rd230;

BB16_34:
	add.s32 	%r164, %r32, 1;
	@%p36 bra 	BB16_23;
	bra.uni 	BB16_35;

BB16_26:
	and.b64  	%rd132, %rd223, 1;
	shl.b64 	%rd133, %rd132, %r156;
	add.s64 	%rd216, %rd216, %rd133;
	bfe.u64 	%rd134, %rd223, 1, 1;
	shl.b64 	%rd135, %rd134, %r156;
	add.s64 	%rd215, %rd215, %rd135;
	bfe.u64 	%rd136, %rd223, 2, 1;
	shl.b64 	%rd137, %rd136, %r156;
	add.s64 	%rd214, %rd214, %rd137;
	bfe.u64 	%rd138, %rd223, 3, 1;
	shl.b64 	%rd139, %rd138, %r156;
	add.s64 	%rd213, %rd213, %rd139;
	setp.ne.s32	%p16, %r163, 0;
	selp.b32	%r84, -1, 0, %p16;
	add.s32 	%r29, %r84, %r156;
	setp.ne.s32	%p17, %r156, 0;
	and.pred  	%p18, %p17, %p16;
	mov.u32 	%r156, %r29;
	@%p18 bra 	BB16_11;

	xor.b64  	%rd140, %rd216, -6148914691236517206;
	add.s64 	%rd237, %rd140, 6148914691236517206;
	xor.b64  	%rd141, %rd215, -6148914691236517206;
	add.s64 	%rd236, %rd141, 6148914691236517206;
	xor.b64  	%rd142, %rd214, -6148914691236517206;
	add.s64 	%rd235, %rd142, 6148914691236517206;
	xor.b64  	%rd143, %rd213, -6148914691236517206;
	add.s64 	%rd213, %rd143, 6148914691236517206;
	bra.uni 	BB16_28;

BB16_9:
	mov.u64 	%rd235, %rd213;
	mov.u64 	%rd236, %rd213;
	mov.u64 	%rd237, %rd213;

BB16_28:
	add.s64 	%rd206, %rd122, 4294966273;
	ld.const.u8 	%r87, [c_perm_1];
	mul.wide.u32 	%rd147, %r87, 8;
	add.u64 	%rd149, %SPL, 0;
	add.s64 	%rd150, %rd149, %rd147;
	st.local.u64 	[%rd150], %rd237;
	ld.const.u8 	%r88, [c_perm_1+1];
	mul.wide.u32 	%rd151, %r88, 8;
	add.s64 	%rd152, %rd149, %rd151;
	st.local.u64 	[%rd152], %rd236;
	ld.const.u8 	%r89, [c_perm_1+2];
	mul.wide.u32 	%rd153, %r89, 8;
	add.s64 	%rd154, %rd149, %rd153;
	st.local.u64 	[%rd154], %rd235;
	ld.const.u8 	%r90, [c_perm_1+3];
	mul.wide.u32 	%rd155, %r90, 8;
	add.s64 	%rd156, %rd149, %rd155;
	st.local.u64 	[%rd156], %rd213;
	ld.local.v2.u64 	{%rd157, %rd158}, [%rd149];
	ld.local.v2.u64 	{%rd161, %rd162}, [%rd149+16];
	shr.s64 	%rd165, %rd162, 1;
	add.s64 	%rd166, %rd165, %rd158;
	shr.s64 	%rd167, %rd166, 1;
	sub.s64 	%rd168, %rd162, %rd167;
	add.s64 	%rd169, %rd168, %rd166;
	shl.b64 	%rd170, %rd168, 1;
	sub.s64 	%rd171, %rd170, %rd169;
	add.s64 	%rd172, %rd161, %rd157;
	shl.b64 	%rd173, %rd157, 1;
	sub.s64 	%rd174, %rd173, %rd172;
	add.s64 	%rd67, %rd169, %rd172;
	shl.b64 	%rd175, %rd172, 1;
	sub.s64 	%rd68, %rd175, %rd67;
	add.s64 	%rd69, %rd171, %rd174;
	shl.b64 	%rd176, %rd174, 1;
	sub.s64 	%rd70, %rd176, %rd69;
	st.local.v2.u64 	[%rd149+16], {%rd68, %rd69};
	st.local.v2.u64 	[%rd149], {%rd70, %rd67};
	cvt.u32.u64	%r91, %rd206;
	add.s32 	%r92, %r91, -62;
	mov.u32 	%r93, 2200;
	min.s32 	%r94, %r92, %r93;
	mov.u32 	%r95, -2200;
	max.s32 	%r39, %r95, %r94;
	setp.eq.s32	%p25, %r39, 0;
	mov.f64 	%fd36, 0d3FF0000000000000;
	@%p25 bra 	BB16_38;

	abs.s32 	%r40, %r39;
	setp.lt.s32	%p26, %r40, 1022;
	@%p26 bra 	BB16_37;
	bra.uni 	BB16_30;

BB16_37:
	shl.b32 	%r115, %r39, 20;
	add.s32 	%r116, %r115, 1072693248;
	mov.u32 	%r117, 0;
	mov.b64 	%fd36, {%r117, %r116};
	bra.uni 	BB16_38;

BB16_30:
	setp.lt.s32	%p27, %r40, 2044;
	@%p27 bra 	BB16_36;
	bra.uni 	BB16_31;

BB16_36:
	shr.u32 	%r106, %r39, 31;
	add.s32 	%r107, %r39, %r106;
	shr.s32 	%r108, %r107, 1;
	shl.b32 	%r109, %r108, 20;
	add.s32 	%r110, %r109, 1072693248;
	mov.u32 	%r111, 0;
	mov.b64 	%fd11, {%r111, %r110};
	sub.s32 	%r112, %r39, %r108;
	shl.b32 	%r113, %r112, 20;
	add.s32 	%r114, %r113, 1072693248;
	mov.b64 	%fd12, {%r111, %r114};
	mul.f64 	%fd36, %fd11, %fd12;
	bra.uni 	BB16_38;

BB16_31:
	shr.s32 	%r96, %r39, 31;
	shr.u32 	%r97, %r96, 30;
	add.s32 	%r98, %r39, %r97;
	shr.s32 	%r99, %r98, 2;
	shl.b32 	%r100, %r99, 20;
	add.s32 	%r101, %r100, 1072693248;
	mov.u32 	%r102, 0;
	mov.b64 	%fd7, {%r102, %r101};
	mul.f64 	%fd8, %fd7, %fd7;
	mul.f64 	%fd9, %fd7, %fd8;
	mad.lo.s32 	%r103, %r99, -3, %r39;
	shl.b32 	%r104, %r103, 20;
	add.s32 	%r105, %r104, 1072693248;
	mov.b64 	%fd10, {%r102, %r105};
	mul.f64 	%fd36, %fd10, %fd9;

BB16_38:
	cvt.rn.f64.s64	%fd13, %rd70;
	cvt.rn.f64.s64	%fd14, %rd67;
	mul.f64 	%fd15, %fd36, %fd14;
	mul.f64 	%fd16, %fd36, %fd13;
	st.local.v2.f64 	[%rd2], {%fd16, %fd15};
	cvt.rn.f64.s64	%fd17, %rd68;
	cvt.rn.f64.s64	%fd18, %rd69;
	mul.f64 	%fd19, %fd36, %fd18;
	mul.f64 	%fd20, %fd36, %fd17;
	st.local.v2.f64 	[%rd2+16], {%fd20, %fd19};

BB16_39:
	ld.param.u32 	%r148, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_3];
	ld.param.u64 	%rd203, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_1];
	ld.param.u32 	%r144, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_2];
	mov.u32 	%r143, %ctaid.y;
	mov.u32 	%r142, %nctaid.y;
	mov.u32 	%r141, %ctaid.z;
	mov.u32 	%r140, %ctaid.x;
	mov.u32 	%r139, %nctaid.x;
	mad.lo.s32 	%r138, %r141, %r142, %r143;
	mov.u32 	%r137, %ntid.x;
	mad.lo.s32 	%r136, %r138, %r139, %r140;
	mov.u32 	%r135, %tid.x;
	cvt.u64.u32	%rd202, %r135;
	mul.wide.u32 	%rd201, %r136, %r137;
	add.s64 	%rd200, %rd201, %rd202;
	shl.b64 	%rd182, %rd200, 2;
	cvt.u32.u64	%r127, %rd182;
	and.b64  	%rd183, %rd182, 4294967292;
	cvt.s64.s32	%rd71, %r148;
	mul.lo.s64 	%rd72, %rd183, %rd71;
	add.s32 	%r128, %r127, 4;
	setp.gt.u32	%p28, %r128, %r144;
	cvta.to.global.u64 	%rd184, %rd203;
	shl.b64 	%rd185, %rd72, 3;
	add.s64 	%rd73, %rd184, %rd185;
	@%p28 bra 	BB16_41;
	bra.uni 	BB16_40;

BB16_41:
	ld.param.u32 	%r146, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_4];
	ld.param.u32 	%r145, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_2];
	add.s32 	%r129, %r145, 4;
	sub.s32 	%r41, %r129, %r146;
	setp.eq.s32	%p29, %r129, %r146;
	@%p29 bra 	BB16_52;

	mov.u32 	%r175, 1;
	max.u32 	%r42, %r41, %r175;
	and.b32  	%r133, %r42, 3;
	mov.u32 	%r177, 0;
	setp.eq.s32	%p30, %r133, 0;
	@%p30 bra 	BB16_49;

	setp.eq.s32	%p31, %r133, 1;
	@%p31 bra 	BB16_44;
	bra.uni 	BB16_45;

BB16_44:
	mov.u32 	%r175, %r177;
	bra.uni 	BB16_48;

BB16_40:
	ld.param.u32 	%r149, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_3];
	ld.local.v2.f64 	{%fd21, %fd22}, [%rd2];
	st.global.f64 	[%rd73], %fd21;
	mul.wide.s32 	%rd188, %r149, 8;
	add.s64 	%rd189, %rd73, %rd188;
	st.global.f64 	[%rd189], %fd22;
	ld.local.v2.f64 	{%fd25, %fd26}, [%rd2+16];
	add.s64 	%rd190, %rd189, %rd188;
	st.global.f64 	[%rd190], %fd25;
	add.s64 	%rd191, %rd190, %rd188;
	st.global.f64 	[%rd191], %fd26;
	bra.uni 	BB16_52;

BB16_45:
	setp.eq.s32	%p32, %r133, 2;
	@%p32 bra 	BB16_47;

	ld.local.f64 	%fd29, [%rd2];
	st.global.f64 	[%rd73], %fd29;
	add.s64 	%rd2, %rd2, 8;
	add.s64 	%rd193, %rd72, %rd71;
	shl.b64 	%rd194, %rd193, 3;
	add.s64 	%rd73, %rd184, %rd194;
	mov.u32 	%r175, 2;

BB16_47:
	ld.local.f64 	%fd30, [%rd2];
	st.global.f64 	[%rd73], %fd30;
	add.s64 	%rd2, %rd2, 8;
	shl.b64 	%rd195, %rd71, 3;
	add.s64 	%rd73, %rd73, %rd195;

BB16_48:
	ld.local.f64 	%fd31, [%rd2];
	st.global.f64 	[%rd73], %fd31;
	add.s64 	%rd2, %rd2, 8;
	add.s32 	%r177, %r175, 1;
	shl.b64 	%rd196, %rd71, 3;
	add.s64 	%rd73, %rd73, %rd196;

BB16_49:
	setp.lt.u32	%p33, %r42, 4;
	@%p33 bra 	BB16_52;

	ld.param.u32 	%r150, [_ZN5cuZFP11cudaDecode1IdEEvPyPT_jijjj_param_3];
	mul.wide.s32 	%rd87, %r150, 8;

BB16_51:
	ld.local.f64 	%fd32, [%rd2];
	ld.local.f64 	%fd33, [%rd2+8];
	ld.local.f64 	%fd34, [%rd2+16];
	ld.local.f64 	%fd35, [%rd2+24];
	st.global.f64 	[%rd73], %fd32;
	add.s64 	%rd197, %rd73, %rd87;
	st.global.f64 	[%rd197], %fd33;
	add.s64 	%rd198, %rd197, %rd87;
	st.global.f64 	[%rd198], %fd34;
	add.s64 	%rd199, %rd198, %rd87;
	add.s64 	%rd73, %rd199, %rd87;
	st.global.f64 	[%rd199], %fd35;
	add.s64 	%rd2, %rd2, 32;
	add.s32 	%r177, %r177, 4;
	setp.lt.u32	%p34, %r177, %r41;
	@%p34 bra 	BB16_51;

BB16_52:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j
.visible .entry _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_1,
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_2[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_4[8],
	.param .u32 _ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot17[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<46>;
	.reg .b32 	%r<239>;
	.reg .f64 	%fd<84>;
	.reg .b64 	%rd<641>;


	mov.u64 	%SPL, __local_depot17;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd180, [_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_0];
	ld.param.v2.u32 	{%r71, %r72}, [_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_2];
	ld.param.v2.u32 	{%r73, %r74}, [_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_3];
	ld.param.v2.u32 	{%r75, %r76}, [_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_4];
	ld.param.u32 	%r70, [_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_5];
	cvta.to.global.u64 	%rd1, %rd180;
	add.u64 	%rd181, %SP, 128;
	mov.u32 	%r77, %ctaid.z;
	mov.u32 	%r78, %nctaid.y;
	mov.u32 	%r79, %ctaid.y;
	mad.lo.s32 	%r80, %r77, %r78, %r79;
	mov.u32 	%r81, %nctaid.x;
	mov.u32 	%r82, %ctaid.x;
	mad.lo.s32 	%r83, %r80, %r81, %r82;
	mov.u32 	%r84, %ntid.x;
	mul.wide.u32 	%rd182, %r83, %r84;
	mov.u32 	%r85, %tid.x;
	cvt.u64.u32	%rd183, %r85;
	add.s64 	%rd3, %rd182, %rd183;
	mul.lo.s32 	%r86, %r75, %r76;
	shr.u32 	%r87, %r86, 4;
	cvt.u64.u32	%rd184, %r87;
	setp.ge.u64	%p5, %rd3, %rd184;
	@%p5 bra 	BB17_63;

	cvt.u32.u64	%r89, %rd3;
	mul.lo.s32 	%r90, %r89, %r70;
	cvt.s64.s32	%rd185, %r90;
	shr.s64 	%rd4, %rd185, 6;
	shl.b64 	%rd186, %rd4, 3;
	add.s64 	%rd600, %rd1, %rd186;
	and.b32  	%r7, %r90, 63;
	ld.global.u64 	%rd187, [%rd600];
	shr.u64 	%rd6, %rd187, %r7;
	cvta.to.local.u64 	%rd570, %rd181;
	mov.u32 	%r88, 0;
	mov.u32 	%r212, %r88;

BB17_2:
	st.local.v2.u32 	[%rd570], {%r88, %r88};
	add.s64 	%rd570, %rd570, 8;
	add.s32 	%r212, %r212, 1;
	setp.lt.u32	%p6, %r212, 16;
	@%p6 bra 	BB17_2;

	add.s32 	%r213, %r7, 1;
	setp.gt.u32	%p7, %r213, 63;
	@%p7 bra 	BB17_5;
	bra.uni 	BB17_4;

BB17_5:
	add.s64 	%rd190, %rd186, %rd1;
	add.s64 	%rd11, %rd190, 8;
	ld.global.u64 	%rd572, [%rd600+8];
	mov.u32 	%r213, 0;
	mov.u64 	%rd600, %rd11;
	bra.uni 	BB17_6;

BB17_4:
	shr.u64 	%rd572, %rd6, 1;

BB17_6:
	and.b64  	%rd191, %rd6, 1;
	setp.eq.b64	%p8, %rd191, 1;
	@!%p8 bra 	BB17_41;
	bra.uni 	BB17_7;

BB17_7:
	mov.u32 	%r93, 64;
	sub.s32 	%r94, %r93, %r213;
	mov.u32 	%r95, 11;
	min.u32 	%r12, %r94, %r95;
	cvt.u64.u32	%rd16, %r12;
	setp.lt.u32	%p9, %r94, 12;
	@%p9 bra 	BB17_9;
	bra.uni 	BB17_8;

BB17_9:
	cvt.u32.u64	%r98, %rd16;
	add.s64 	%rd18, %rd600, 8;
	ld.global.u64 	%rd574, [%rd600+8];
	sub.s32 	%r215, %r95, %r98;
	mov.u32 	%r214, 0;
	mov.u64 	%rd600, %rd18;
	bra.uni 	BB17_10;

BB17_8:
	shr.u64 	%rd574, %rd572, 11;
	add.s32 	%r214, %r12, %r213;
	mov.u32 	%r215, 0;

BB17_10:
	mov.u64 	%rd224, 1;
	shl.b64 	%rd225, %rd224, %r215;
	add.s64 	%rd226, %rd225, -1;
	and.b64  	%rd227, %rd226, %rd574;
	cvt.u32.u64	%r102, %rd16;
	shl.b64 	%rd228, %rd227, %r102;
	shr.u64 	%rd601, %rd574, %r215;
	add.s32 	%r228, %r215, %r214;
	shl.b64 	%rd229, %rd224, %r102;
	add.s64 	%rd230, %rd229, 4294967295;
	and.b64  	%rd231, %rd230, %rd572;
	add.s64 	%rd232, %rd231, %rd228;
	add.s32 	%r223, %r70, -12;
	setp.eq.s32	%p10, %r223, 0;
	mov.u32 	%r101, 0;
	mov.u32 	%r216, 63;
	mov.u64 	%rd575, 0;
	@%p10 bra 	BB17_11;

	mov.u64 	%rd576, %rd575;
	mov.u64 	%rd577, %rd575;
	mov.u64 	%rd578, %rd575;
	mov.u64 	%rd579, %rd575;
	mov.u64 	%rd580, %rd575;
	mov.u64 	%rd581, %rd575;
	mov.u64 	%rd582, %rd575;
	mov.u64 	%rd583, %rd575;
	mov.u64 	%rd584, %rd575;
	mov.u64 	%rd585, %rd575;
	mov.u64 	%rd586, %rd575;
	mov.u64 	%rd587, %rd575;
	mov.u64 	%rd588, %rd575;
	mov.u64 	%rd589, %rd575;
	mov.u64 	%rd590, %rd575;
	mov.u32 	%r224, %r101;

BB17_13:
	min.u32 	%r23, %r224, %r223;
	sub.s32 	%r105, %r93, %r228;
	min.u32 	%r106, %r105, %r23;
	cvt.u64.u32	%rd42, %r106;
	shr.u64 	%rd594, %rd601, %r23;
	add.s32 	%r220, %r106, %r228;
	setp.lt.u32	%p11, %r23, %r105;
	@%p11 bra 	BB17_14;
	bra.uni 	BB17_15;

BB17_14:
	mov.u32 	%r221, %r101;
	bra.uni 	BB17_16;

BB17_15:
	cvt.u32.u64	%r108, %rd42;
	add.s64 	%rd44, %rd600, 8;
	ld.global.u64 	%rd594, [%rd600+8];
	sub.s32 	%r221, %r23, %r108;
	mov.u32 	%r220, 0;
	mov.u64 	%rd600, %rd44;

BB17_16:
	shl.b64 	%rd234, %rd224, %r221;
	add.s64 	%rd235, %rd234, -1;
	and.b64  	%rd236, %rd235, %rd594;
	cvt.u32.u64	%r109, %rd42;
	shl.b64 	%rd237, %rd236, %r109;
	shl.b64 	%rd238, %rd224, %r109;
	add.s64 	%rd239, %rd238, -1;
	and.b64  	%rd240, %rd239, %rd601;
	add.s64 	%rd597, %rd237, %rd240;
	shr.u64 	%rd596, %rd594, %r221;
	add.s32 	%r228, %r221, %r220;
	sub.s32 	%r223, %r223, %r23;
	bra.uni 	BB17_17;

BB17_37:
	add.s32 	%r224, %r41, 1;
	shl.b64 	%rd292, %rd224, %r41;
	add.s64 	%rd597, %rd292, %rd597;

BB17_17:
	setp.eq.s32	%p13, %r223, 0;
	setp.gt.u32	%p14, %r224, 15;
	mov.pred 	%p44, 0;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB17_18;

	add.s32 	%r228, %r228, 1;
	setp.gt.u32	%p16, %r228, 63;
	@%p16 bra 	BB17_21;
	bra.uni 	BB17_20;

BB17_21:
	add.s64 	%rd54, %rd600, 8;
	ld.global.u64 	%rd601, [%rd600+8];
	mov.u32 	%r228, 0;
	mov.u64 	%rd600, %rd54;
	bra.uni 	BB17_22;

BB17_18:
	mov.u64 	%rd601, %rd596;
	bra.uni 	BB17_23;

BB17_20:
	shr.u64 	%rd601, %rd596, 1;

BB17_22:
	and.b64  	%rd241, %rd596, 1;
	setp.eq.b64	%p44, %rd241, 1;
	add.s32 	%r223, %r223, -1;

BB17_23:
	@%p44 bra 	BB17_24;
	bra.uni 	BB17_28;

BB17_24:
	mov.u64 	%rd596, %rd601;

BB17_25:
	mov.u32 	%r41, %r224;
	setp.eq.s32	%p21, %r223, 0;
	setp.gt.u32	%p22, %r41, 14;
	mov.pred 	%p45, 0;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	BB17_36;

	add.s32 	%r228, %r228, 1;
	setp.gt.u32	%p24, %r228, 63;
	@%p24 bra 	BB17_34;
	bra.uni 	BB17_27;

BB17_34:
	add.s64 	%rd95, %rd600, 8;
	ld.global.u64 	%rd605, [%rd600+8];
	mov.u32 	%r228, 0;
	mov.u64 	%rd600, %rd95;
	bra.uni 	BB17_35;

BB17_27:
	shr.u64 	%rd605, %rd596, 1;

BB17_35:
	and.b64  	%rd290, %rd596, 1;
	setp.eq.b64	%p25, %rd290, 1;
	not.pred 	%p45, %p25;
	add.s32 	%r223, %r223, -1;
	mov.u64 	%rd596, %rd605;

BB17_36:
	add.s32 	%r224, %r41, 1;
	@%p45 bra 	BB17_25;
	bra.uni 	BB17_37;

BB17_28:
	and.b64  	%rd242, %rd597, 1;
	shl.b64 	%rd243, %rd242, %r216;
	add.s64 	%rd590, %rd590, %rd243;
	bfe.u64 	%rd244, %rd597, 1, 1;
	shl.b64 	%rd245, %rd244, %r216;
	add.s64 	%rd589, %rd589, %rd245;
	bfe.u64 	%rd246, %rd597, 2, 1;
	shl.b64 	%rd247, %rd246, %r216;
	add.s64 	%rd588, %rd588, %rd247;
	bfe.u64 	%rd248, %rd597, 3, 1;
	shl.b64 	%rd249, %rd248, %r216;
	add.s64 	%rd587, %rd587, %rd249;
	bfe.u64 	%rd250, %rd597, 4, 1;
	shl.b64 	%rd251, %rd250, %r216;
	add.s64 	%rd586, %rd586, %rd251;
	bfe.u64 	%rd252, %rd597, 5, 1;
	shl.b64 	%rd253, %rd252, %r216;
	add.s64 	%rd585, %rd585, %rd253;
	bfe.u64 	%rd254, %rd597, 6, 1;
	shl.b64 	%rd255, %rd254, %r216;
	add.s64 	%rd584, %rd584, %rd255;
	bfe.u64 	%rd256, %rd597, 7, 1;
	shl.b64 	%rd257, %rd256, %r216;
	add.s64 	%rd583, %rd583, %rd257;
	bfe.u64 	%rd258, %rd597, 8, 1;
	shl.b64 	%rd259, %rd258, %r216;
	add.s64 	%rd582, %rd582, %rd259;
	bfe.u64 	%rd260, %rd597, 9, 1;
	shl.b64 	%rd261, %rd260, %r216;
	add.s64 	%rd581, %rd581, %rd261;
	bfe.u64 	%rd262, %rd597, 10, 1;
	shl.b64 	%rd263, %rd262, %r216;
	add.s64 	%rd580, %rd580, %rd263;
	bfe.u64 	%rd264, %rd597, 11, 1;
	shl.b64 	%rd265, %rd264, %r216;
	add.s64 	%rd579, %rd579, %rd265;
	bfe.u64 	%rd266, %rd597, 12, 1;
	shl.b64 	%rd267, %rd266, %r216;
	add.s64 	%rd578, %rd578, %rd267;
	bfe.u64 	%rd268, %rd597, 13, 1;
	shl.b64 	%rd269, %rd268, %r216;
	add.s64 	%rd577, %rd577, %rd269;
	bfe.u64 	%rd270, %rd597, 14, 1;
	shl.b64 	%rd271, %rd270, %r216;
	add.s64 	%rd576, %rd576, %rd271;
	bfe.u64 	%rd272, %rd597, 15, 1;
	shl.b64 	%rd273, %rd272, %r216;
	add.s64 	%rd575, %rd575, %rd273;
	setp.ne.s32	%p17, %r223, 0;
	selp.b32	%r111, -1, 0, %p17;
	add.s32 	%r38, %r111, %r216;
	setp.ne.s32	%p18, %r216, 0;
	and.pred  	%p19, %p18, %p17;
	mov.u32 	%r216, %r38;
	@%p19 bra 	BB17_13;

	xor.b64  	%rd274, %rd590, -6148914691236517206;
	add.s64 	%rd623, %rd274, 6148914691236517206;
	xor.b64  	%rd275, %rd589, -6148914691236517206;
	add.s64 	%rd622, %rd275, 6148914691236517206;
	xor.b64  	%rd276, %rd588, -6148914691236517206;
	add.s64 	%rd621, %rd276, 6148914691236517206;
	xor.b64  	%rd277, %rd587, -6148914691236517206;
	add.s64 	%rd620, %rd277, 6148914691236517206;
	xor.b64  	%rd278, %rd586, -6148914691236517206;
	add.s64 	%rd619, %rd278, 6148914691236517206;
	xor.b64  	%rd279, %rd585, -6148914691236517206;
	add.s64 	%rd618, %rd279, 6148914691236517206;
	xor.b64  	%rd280, %rd584, -6148914691236517206;
	add.s64 	%rd617, %rd280, 6148914691236517206;
	xor.b64  	%rd281, %rd583, -6148914691236517206;
	add.s64 	%rd616, %rd281, 6148914691236517206;
	xor.b64  	%rd282, %rd582, -6148914691236517206;
	add.s64 	%rd615, %rd282, 6148914691236517206;
	xor.b64  	%rd283, %rd581, -6148914691236517206;
	add.s64 	%rd614, %rd283, 6148914691236517206;
	xor.b64  	%rd284, %rd580, -6148914691236517206;
	add.s64 	%rd613, %rd284, 6148914691236517206;
	xor.b64  	%rd285, %rd579, -6148914691236517206;
	add.s64 	%rd612, %rd285, 6148914691236517206;
	xor.b64  	%rd286, %rd578, -6148914691236517206;
	add.s64 	%rd611, %rd286, 6148914691236517206;
	xor.b64  	%rd287, %rd577, -6148914691236517206;
	add.s64 	%rd610, %rd287, 6148914691236517206;
	xor.b64  	%rd288, %rd576, -6148914691236517206;
	add.s64 	%rd609, %rd288, 6148914691236517206;
	xor.b64  	%rd289, %rd575, -6148914691236517206;
	add.s64 	%rd575, %rd289, 6148914691236517206;
	bra.uni 	BB17_30;

BB17_11:
	mov.u64 	%rd609, %rd575;
	mov.u64 	%rd610, %rd575;
	mov.u64 	%rd611, %rd575;
	mov.u64 	%rd612, %rd575;
	mov.u64 	%rd613, %rd575;
	mov.u64 	%rd614, %rd575;
	mov.u64 	%rd615, %rd575;
	mov.u64 	%rd616, %rd575;
	mov.u64 	%rd617, %rd575;
	mov.u64 	%rd618, %rd575;
	mov.u64 	%rd619, %rd575;
	mov.u64 	%rd620, %rd575;
	mov.u64 	%rd621, %rd575;
	mov.u64 	%rd622, %rd575;
	mov.u64 	%rd623, %rd575;

BB17_30:
	add.s64 	%rd563, %rd232, 4294966273;
	ld.const.u8 	%r113, [c_perm_2];
	mul.wide.u32 	%rd293, %r113, 8;
	add.u64 	%rd295, %SPL, 0;
	add.s64 	%rd296, %rd295, %rd293;
	st.local.u64 	[%rd296], %rd623;
	ld.const.u8 	%r114, [c_perm_2+1];
	mul.wide.u32 	%rd297, %r114, 8;
	add.s64 	%rd298, %rd295, %rd297;
	st.local.u64 	[%rd298], %rd622;
	ld.const.u8 	%r115, [c_perm_2+2];
	mul.wide.u32 	%rd299, %r115, 8;
	add.s64 	%rd300, %rd295, %rd299;
	st.local.u64 	[%rd300], %rd621;
	ld.const.u8 	%r116, [c_perm_2+3];
	mul.wide.u32 	%rd301, %r116, 8;
	add.s64 	%rd302, %rd295, %rd301;
	st.local.u64 	[%rd302], %rd620;
	ld.const.u8 	%r117, [c_perm_2+4];
	mul.wide.u32 	%rd303, %r117, 8;
	add.s64 	%rd304, %rd295, %rd303;
	st.local.u64 	[%rd304], %rd619;
	ld.const.u8 	%r118, [c_perm_2+5];
	mul.wide.u32 	%rd305, %r118, 8;
	add.s64 	%rd306, %rd295, %rd305;
	st.local.u64 	[%rd306], %rd618;
	ld.const.u8 	%r119, [c_perm_2+6];
	mul.wide.u32 	%rd307, %r119, 8;
	add.s64 	%rd308, %rd295, %rd307;
	st.local.u64 	[%rd308], %rd617;
	ld.const.u8 	%r120, [c_perm_2+7];
	mul.wide.u32 	%rd309, %r120, 8;
	add.s64 	%rd310, %rd295, %rd309;
	st.local.u64 	[%rd310], %rd616;
	ld.const.u8 	%r121, [c_perm_2+8];
	mul.wide.u32 	%rd311, %r121, 8;
	add.s64 	%rd312, %rd295, %rd311;
	st.local.u64 	[%rd312], %rd615;
	ld.const.u8 	%r122, [c_perm_2+9];
	mul.wide.u32 	%rd313, %r122, 8;
	add.s64 	%rd314, %rd295, %rd313;
	st.local.u64 	[%rd314], %rd614;
	ld.const.u8 	%r123, [c_perm_2+10];
	mul.wide.u32 	%rd315, %r123, 8;
	add.s64 	%rd316, %rd295, %rd315;
	st.local.u64 	[%rd316], %rd613;
	ld.const.u8 	%r124, [c_perm_2+11];
	mul.wide.u32 	%rd317, %r124, 8;
	add.s64 	%rd318, %rd295, %rd317;
	st.local.u64 	[%rd318], %rd612;
	ld.const.u8 	%r125, [c_perm_2+12];
	mul.wide.u32 	%rd319, %r125, 8;
	add.s64 	%rd320, %rd295, %rd319;
	st.local.u64 	[%rd320], %rd611;
	ld.const.u8 	%r126, [c_perm_2+13];
	mul.wide.u32 	%rd321, %r126, 8;
	add.s64 	%rd322, %rd295, %rd321;
	st.local.u64 	[%rd322], %rd610;
	ld.const.u8 	%r127, [c_perm_2+14];
	mul.wide.u32 	%rd323, %r127, 8;
	add.s64 	%rd324, %rd295, %rd323;
	st.local.u64 	[%rd324], %rd609;
	ld.const.u8 	%r128, [c_perm_2+15];
	mul.wide.u32 	%rd325, %r128, 8;
	add.s64 	%rd326, %rd295, %rd325;
	st.local.u64 	[%rd326], %rd575;
	ld.local.v2.u64 	{%rd327, %rd328}, [%rd295];
	ld.local.v2.u64 	{%rd331, %rd332}, [%rd295+32];
	ld.local.v2.u64 	{%rd335, %rd336}, [%rd295+64];
	ld.local.v2.u64 	{%rd339, %rd340}, [%rd295+96];
	shr.s64 	%rd343, %rd339, 1;
	add.s64 	%rd344, %rd343, %rd331;
	shr.s64 	%rd345, %rd344, 1;
	sub.s64 	%rd346, %rd339, %rd345;
	add.s64 	%rd347, %rd346, %rd344;
	shl.b64 	%rd348, %rd346, 1;
	sub.s64 	%rd349, %rd348, %rd347;
	add.s64 	%rd350, %rd335, %rd327;
	shl.b64 	%rd351, %rd327, 1;
	sub.s64 	%rd352, %rd351, %rd350;
	add.s64 	%rd353, %rd347, %rd350;
	shl.b64 	%rd354, %rd350, 1;
	sub.s64 	%rd355, %rd354, %rd353;
	add.s64 	%rd356, %rd349, %rd352;
	shl.b64 	%rd357, %rd352, 1;
	sub.s64 	%rd358, %rd357, %rd356;
	shr.s64 	%rd359, %rd340, 1;
	add.s64 	%rd360, %rd359, %rd332;
	shr.s64 	%rd361, %rd360, 1;
	sub.s64 	%rd362, %rd340, %rd361;
	add.s64 	%rd363, %rd362, %rd360;
	shl.b64 	%rd364, %rd362, 1;
	sub.s64 	%rd365, %rd364, %rd363;
	add.s64 	%rd366, %rd336, %rd328;
	shl.b64 	%rd367, %rd328, 1;
	sub.s64 	%rd368, %rd367, %rd366;
	add.s64 	%rd369, %rd363, %rd366;
	shl.b64 	%rd370, %rd366, 1;
	sub.s64 	%rd371, %rd370, %rd369;
	add.s64 	%rd372, %rd365, %rd368;
	shl.b64 	%rd373, %rd368, 1;
	sub.s64 	%rd374, %rd373, %rd372;
	ld.local.v2.u64 	{%rd375, %rd376}, [%rd295+16];
	ld.local.v2.u64 	{%rd379, %rd380}, [%rd295+48];
	ld.local.v2.u64 	{%rd383, %rd384}, [%rd295+80];
	ld.local.v2.u64 	{%rd387, %rd388}, [%rd295+112];
	shr.s64 	%rd391, %rd387, 1;
	add.s64 	%rd392, %rd391, %rd379;
	shr.s64 	%rd393, %rd392, 1;
	sub.s64 	%rd394, %rd387, %rd393;
	add.s64 	%rd395, %rd394, %rd392;
	shl.b64 	%rd396, %rd394, 1;
	sub.s64 	%rd397, %rd396, %rd395;
	add.s64 	%rd398, %rd383, %rd375;
	shl.b64 	%rd399, %rd375, 1;
	sub.s64 	%rd400, %rd399, %rd398;
	add.s64 	%rd401, %rd395, %rd398;
	shl.b64 	%rd402, %rd398, 1;
	sub.s64 	%rd403, %rd402, %rd401;
	add.s64 	%rd404, %rd397, %rd400;
	shl.b64 	%rd405, %rd400, 1;
	sub.s64 	%rd406, %rd405, %rd404;
	shr.s64 	%rd407, %rd388, 1;
	add.s64 	%rd408, %rd407, %rd380;
	shr.s64 	%rd409, %rd408, 1;
	sub.s64 	%rd410, %rd388, %rd409;
	add.s64 	%rd411, %rd410, %rd408;
	shl.b64 	%rd412, %rd410, 1;
	sub.s64 	%rd413, %rd412, %rd411;
	add.s64 	%rd414, %rd384, %rd376;
	shl.b64 	%rd415, %rd376, 1;
	sub.s64 	%rd416, %rd415, %rd414;
	add.s64 	%rd417, %rd411, %rd414;
	shl.b64 	%rd418, %rd414, 1;
	sub.s64 	%rd419, %rd418, %rd417;
	add.s64 	%rd420, %rd413, %rd416;
	shl.b64 	%rd421, %rd416, 1;
	sub.s64 	%rd422, %rd421, %rd420;
	shr.s64 	%rd423, %rd422, 1;
	add.s64 	%rd424, %rd423, %rd374;
	shr.s64 	%rd425, %rd424, 1;
	sub.s64 	%rd426, %rd422, %rd425;
	add.s64 	%rd427, %rd426, %rd424;
	shl.b64 	%rd428, %rd426, 1;
	sub.s64 	%rd429, %rd428, %rd427;
	add.s64 	%rd430, %rd406, %rd358;
	shl.b64 	%rd431, %rd358, 1;
	sub.s64 	%rd432, %rd431, %rd430;
	add.s64 	%rd118, %rd427, %rd430;
	shl.b64 	%rd433, %rd430, 1;
	sub.s64 	%rd119, %rd433, %rd118;
	add.s64 	%rd120, %rd429, %rd432;
	shl.b64 	%rd434, %rd432, 1;
	sub.s64 	%rd121, %rd434, %rd120;
	st.local.v2.u64 	[%rd295+16], {%rd119, %rd120};
	st.local.v2.u64 	[%rd295], {%rd121, %rd118};
	shr.s64 	%rd435, %rd417, 1;
	add.s64 	%rd436, %rd435, %rd369;
	shr.s64 	%rd437, %rd436, 1;
	sub.s64 	%rd438, %rd417, %rd437;
	add.s64 	%rd439, %rd438, %rd436;
	shl.b64 	%rd440, %rd438, 1;
	sub.s64 	%rd441, %rd440, %rd439;
	add.s64 	%rd442, %rd401, %rd353;
	shl.b64 	%rd443, %rd353, 1;
	sub.s64 	%rd444, %rd443, %rd442;
	add.s64 	%rd122, %rd439, %rd442;
	shl.b64 	%rd445, %rd442, 1;
	sub.s64 	%rd123, %rd445, %rd122;
	add.s64 	%rd124, %rd441, %rd444;
	shl.b64 	%rd446, %rd444, 1;
	sub.s64 	%rd125, %rd446, %rd124;
	st.local.v2.u64 	[%rd295+48], {%rd123, %rd124};
	st.local.v2.u64 	[%rd295+32], {%rd125, %rd122};
	shr.s64 	%rd447, %rd419, 1;
	add.s64 	%rd448, %rd447, %rd371;
	shr.s64 	%rd449, %rd448, 1;
	sub.s64 	%rd450, %rd419, %rd449;
	add.s64 	%rd451, %rd450, %rd448;
	shl.b64 	%rd452, %rd450, 1;
	sub.s64 	%rd453, %rd452, %rd451;
	add.s64 	%rd454, %rd403, %rd355;
	shl.b64 	%rd455, %rd355, 1;
	sub.s64 	%rd456, %rd455, %rd454;
	add.s64 	%rd126, %rd451, %rd454;
	shl.b64 	%rd457, %rd454, 1;
	sub.s64 	%rd127, %rd457, %rd126;
	add.s64 	%rd128, %rd453, %rd456;
	shl.b64 	%rd458, %rd456, 1;
	sub.s64 	%rd129, %rd458, %rd128;
	st.local.v2.u64 	[%rd295+80], {%rd127, %rd128};
	st.local.v2.u64 	[%rd295+64], {%rd129, %rd126};
	shr.s64 	%rd459, %rd420, 1;
	add.s64 	%rd460, %rd459, %rd372;
	shr.s64 	%rd461, %rd460, 1;
	sub.s64 	%rd462, %rd420, %rd461;
	add.s64 	%rd463, %rd462, %rd460;
	shl.b64 	%rd464, %rd462, 1;
	sub.s64 	%rd465, %rd464, %rd463;
	add.s64 	%rd466, %rd404, %rd356;
	shl.b64 	%rd467, %rd356, 1;
	sub.s64 	%rd468, %rd467, %rd466;
	add.s64 	%rd130, %rd463, %rd466;
	shl.b64 	%rd469, %rd466, 1;
	sub.s64 	%rd131, %rd469, %rd130;
	add.s64 	%rd132, %rd465, %rd468;
	shl.b64 	%rd470, %rd468, 1;
	sub.s64 	%rd133, %rd470, %rd132;
	st.local.v2.u64 	[%rd295+112], {%rd131, %rd132};
	st.local.v2.u64 	[%rd295+96], {%rd133, %rd130};
	cvt.u32.u64	%r129, %rd563;
	add.s32 	%r130, %r129, -62;
	mov.u32 	%r131, 2200;
	min.s32 	%r132, %r130, %r131;
	mov.u32 	%r133, -2200;
	max.s32 	%r48, %r133, %r132;
	setp.eq.s32	%p26, %r48, 0;
	mov.f64 	%fd83, 0d3FF0000000000000;
	@%p26 bra 	BB17_40;

	abs.s32 	%r49, %r48;
	setp.lt.s32	%p27, %r49, 1022;
	@%p27 bra 	BB17_39;
	bra.uni 	BB17_32;

BB17_39:
	shl.b32 	%r153, %r48, 20;
	add.s32 	%r154, %r153, 1072693248;
	mov.u32 	%r155, 0;
	mov.b64 	%fd83, {%r155, %r154};
	bra.uni 	BB17_40;

BB17_32:
	setp.lt.s32	%p28, %r49, 2044;
	@%p28 bra 	BB17_38;
	bra.uni 	BB17_33;

BB17_38:
	shr.u32 	%r144, %r48, 31;
	add.s32 	%r145, %r48, %r144;
	shr.s32 	%r146, %r145, 1;
	shl.b32 	%r147, %r146, 20;
	add.s32 	%r148, %r147, 1072693248;
	mov.u32 	%r149, 0;
	mov.b64 	%fd10, {%r149, %r148};
	sub.s32 	%r150, %r48, %r146;
	shl.b32 	%r151, %r150, 20;
	add.s32 	%r152, %r151, 1072693248;
	mov.b64 	%fd11, {%r149, %r152};
	mul.f64 	%fd83, %fd10, %fd11;
	bra.uni 	BB17_40;

BB17_33:
	shr.s32 	%r134, %r48, 31;
	shr.u32 	%r135, %r134, 30;
	add.s32 	%r136, %r48, %r135;
	shr.s32 	%r137, %r136, 2;
	shl.b32 	%r138, %r137, 20;
	add.s32 	%r139, %r138, 1072693248;
	mov.u32 	%r140, 0;
	mov.b64 	%fd6, {%r140, %r139};
	mul.f64 	%fd7, %fd6, %fd6;
	mul.f64 	%fd8, %fd6, %fd7;
	mad.lo.s32 	%r141, %r137, -3, %r48;
	shl.b32 	%r142, %r141, 20;
	add.s32 	%r143, %r142, 1072693248;
	mov.b64 	%fd9, {%r140, %r143};
	mul.f64 	%fd83, %fd9, %fd8;

BB17_40:
	add.u64 	%rd565, %SPL, 128;
	add.s64 	%rd564, %rd565, 16;
	cvt.rn.f64.s64	%fd12, %rd121;
	cvt.rn.f64.s64	%fd13, %rd118;
	mul.f64 	%fd14, %fd83, %fd13;
	mul.f64 	%fd15, %fd83, %fd12;
	add.u64 	%rd472, %SPL, 128;
	st.local.v2.f64 	[%rd472], {%fd15, %fd14};
	cvt.rn.f64.s64	%fd16, %rd119;
	cvt.rn.f64.s64	%fd17, %rd120;
	mul.f64 	%fd18, %fd83, %fd17;
	mul.f64 	%fd19, %fd83, %fd16;
	st.local.v2.f64 	[%rd564], {%fd19, %fd18};
	cvt.rn.f64.s64	%fd20, %rd125;
	cvt.rn.f64.s64	%fd21, %rd122;
	mul.f64 	%fd22, %fd83, %fd21;
	mul.f64 	%fd23, %fd83, %fd20;
	st.local.v2.f64 	[%rd564+16], {%fd23, %fd22};
	cvt.rn.f64.s64	%fd24, %rd123;
	cvt.rn.f64.s64	%fd25, %rd124;
	mul.f64 	%fd26, %fd83, %fd25;
	mul.f64 	%fd27, %fd83, %fd24;
	st.local.v2.f64 	[%rd564+32], {%fd27, %fd26};
	cvt.rn.f64.s64	%fd28, %rd129;
	cvt.rn.f64.s64	%fd29, %rd126;
	mul.f64 	%fd30, %fd83, %fd29;
	mul.f64 	%fd31, %fd83, %fd28;
	st.local.v2.f64 	[%rd564+48], {%fd31, %fd30};
	cvt.rn.f64.s64	%fd32, %rd127;
	cvt.rn.f64.s64	%fd33, %rd128;
	mul.f64 	%fd34, %fd83, %fd33;
	mul.f64 	%fd35, %fd83, %fd32;
	st.local.v2.f64 	[%rd564+64], {%fd35, %fd34};
	cvt.rn.f64.s64	%fd36, %rd133;
	cvt.rn.f64.s64	%fd37, %rd130;
	mul.f64 	%fd38, %fd83, %fd37;
	mul.f64 	%fd39, %fd83, %fd36;
	st.local.v2.f64 	[%rd564+80], {%fd39, %fd38};
	cvt.rn.f64.s64	%fd40, %rd131;
	cvt.rn.f64.s64	%fd41, %rd132;
	mul.f64 	%fd42, %fd83, %fd41;
	mul.f64 	%fd43, %fd83, %fd40;
	st.local.v2.f64 	[%rd564+96], {%fd43, %fd42};

BB17_41:
	shr.u32 	%r156, %r75, 2;
	cvt.u64.u32	%rd134, %r156;
	and.b64  	%rd476, %rd3, -4294967296;
	setp.eq.s64	%p29, %rd476, 0;
	@%p29 bra 	BB17_43;

	div.u64 	%rd624, %rd3, %rd134;
	rem.u64 	%rd625, %rd3, %rd134;
	bra.uni 	BB17_44;

BB17_43:
	cvt.u32.u64	%r210, %rd3;
	cvt.u32.u64	%r175, %rd134;
	div.u32 	%r186, %r210, %r175;
	rem.u32 	%r187, %r210, %r175;
	cvt.u64.u32	%rd624, %r186;
	cvt.u64.u32	%rd625, %r187;

BB17_44:
	shl.b64 	%rd141, %rd625, 2;
	cvt.u32.u64	%r50, %rd141;
	shr.u32 	%r188, %r76, 2;
	cvt.u64.u32	%rd142, %r188;
	and.b64  	%rd483, %rd624, -4294967296;
	setp.eq.s64	%p30, %rd483, 0;
	@%p30 bra 	BB17_46;

	rem.u64 	%rd626, %rd624, %rd142;
	bra.uni 	BB17_47;

BB17_46:
	cvt.u32.u64	%r189, %rd142;
	cvt.u32.u64	%r190, %rd624;
	rem.u32 	%r191, %r190, %r189;
	cvt.u64.u32	%rd626, %r191;

BB17_47:
	ld.param.u64 	%rd562, [_ZN5cuZFP11cudaDecode2IdLi16EEEvPyPT_5uint24int2S4_j_param_1];
	shl.b64 	%rd484, %rd626, 2;
	cvt.u32.u64	%r51, %rd484;
	cvt.s64.s32	%rd146, %r73;
	mul.lo.s64 	%rd485, %rd141, %rd146;
	cvt.s64.s32	%rd486, %r74;
	mul.lo.s64 	%rd487, %rd484, %rd486;
	add.s64 	%rd147, %rd487, %rd485;
	add.s32 	%r52, %r51, 4;
	add.s32 	%r53, %r50, 4;
	setp.le.u32	%p31, %r53, %r71;
	setp.le.u32	%p32, %r52, %r72;
	and.pred  	%p33, %p32, %p31;
	cvta.to.global.u64 	%rd488, %rd562;
	shl.b64 	%rd489, %rd147, 3;
	add.s64 	%rd155, %rd488, %rd489;
	@%p33 bra 	BB17_62;
	bra.uni 	BB17_48;

BB17_62:
	add.u64 	%rd568, %SPL, 128;
	add.s64 	%rd567, %rd568, 16;
	shl.b32 	%r208, %r73, 2;
	sub.s32 	%r209, %r74, %r208;
	cvt.s64.s32	%rd504, %r209;
	add.s64 	%rd505, %rd146, %rd504;
	add.u64 	%rd507, %SPL, 128;
	ld.local.v2.f64 	{%fd51, %fd52}, [%rd507];
	st.global.f64 	[%rd155], %fd51;
	add.s64 	%rd509, %rd147, %rd146;
	shl.b64 	%rd510, %rd509, 3;
	add.s64 	%rd511, %rd488, %rd510;
	st.global.f64 	[%rd511], %fd52;
	add.s64 	%rd512, %rd509, %rd146;
	shl.b64 	%rd513, %rd512, 3;
	add.s64 	%rd514, %rd488, %rd513;
	ld.local.v2.f64 	{%fd55, %fd56}, [%rd567];
	st.global.f64 	[%rd514], %fd55;
	add.s64 	%rd515, %rd512, %rd146;
	shl.b64 	%rd516, %rd515, 3;
	add.s64 	%rd517, %rd488, %rd516;
	st.global.f64 	[%rd517], %fd56;
	mul.lo.s64 	%rd518, %rd146, 3;
	add.s64 	%rd519, %rd147, %rd518;
	add.s64 	%rd520, %rd519, %rd505;
	shl.b64 	%rd521, %rd520, 3;
	add.s64 	%rd522, %rd488, %rd521;
	ld.local.v2.f64 	{%fd59, %fd60}, [%rd567+16];
	st.global.f64 	[%rd522], %fd59;
	add.s64 	%rd523, %rd520, %rd146;
	shl.b64 	%rd524, %rd523, 3;
	add.s64 	%rd525, %rd488, %rd524;
	st.global.f64 	[%rd525], %fd60;
	add.s64 	%rd526, %rd523, %rd146;
	shl.b64 	%rd527, %rd526, 3;
	add.s64 	%rd528, %rd488, %rd527;
	ld.local.v2.f64 	{%fd63, %fd64}, [%rd567+32];
	st.global.f64 	[%rd528], %fd63;
	add.s64 	%rd529, %rd526, %rd146;
	shl.b64 	%rd530, %rd529, 3;
	add.s64 	%rd531, %rd488, %rd530;
	st.global.f64 	[%rd531], %fd64;
	add.s64 	%rd532, %rd520, %rd518;
	add.s64 	%rd533, %rd532, %rd505;
	shl.b64 	%rd534, %rd533, 3;
	add.s64 	%rd535, %rd488, %rd534;
	ld.local.v2.f64 	{%fd67, %fd68}, [%rd567+48];
	st.global.f64 	[%rd535], %fd67;
	add.s64 	%rd536, %rd533, %rd146;
	shl.b64 	%rd537, %rd536, 3;
	add.s64 	%rd538, %rd488, %rd537;
	st.global.f64 	[%rd538], %fd68;
	add.s64 	%rd539, %rd536, %rd146;
	shl.b64 	%rd540, %rd539, 3;
	add.s64 	%rd541, %rd488, %rd540;
	ld.local.v2.f64 	{%fd71, %fd72}, [%rd567+64];
	st.global.f64 	[%rd541], %fd71;
	add.s64 	%rd542, %rd539, %rd146;
	shl.b64 	%rd543, %rd542, 3;
	add.s64 	%rd544, %rd488, %rd543;
	st.global.f64 	[%rd544], %fd72;
	add.s64 	%rd545, %rd533, %rd518;
	add.s64 	%rd546, %rd545, %rd505;
	shl.b64 	%rd547, %rd546, 3;
	add.s64 	%rd548, %rd488, %rd547;
	ld.local.v2.f64 	{%fd75, %fd76}, [%rd567+80];
	st.global.f64 	[%rd548], %fd75;
	add.s64 	%rd549, %rd546, %rd146;
	shl.b64 	%rd550, %rd549, 3;
	add.s64 	%rd551, %rd488, %rd550;
	st.global.f64 	[%rd551], %fd76;
	add.s64 	%rd552, %rd549, %rd146;
	shl.b64 	%rd553, %rd552, 3;
	add.s64 	%rd554, %rd488, %rd553;
	ld.local.v2.f64 	{%fd79, %fd80}, [%rd567+96];
	st.global.f64 	[%rd554], %fd79;
	add.s64 	%rd555, %rd552, %rd146;
	shl.b64 	%rd556, %rd555, 3;
	add.s64 	%rd557, %rd488, %rd556;
	st.global.f64 	[%rd557], %fd80;
	bra.uni 	BB17_63;

BB17_48:
	setp.gt.u32	%p34, %r53, %r71;
	sub.s32 	%r192, %r71, %r50;
	selp.b32	%r54, %r192, 4, %p34;
	sub.s32 	%r193, %r72, %r51;
	setp.gt.u32	%p35, %r52, %r72;
	selp.b32	%r55, %r193, 4, %p35;
	setp.eq.s32	%p36, %r55, 0;
	@%p36 bra 	BB17_63;

	add.u64 	%rd156, %SPL, 128;
	mul.lo.s32 	%r195, %r54, %r73;
	sub.s32 	%r196, %r74, %r195;
	cvt.s64.s32	%rd150, %r196;
	mov.u32 	%r197, 4;
	sub.s32 	%r198, %r197, %r54;
	cvt.s64.s32	%rd151, %r198;
	mov.u32 	%r199, -5;
	sub.s32 	%r200, %r199, %r50;
	not.b32 	%r201, %r71;
	max.u32 	%r202, %r201, %r200;
	not.b32 	%r203, %r202;
	sub.s32 	%r56, %r203, %r50;
	and.b32  	%r57, %r56, 3;
	add.s64 	%rd152, %rd146, %rd146;
	add.s64 	%rd153, %rd152, %rd146;
	add.s64 	%rd154, %rd153, %rd146;
	mov.u32 	%r234, 0;
	shl.b64 	%rd502, %rd150, 3;
	shl.b64 	%rd503, %rd151, 3;
	shl.b64 	%rd501, %rd154, 3;

BB17_50:
	setp.eq.s32	%p37, %r54, 0;
	@%p37 bra 	BB17_51;
	bra.uni 	BB17_52;

BB17_51:
	mov.u64 	%rd639, %rd155;
	mov.u64 	%rd640, %rd156;
	bra.uni 	BB17_61;

BB17_52:
	setp.eq.s32	%p38, %r57, 0;
	mov.u64 	%rd640, 0;
	mov.u32 	%r238, 0;
	@%p38 bra 	BB17_53;
	bra.uni 	BB17_54;

BB17_53:
	mov.u64 	%rd639, %rd640;
	bra.uni 	BB17_59;

BB17_54:
	setp.eq.s32	%p39, %r57, 1;
	mov.u32 	%r236, 0;
	@%p39 bra 	BB17_58;

	setp.eq.s32	%p40, %r57, 2;
	mov.u32 	%r236, 1;
	@%p40 bra 	BB17_57;

	ld.local.f64 	%fd44, [%rd156];
	st.global.f64 	[%rd155], %fd44;
	shl.b64 	%rd492, %rd146, 3;
	add.s64 	%rd155, %rd155, %rd492;
	add.s64 	%rd156, %rd156, 8;
	mov.u32 	%r236, 2;

BB17_57:
	ld.local.f64 	%fd45, [%rd156];
	st.global.f64 	[%rd155], %fd45;
	shl.b64 	%rd493, %rd146, 3;
	add.s64 	%rd155, %rd155, %rd493;
	add.s64 	%rd156, %rd156, 8;

BB17_58:
	ld.local.f64 	%fd46, [%rd156];
	st.global.f64 	[%rd155], %fd46;
	add.s32 	%r238, %r236, 1;
	shl.b64 	%rd494, %rd146, 3;
	add.s64 	%rd155, %rd155, %rd494;
	add.s64 	%rd156, %rd156, 8;
	mov.u64 	%rd640, %rd156;
	mov.u64 	%rd639, %rd155;

BB17_59:
	setp.lt.u32	%p41, %r56, 4;
	@%p41 bra 	BB17_61;

BB17_60:
	ld.local.f64 	%fd47, [%rd156];
	ld.local.f64 	%fd48, [%rd156+8];
	ld.local.f64 	%fd49, [%rd156+16];
	ld.local.f64 	%fd50, [%rd156+24];
	st.global.f64 	[%rd155], %fd47;
	shl.b64 	%rd495, %rd146, 3;
	add.s64 	%rd496, %rd155, %rd495;
	st.global.f64 	[%rd496], %fd48;
	shl.b64 	%rd497, %rd152, 3;
	add.s64 	%rd498, %rd155, %rd497;
	st.global.f64 	[%rd498], %fd49;
	shl.b64 	%rd499, %rd153, 3;
	add.s64 	%rd500, %rd155, %rd499;
	st.global.f64 	[%rd500], %fd50;
	add.s64 	%rd155, %rd155, %rd501;
	add.s64 	%rd156, %rd156, 32;
	add.s32 	%r238, %r238, 4;
	setp.lt.u32	%p42, %r238, %r54;
	mov.u64 	%rd639, %rd155;
	mov.u64 	%rd640, %rd156;
	@%p42 bra 	BB17_60;

BB17_61:
	add.s64 	%rd155, %rd639, %rd502;
	add.s64 	%rd156, %rd640, %rd503;
	add.s32 	%r234, %r234, 1;
	setp.lt.u32	%p43, %r234, %r55;
	@%p43 bra 	BB17_50;

BB17_63:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j
.visible .entry _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_1,
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_4[12],
	.param .u32 _ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot18[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<46>;
	.reg .b32 	%r<1938>;
	.reg .b64 	%rd<583>;


	mov.u64 	%SPL, __local_depot18;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd97, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_0];
	ld.param.u32 	%r387, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_4+8];
	ld.param.u32 	%r4, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	ld.param.u32 	%r5, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r1857, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_5];
	add.u64 	%rd99, %SP, 256;
	mov.u32 	%r388, %ctaid.z;
	mov.u32 	%r389, %nctaid.y;
	mov.u32 	%r390, %ctaid.y;
	mad.lo.s32 	%r391, %r388, %r389, %r390;
	mov.u32 	%r392, %nctaid.x;
	mov.u32 	%r393, %ctaid.x;
	mad.lo.s32 	%r394, %r391, %r392, %r393;
	mov.u32 	%r395, %ntid.x;
	mul.wide.u32 	%rd100, %r394, %r395;
	mov.u32 	%r396, %tid.x;
	cvt.u64.u32	%rd101, %r396;
	add.s64 	%rd2, %rd100, %rd101;
	mul.lo.s32 	%r397, %r5, %r4;
	mul.lo.s32 	%r398, %r397, %r387;
	shr.u32 	%r399, %r398, 6;
	cvt.u64.u32	%rd102, %r399;
	setp.ge.u64	%p5, %rd2, %rd102;
	@%p5 bra 	BB18_54;

	cvta.to.global.u64 	%rd103, %rd97;
	cvt.u32.u64	%r401, %rd2;
	mul.lo.s32 	%r402, %r401, %r1857;
	cvt.s64.s32	%rd104, %r402;
	shr.s64 	%rd105, %rd104, 6;
	shl.b64 	%rd106, %rd105, 3;
	add.s64 	%rd555, %rd103, %rd106;
	and.b32  	%r1862, %r402, 63;
	ld.global.u64 	%rd107, [%rd555];
	shr.u64 	%rd556, %rd107, %r1862;
	cvta.to.local.u64 	%rd545, %rd99;
	mov.u32 	%r400, 0;
	mov.u32 	%r1785, %r400;

BB18_2:
	st.local.u32 	[%rd545], %r400;
	add.s64 	%rd545, %rd545, 4;
	add.s32 	%r1785, %r1785, 1;
	setp.lt.u32	%p6, %r1785, 64;
	@%p6 bra 	BB18_2;

	setp.eq.s32	%p7, %r1857, 0;
	mov.u32 	%r1868, 0;
	mov.u32 	%r1850, 31;
	@%p7 bra 	BB18_4;

	mov.u32 	%r1786, %r1868;
	mov.u32 	%r1787, %r1868;
	mov.u32 	%r1788, %r1868;
	mov.u32 	%r1789, %r1868;
	mov.u32 	%r1790, %r1868;
	mov.u32 	%r1791, %r1868;
	mov.u32 	%r1792, %r1868;
	mov.u32 	%r1793, %r1868;
	mov.u32 	%r1794, %r1868;
	mov.u32 	%r1795, %r1868;
	mov.u32 	%r1796, %r1868;
	mov.u32 	%r1797, %r1868;
	mov.u32 	%r1798, %r1868;
	mov.u32 	%r1799, %r1868;
	mov.u32 	%r1800, %r1868;
	mov.u32 	%r1801, %r1868;
	mov.u32 	%r1802, %r1868;
	mov.u32 	%r1803, %r1868;
	mov.u32 	%r1804, %r1868;
	mov.u32 	%r1805, %r1868;
	mov.u32 	%r1806, %r1868;
	mov.u32 	%r1807, %r1868;
	mov.u32 	%r1808, %r1868;
	mov.u32 	%r1809, %r1868;
	mov.u32 	%r1810, %r1868;
	mov.u32 	%r1811, %r1868;
	mov.u32 	%r1812, %r1868;
	mov.u32 	%r1813, %r1868;
	mov.u32 	%r1814, %r1868;
	mov.u32 	%r1815, %r1868;
	mov.u32 	%r1816, %r1868;
	mov.u32 	%r1817, %r1868;
	mov.u32 	%r1818, %r1868;
	mov.u32 	%r1819, %r1868;
	mov.u32 	%r1820, %r1868;
	mov.u32 	%r1821, %r1868;
	mov.u32 	%r1822, %r1868;
	mov.u32 	%r1823, %r1868;
	mov.u32 	%r1824, %r1868;
	mov.u32 	%r1825, %r1868;
	mov.u32 	%r1826, %r1868;
	mov.u32 	%r1827, %r1868;
	mov.u32 	%r1828, %r1868;
	mov.u32 	%r1829, %r1868;
	mov.u32 	%r1830, %r1868;
	mov.u32 	%r1831, %r1868;
	mov.u32 	%r1832, %r1868;
	mov.u32 	%r1833, %r1868;
	mov.u32 	%r1834, %r1868;
	mov.u32 	%r1835, %r1868;
	mov.u32 	%r1836, %r1868;
	mov.u32 	%r1837, %r1868;
	mov.u32 	%r1838, %r1868;
	mov.u32 	%r1839, %r1868;
	mov.u32 	%r1840, %r1868;
	mov.u32 	%r1841, %r1868;
	mov.u32 	%r1842, %r1868;
	mov.u32 	%r1843, %r1868;
	mov.u32 	%r1844, %r1868;
	mov.u32 	%r1845, %r1868;
	mov.u32 	%r1846, %r1868;
	mov.u32 	%r1847, %r1868;
	mov.u32 	%r1848, %r1868;
	mov.u32 	%r1849, %r1868;
	mov.u32 	%r1858, %r1868;

BB18_6:
	min.u32 	%r80, %r1858, %r1857;
	mov.u32 	%r535, 64;
	sub.s32 	%r536, %r535, %r1862;
	min.u32 	%r537, %r536, %r80;
	cvt.u64.u32	%rd10, %r537;
	shr.u64 	%rd549, %rd556, %r80;
	add.s32 	%r1854, %r537, %r1862;
	setp.lt.u32	%p8, %r80, %r536;
	@%p8 bra 	BB18_7;
	bra.uni 	BB18_8;

BB18_7:
	mov.u32 	%r1855, %r1868;
	bra.uni 	BB18_9;

BB18_8:
	cvt.u32.u64	%r539, %rd10;
	add.s64 	%rd12, %rd555, 8;
	ld.global.u64 	%rd549, [%rd555+8];
	sub.s32 	%r1855, %r80, %r539;
	mov.u32 	%r1854, 0;
	mov.u64 	%rd555, %rd12;

BB18_9:
	mov.u64 	%rd109, 1;
	shl.b64 	%rd110, %rd109, %r1855;
	add.s64 	%rd111, %rd110, -1;
	and.b64  	%rd112, %rd111, %rd549;
	cvt.u32.u64	%r540, %rd10;
	shl.b64 	%rd113, %rd112, %r540;
	shl.b64 	%rd114, %rd109, %r540;
	add.s64 	%rd115, %rd114, -1;
	and.b64  	%rd116, %rd115, %rd556;
	add.s64 	%rd552, %rd113, %rd116;
	shr.u64 	%rd551, %rd549, %r1855;
	add.s32 	%r1862, %r1855, %r1854;
	sub.s32 	%r1857, %r1857, %r80;
	bra.uni 	BB18_10;

BB18_28:
	add.s32 	%r1858, %r226, 1;
	mov.u64 	%rd544, 1;
	shl.b64 	%rd152, %rd544, %r226;
	add.s64 	%rd552, %rd152, %rd552;

BB18_10:
	setp.eq.s32	%p10, %r1857, 0;
	setp.gt.u32	%p11, %r1858, 63;
	mov.pred 	%p44, 0;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB18_11;

	add.s32 	%r1862, %r1862, 1;
	setp.gt.u32	%p13, %r1862, 63;
	@%p13 bra 	BB18_14;
	bra.uni 	BB18_13;

BB18_14:
	add.s64 	%rd22, %rd555, 8;
	ld.global.u64 	%rd556, [%rd555+8];
	mov.u32 	%r1862, 0;
	mov.u64 	%rd555, %rd22;
	bra.uni 	BB18_15;

BB18_11:
	mov.u64 	%rd556, %rd551;
	bra.uni 	BB18_16;

BB18_13:
	shr.u64 	%rd556, %rd551, 1;

BB18_15:
	and.b64  	%rd117, %rd551, 1;
	setp.eq.b64	%p44, %rd117, 1;
	add.s32 	%r1857, %r1857, -1;

BB18_16:
	@%p44 bra 	BB18_17;
	bra.uni 	BB18_21;

BB18_17:
	mov.u64 	%rd551, %rd556;

BB18_18:
	mov.u32 	%r226, %r1858;
	setp.eq.s32	%p18, %r1857, 0;
	setp.gt.u32	%p19, %r226, 62;
	mov.pred 	%p45, 0;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	BB18_27;

	add.s32 	%r1862, %r1862, 1;
	setp.gt.u32	%p21, %r1862, 63;
	@%p21 bra 	BB18_25;
	bra.uni 	BB18_20;

BB18_25:
	add.s64 	%rd31, %rd555, 8;
	ld.global.u64 	%rd560, [%rd555+8];
	mov.u32 	%r1862, 0;
	mov.u64 	%rd555, %rd31;
	bra.uni 	BB18_26;

BB18_20:
	shr.u64 	%rd560, %rd551, 1;

BB18_26:
	and.b64  	%rd150, %rd551, 1;
	setp.eq.b64	%p22, %rd150, 1;
	not.pred 	%p45, %p22;
	add.s32 	%r1857, %r1857, -1;
	mov.u64 	%rd551, %rd560;

BB18_27:
	add.s32 	%r1858, %r226, 1;
	@%p45 bra 	BB18_18;
	bra.uni 	BB18_28;

BB18_21:
	cvt.u32.u64	%r542, %rd552;
	and.b32  	%r543, %r542, 1;
	shl.b32 	%r544, %r543, %r1850;
	add.s32 	%r1849, %r1849, %r544;
	bfe.u32 	%r545, %r542, 1, 1;
	shl.b32 	%r546, %r545, %r1850;
	add.s32 	%r1848, %r1848, %r546;
	bfe.u32 	%r547, %r542, 2, 1;
	shl.b32 	%r548, %r547, %r1850;
	add.s32 	%r1847, %r1847, %r548;
	bfe.u32 	%r549, %r542, 3, 1;
	shl.b32 	%r550, %r549, %r1850;
	add.s32 	%r1846, %r1846, %r550;
	bfe.u32 	%r551, %r542, 4, 1;
	shl.b32 	%r552, %r551, %r1850;
	add.s32 	%r1845, %r1845, %r552;
	bfe.u32 	%r553, %r542, 5, 1;
	shl.b32 	%r554, %r553, %r1850;
	add.s32 	%r1844, %r1844, %r554;
	bfe.u32 	%r555, %r542, 6, 1;
	shl.b32 	%r556, %r555, %r1850;
	add.s32 	%r1843, %r1843, %r556;
	bfe.u32 	%r557, %r542, 7, 1;
	shl.b32 	%r558, %r557, %r1850;
	add.s32 	%r1842, %r1842, %r558;
	bfe.u32 	%r559, %r542, 8, 1;
	shl.b32 	%r560, %r559, %r1850;
	add.s32 	%r1841, %r1841, %r560;
	bfe.u32 	%r561, %r542, 9, 1;
	shl.b32 	%r562, %r561, %r1850;
	add.s32 	%r1840, %r1840, %r562;
	bfe.u32 	%r563, %r542, 10, 1;
	shl.b32 	%r564, %r563, %r1850;
	add.s32 	%r1839, %r1839, %r564;
	bfe.u32 	%r565, %r542, 11, 1;
	shl.b32 	%r566, %r565, %r1850;
	add.s32 	%r1838, %r1838, %r566;
	bfe.u32 	%r567, %r542, 12, 1;
	shl.b32 	%r568, %r567, %r1850;
	add.s32 	%r1837, %r1837, %r568;
	bfe.u32 	%r569, %r542, 13, 1;
	shl.b32 	%r570, %r569, %r1850;
	add.s32 	%r1836, %r1836, %r570;
	bfe.u32 	%r571, %r542, 14, 1;
	shl.b32 	%r572, %r571, %r1850;
	add.s32 	%r1835, %r1835, %r572;
	bfe.u32 	%r573, %r542, 15, 1;
	shl.b32 	%r574, %r573, %r1850;
	add.s32 	%r1834, %r1834, %r574;
	bfe.u32 	%r575, %r542, 16, 1;
	shl.b32 	%r576, %r575, %r1850;
	add.s32 	%r1833, %r1833, %r576;
	bfe.u32 	%r577, %r542, 17, 1;
	shl.b32 	%r578, %r577, %r1850;
	add.s32 	%r1832, %r1832, %r578;
	bfe.u32 	%r579, %r542, 18, 1;
	shl.b32 	%r580, %r579, %r1850;
	add.s32 	%r1831, %r1831, %r580;
	bfe.u32 	%r581, %r542, 19, 1;
	shl.b32 	%r582, %r581, %r1850;
	add.s32 	%r1830, %r1830, %r582;
	bfe.u32 	%r583, %r542, 20, 1;
	shl.b32 	%r584, %r583, %r1850;
	add.s32 	%r1829, %r1829, %r584;
	bfe.u32 	%r585, %r542, 21, 1;
	shl.b32 	%r586, %r585, %r1850;
	add.s32 	%r1828, %r1828, %r586;
	bfe.u32 	%r587, %r542, 22, 1;
	shl.b32 	%r588, %r587, %r1850;
	add.s32 	%r1827, %r1827, %r588;
	bfe.u32 	%r589, %r542, 23, 1;
	shl.b32 	%r590, %r589, %r1850;
	add.s32 	%r1826, %r1826, %r590;
	bfe.u32 	%r591, %r542, 24, 1;
	shl.b32 	%r592, %r591, %r1850;
	add.s32 	%r1825, %r1825, %r592;
	bfe.u32 	%r593, %r542, 25, 1;
	shl.b32 	%r594, %r593, %r1850;
	add.s32 	%r1824, %r1824, %r594;
	bfe.u32 	%r595, %r542, 26, 1;
	shl.b32 	%r596, %r595, %r1850;
	add.s32 	%r1823, %r1823, %r596;
	bfe.u32 	%r597, %r542, 27, 1;
	shl.b32 	%r598, %r597, %r1850;
	add.s32 	%r1822, %r1822, %r598;
	bfe.u32 	%r599, %r542, 28, 1;
	shl.b32 	%r600, %r599, %r1850;
	add.s32 	%r1821, %r1821, %r600;
	bfe.u32 	%r601, %r542, 29, 1;
	shl.b32 	%r602, %r601, %r1850;
	add.s32 	%r1820, %r1820, %r602;
	bfe.u32 	%r603, %r542, 30, 1;
	shl.b32 	%r604, %r603, %r1850;
	add.s32 	%r1819, %r1819, %r604;
	shr.u32 	%r605, %r542, 31;
	shl.b32 	%r606, %r605, %r1850;
	add.s32 	%r1818, %r1818, %r606;
	shr.u64 	%rd118, %rd552, 32;
	cvt.u32.u64	%r607, %rd118;
	and.b32  	%r608, %r607, 1;
	shl.b32 	%r609, %r608, %r1850;
	add.s32 	%r1817, %r1817, %r609;
	shr.u64 	%rd119, %rd552, 33;
	cvt.u32.u64	%r610, %rd119;
	and.b32  	%r611, %r610, 1;
	shl.b32 	%r612, %r611, %r1850;
	add.s32 	%r1816, %r1816, %r612;
	shr.u64 	%rd120, %rd552, 34;
	cvt.u32.u64	%r613, %rd120;
	and.b32  	%r614, %r613, 1;
	shl.b32 	%r615, %r614, %r1850;
	add.s32 	%r1815, %r1815, %r615;
	shr.u64 	%rd121, %rd552, 35;
	cvt.u32.u64	%r616, %rd121;
	and.b32  	%r617, %r616, 1;
	shl.b32 	%r618, %r617, %r1850;
	add.s32 	%r1814, %r1814, %r618;
	shr.u64 	%rd122, %rd552, 36;
	cvt.u32.u64	%r619, %rd122;
	and.b32  	%r620, %r619, 1;
	shl.b32 	%r621, %r620, %r1850;
	add.s32 	%r1813, %r1813, %r621;
	shr.u64 	%rd123, %rd552, 37;
	cvt.u32.u64	%r622, %rd123;
	and.b32  	%r623, %r622, 1;
	shl.b32 	%r624, %r623, %r1850;
	add.s32 	%r1812, %r1812, %r624;
	shr.u64 	%rd124, %rd552, 38;
	cvt.u32.u64	%r625, %rd124;
	and.b32  	%r626, %r625, 1;
	shl.b32 	%r627, %r626, %r1850;
	add.s32 	%r1811, %r1811, %r627;
	shr.u64 	%rd125, %rd552, 39;
	cvt.u32.u64	%r628, %rd125;
	and.b32  	%r629, %r628, 1;
	shl.b32 	%r630, %r629, %r1850;
	add.s32 	%r1810, %r1810, %r630;
	shr.u64 	%rd126, %rd552, 40;
	cvt.u32.u64	%r631, %rd126;
	and.b32  	%r632, %r631, 1;
	shl.b32 	%r633, %r632, %r1850;
	add.s32 	%r1809, %r1809, %r633;
	shr.u64 	%rd127, %rd552, 41;
	cvt.u32.u64	%r634, %rd127;
	and.b32  	%r635, %r634, 1;
	shl.b32 	%r636, %r635, %r1850;
	add.s32 	%r1808, %r1808, %r636;
	shr.u64 	%rd128, %rd552, 42;
	cvt.u32.u64	%r637, %rd128;
	and.b32  	%r638, %r637, 1;
	shl.b32 	%r639, %r638, %r1850;
	add.s32 	%r1807, %r1807, %r639;
	shr.u64 	%rd129, %rd552, 43;
	cvt.u32.u64	%r640, %rd129;
	and.b32  	%r641, %r640, 1;
	shl.b32 	%r642, %r641, %r1850;
	add.s32 	%r1806, %r1806, %r642;
	shr.u64 	%rd130, %rd552, 44;
	cvt.u32.u64	%r643, %rd130;
	and.b32  	%r644, %r643, 1;
	shl.b32 	%r645, %r644, %r1850;
	add.s32 	%r1805, %r1805, %r645;
	shr.u64 	%rd131, %rd552, 45;
	cvt.u32.u64	%r646, %rd131;
	and.b32  	%r647, %r646, 1;
	shl.b32 	%r648, %r647, %r1850;
	add.s32 	%r1804, %r1804, %r648;
	shr.u64 	%rd132, %rd552, 46;
	cvt.u32.u64	%r649, %rd132;
	and.b32  	%r650, %r649, 1;
	shl.b32 	%r651, %r650, %r1850;
	add.s32 	%r1803, %r1803, %r651;
	shr.u64 	%rd133, %rd552, 47;
	cvt.u32.u64	%r652, %rd133;
	and.b32  	%r653, %r652, 1;
	shl.b32 	%r654, %r653, %r1850;
	add.s32 	%r1802, %r1802, %r654;
	shr.u64 	%rd134, %rd552, 48;
	cvt.u32.u64	%r655, %rd134;
	and.b32  	%r656, %r655, 1;
	shl.b32 	%r657, %r656, %r1850;
	add.s32 	%r1801, %r1801, %r657;
	shr.u64 	%rd135, %rd552, 49;
	cvt.u32.u64	%r658, %rd135;
	and.b32  	%r659, %r658, 1;
	shl.b32 	%r660, %r659, %r1850;
	add.s32 	%r1800, %r1800, %r660;
	shr.u64 	%rd136, %rd552, 50;
	cvt.u32.u64	%r661, %rd136;
	and.b32  	%r662, %r661, 1;
	shl.b32 	%r663, %r662, %r1850;
	add.s32 	%r1799, %r1799, %r663;
	shr.u64 	%rd137, %rd552, 51;
	cvt.u32.u64	%r664, %rd137;
	and.b32  	%r665, %r664, 1;
	shl.b32 	%r666, %r665, %r1850;
	add.s32 	%r1798, %r1798, %r666;
	shr.u64 	%rd138, %rd552, 52;
	cvt.u32.u64	%r667, %rd138;
	and.b32  	%r668, %r667, 1;
	shl.b32 	%r669, %r668, %r1850;
	add.s32 	%r1797, %r1797, %r669;
	shr.u64 	%rd139, %rd552, 53;
	cvt.u32.u64	%r670, %rd139;
	and.b32  	%r671, %r670, 1;
	shl.b32 	%r672, %r671, %r1850;
	add.s32 	%r1796, %r1796, %r672;
	shr.u64 	%rd140, %rd552, 54;
	cvt.u32.u64	%r673, %rd140;
	and.b32  	%r674, %r673, 1;
	shl.b32 	%r675, %r674, %r1850;
	add.s32 	%r1795, %r1795, %r675;
	shr.u64 	%rd141, %rd552, 55;
	cvt.u32.u64	%r676, %rd141;
	and.b32  	%r677, %r676, 1;
	shl.b32 	%r678, %r677, %r1850;
	add.s32 	%r1794, %r1794, %r678;
	shr.u64 	%rd142, %rd552, 56;
	cvt.u32.u64	%r679, %rd142;
	and.b32  	%r680, %r679, 1;
	shl.b32 	%r681, %r680, %r1850;
	add.s32 	%r1793, %r1793, %r681;
	shr.u64 	%rd143, %rd552, 57;
	cvt.u32.u64	%r682, %rd143;
	and.b32  	%r683, %r682, 1;
	shl.b32 	%r684, %r683, %r1850;
	add.s32 	%r1792, %r1792, %r684;
	shr.u64 	%rd144, %rd552, 58;
	cvt.u32.u64	%r685, %rd144;
	and.b32  	%r686, %r685, 1;
	shl.b32 	%r687, %r686, %r1850;
	add.s32 	%r1791, %r1791, %r687;
	shr.u64 	%rd145, %rd552, 59;
	cvt.u32.u64	%r688, %rd145;
	and.b32  	%r689, %r688, 1;
	shl.b32 	%r690, %r689, %r1850;
	add.s32 	%r1790, %r1790, %r690;
	shr.u64 	%rd146, %rd552, 60;
	cvt.u32.u64	%r691, %rd146;
	and.b32  	%r692, %r691, 1;
	shl.b32 	%r693, %r692, %r1850;
	add.s32 	%r1789, %r1789, %r693;
	shr.u64 	%rd147, %rd552, 61;
	cvt.u32.u64	%r694, %rd147;
	and.b32  	%r695, %r694, 1;
	shl.b32 	%r696, %r695, %r1850;
	add.s32 	%r1788, %r1788, %r696;
	shr.u64 	%rd148, %rd552, 62;
	cvt.u32.u64	%r697, %rd148;
	and.b32  	%r698, %r697, 1;
	shl.b32 	%r699, %r698, %r1850;
	add.s32 	%r1787, %r1787, %r699;
	shr.u64 	%rd149, %rd552, 63;
	cvt.u32.u64	%r700, %rd149;
	shl.b32 	%r701, %r700, %r1850;
	add.s32 	%r1786, %r1786, %r701;
	setp.ne.s32	%p14, %r1857, 0;
	selp.b32	%r702, -1, 0, %p14;
	add.s32 	%r159, %r702, %r1850;
	setp.ne.s32	%p15, %r1850, 0;
	and.pred  	%p16, %p15, %p14;
	mov.u32 	%r1850, %r159;
	@%p16 bra 	BB18_6;

	xor.b32  	%r703, %r1849, -1431655766;
	add.s32 	%r1931, %r703, 1431655766;
	xor.b32  	%r704, %r1848, -1431655766;
	add.s32 	%r1930, %r704, 1431655766;
	xor.b32  	%r705, %r1847, -1431655766;
	add.s32 	%r1929, %r705, 1431655766;
	xor.b32  	%r706, %r1846, -1431655766;
	add.s32 	%r1928, %r706, 1431655766;
	xor.b32  	%r707, %r1845, -1431655766;
	add.s32 	%r1927, %r707, 1431655766;
	xor.b32  	%r708, %r1844, -1431655766;
	add.s32 	%r1926, %r708, 1431655766;
	xor.b32  	%r709, %r1843, -1431655766;
	add.s32 	%r1925, %r709, 1431655766;
	xor.b32  	%r710, %r1842, -1431655766;
	add.s32 	%r1924, %r710, 1431655766;
	xor.b32  	%r711, %r1841, -1431655766;
	add.s32 	%r1923, %r711, 1431655766;
	xor.b32  	%r712, %r1840, -1431655766;
	add.s32 	%r1922, %r712, 1431655766;
	xor.b32  	%r713, %r1839, -1431655766;
	add.s32 	%r1921, %r713, 1431655766;
	xor.b32  	%r714, %r1838, -1431655766;
	add.s32 	%r1920, %r714, 1431655766;
	xor.b32  	%r715, %r1837, -1431655766;
	add.s32 	%r1919, %r715, 1431655766;
	xor.b32  	%r716, %r1836, -1431655766;
	add.s32 	%r1918, %r716, 1431655766;
	xor.b32  	%r717, %r1835, -1431655766;
	add.s32 	%r1917, %r717, 1431655766;
	xor.b32  	%r718, %r1834, -1431655766;
	add.s32 	%r1916, %r718, 1431655766;
	xor.b32  	%r719, %r1833, -1431655766;
	add.s32 	%r1915, %r719, 1431655766;
	xor.b32  	%r720, %r1832, -1431655766;
	add.s32 	%r1914, %r720, 1431655766;
	xor.b32  	%r721, %r1831, -1431655766;
	add.s32 	%r1913, %r721, 1431655766;
	xor.b32  	%r722, %r1830, -1431655766;
	add.s32 	%r1912, %r722, 1431655766;
	xor.b32  	%r723, %r1829, -1431655766;
	add.s32 	%r1911, %r723, 1431655766;
	xor.b32  	%r724, %r1828, -1431655766;
	add.s32 	%r1910, %r724, 1431655766;
	xor.b32  	%r725, %r1827, -1431655766;
	add.s32 	%r1909, %r725, 1431655766;
	xor.b32  	%r726, %r1826, -1431655766;
	add.s32 	%r1908, %r726, 1431655766;
	xor.b32  	%r727, %r1825, -1431655766;
	add.s32 	%r1907, %r727, 1431655766;
	xor.b32  	%r728, %r1824, -1431655766;
	add.s32 	%r1906, %r728, 1431655766;
	xor.b32  	%r729, %r1823, -1431655766;
	add.s32 	%r1905, %r729, 1431655766;
	xor.b32  	%r730, %r1822, -1431655766;
	add.s32 	%r1904, %r730, 1431655766;
	xor.b32  	%r731, %r1821, -1431655766;
	add.s32 	%r1903, %r731, 1431655766;
	xor.b32  	%r732, %r1820, -1431655766;
	add.s32 	%r1902, %r732, 1431655766;
	xor.b32  	%r733, %r1819, -1431655766;
	add.s32 	%r1901, %r733, 1431655766;
	xor.b32  	%r734, %r1818, -1431655766;
	add.s32 	%r1900, %r734, 1431655766;
	xor.b32  	%r735, %r1817, -1431655766;
	add.s32 	%r1899, %r735, 1431655766;
	xor.b32  	%r736, %r1816, -1431655766;
	add.s32 	%r1898, %r736, 1431655766;
	xor.b32  	%r737, %r1815, -1431655766;
	add.s32 	%r1897, %r737, 1431655766;
	xor.b32  	%r738, %r1814, -1431655766;
	add.s32 	%r1896, %r738, 1431655766;
	xor.b32  	%r739, %r1813, -1431655766;
	add.s32 	%r1895, %r739, 1431655766;
	xor.b32  	%r740, %r1812, -1431655766;
	add.s32 	%r1894, %r740, 1431655766;
	xor.b32  	%r741, %r1811, -1431655766;
	add.s32 	%r1893, %r741, 1431655766;
	xor.b32  	%r742, %r1810, -1431655766;
	add.s32 	%r1892, %r742, 1431655766;
	xor.b32  	%r743, %r1809, -1431655766;
	add.s32 	%r1891, %r743, 1431655766;
	xor.b32  	%r744, %r1808, -1431655766;
	add.s32 	%r1890, %r744, 1431655766;
	xor.b32  	%r745, %r1807, -1431655766;
	add.s32 	%r1889, %r745, 1431655766;
	xor.b32  	%r746, %r1806, -1431655766;
	add.s32 	%r1888, %r746, 1431655766;
	xor.b32  	%r747, %r1805, -1431655766;
	add.s32 	%r1887, %r747, 1431655766;
	xor.b32  	%r748, %r1804, -1431655766;
	add.s32 	%r1886, %r748, 1431655766;
	xor.b32  	%r749, %r1803, -1431655766;
	add.s32 	%r1885, %r749, 1431655766;
	xor.b32  	%r750, %r1802, -1431655766;
	add.s32 	%r1884, %r750, 1431655766;
	xor.b32  	%r751, %r1801, -1431655766;
	add.s32 	%r1883, %r751, 1431655766;
	xor.b32  	%r752, %r1800, -1431655766;
	add.s32 	%r1882, %r752, 1431655766;
	xor.b32  	%r753, %r1799, -1431655766;
	add.s32 	%r1881, %r753, 1431655766;
	xor.b32  	%r754, %r1798, -1431655766;
	add.s32 	%r1880, %r754, 1431655766;
	xor.b32  	%r755, %r1797, -1431655766;
	add.s32 	%r1879, %r755, 1431655766;
	xor.b32  	%r756, %r1796, -1431655766;
	add.s32 	%r1878, %r756, 1431655766;
	xor.b32  	%r757, %r1795, -1431655766;
	add.s32 	%r1877, %r757, 1431655766;
	xor.b32  	%r758, %r1794, -1431655766;
	add.s32 	%r1876, %r758, 1431655766;
	xor.b32  	%r759, %r1793, -1431655766;
	add.s32 	%r1875, %r759, 1431655766;
	xor.b32  	%r760, %r1792, -1431655766;
	add.s32 	%r1874, %r760, 1431655766;
	xor.b32  	%r761, %r1791, -1431655766;
	add.s32 	%r1873, %r761, 1431655766;
	xor.b32  	%r762, %r1790, -1431655766;
	add.s32 	%r1872, %r762, 1431655766;
	xor.b32  	%r763, %r1789, -1431655766;
	add.s32 	%r1871, %r763, 1431655766;
	xor.b32  	%r764, %r1788, -1431655766;
	add.s32 	%r1870, %r764, 1431655766;
	xor.b32  	%r765, %r1787, -1431655766;
	add.s32 	%r1869, %r765, 1431655766;
	xor.b32  	%r766, %r1786, -1431655766;
	add.s32 	%r1868, %r766, 1431655766;
	bra.uni 	BB18_23;

BB18_4:
	mov.u32 	%r1869, %r1868;
	mov.u32 	%r1870, %r1868;
	mov.u32 	%r1871, %r1868;
	mov.u32 	%r1872, %r1868;
	mov.u32 	%r1873, %r1868;
	mov.u32 	%r1874, %r1868;
	mov.u32 	%r1875, %r1868;
	mov.u32 	%r1876, %r1868;
	mov.u32 	%r1877, %r1868;
	mov.u32 	%r1878, %r1868;
	mov.u32 	%r1879, %r1868;
	mov.u32 	%r1880, %r1868;
	mov.u32 	%r1881, %r1868;
	mov.u32 	%r1882, %r1868;
	mov.u32 	%r1883, %r1868;
	mov.u32 	%r1884, %r1868;
	mov.u32 	%r1885, %r1868;
	mov.u32 	%r1886, %r1868;
	mov.u32 	%r1887, %r1868;
	mov.u32 	%r1888, %r1868;
	mov.u32 	%r1889, %r1868;
	mov.u32 	%r1890, %r1868;
	mov.u32 	%r1891, %r1868;
	mov.u32 	%r1892, %r1868;
	mov.u32 	%r1893, %r1868;
	mov.u32 	%r1894, %r1868;
	mov.u32 	%r1895, %r1868;
	mov.u32 	%r1896, %r1868;
	mov.u32 	%r1897, %r1868;
	mov.u32 	%r1898, %r1868;
	mov.u32 	%r1899, %r1868;
	mov.u32 	%r1900, %r1868;
	mov.u32 	%r1901, %r1868;
	mov.u32 	%r1902, %r1868;
	mov.u32 	%r1903, %r1868;
	mov.u32 	%r1904, %r1868;
	mov.u32 	%r1905, %r1868;
	mov.u32 	%r1906, %r1868;
	mov.u32 	%r1907, %r1868;
	mov.u32 	%r1908, %r1868;
	mov.u32 	%r1909, %r1868;
	mov.u32 	%r1910, %r1868;
	mov.u32 	%r1911, %r1868;
	mov.u32 	%r1912, %r1868;
	mov.u32 	%r1913, %r1868;
	mov.u32 	%r1914, %r1868;
	mov.u32 	%r1915, %r1868;
	mov.u32 	%r1916, %r1868;
	mov.u32 	%r1917, %r1868;
	mov.u32 	%r1918, %r1868;
	mov.u32 	%r1919, %r1868;
	mov.u32 	%r1920, %r1868;
	mov.u32 	%r1921, %r1868;
	mov.u32 	%r1922, %r1868;
	mov.u32 	%r1923, %r1868;
	mov.u32 	%r1924, %r1868;
	mov.u32 	%r1925, %r1868;
	mov.u32 	%r1926, %r1868;
	mov.u32 	%r1927, %r1868;
	mov.u32 	%r1928, %r1868;
	mov.u32 	%r1929, %r1868;
	mov.u32 	%r1930, %r1868;
	mov.u32 	%r1931, %r1868;

BB18_23:
	add.u64 	%rd540, %SPL, 256;
	ld.param.u32 	%r1765, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r1764, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	ld.const.u8 	%r768, [c_perm];
	mul.wide.u32 	%rd153, %r768, 4;
	add.u64 	%rd155, %SPL, 0;
	add.s64 	%rd156, %rd155, %rd153;
	st.local.u32 	[%rd156], %r1931;
	ld.const.u8 	%r769, [c_perm+1];
	mul.wide.u32 	%rd157, %r769, 4;
	add.s64 	%rd158, %rd155, %rd157;
	st.local.u32 	[%rd158], %r1930;
	ld.const.u8 	%r770, [c_perm+2];
	mul.wide.u32 	%rd159, %r770, 4;
	add.s64 	%rd160, %rd155, %rd159;
	st.local.u32 	[%rd160], %r1929;
	ld.const.u8 	%r771, [c_perm+3];
	mul.wide.u32 	%rd161, %r771, 4;
	add.s64 	%rd162, %rd155, %rd161;
	st.local.u32 	[%rd162], %r1928;
	ld.const.u8 	%r772, [c_perm+4];
	mul.wide.u32 	%rd163, %r772, 4;
	add.s64 	%rd164, %rd155, %rd163;
	st.local.u32 	[%rd164], %r1927;
	ld.const.u8 	%r773, [c_perm+5];
	mul.wide.u32 	%rd165, %r773, 4;
	add.s64 	%rd166, %rd155, %rd165;
	st.local.u32 	[%rd166], %r1926;
	ld.const.u8 	%r774, [c_perm+6];
	mul.wide.u32 	%rd167, %r774, 4;
	add.s64 	%rd168, %rd155, %rd167;
	st.local.u32 	[%rd168], %r1925;
	ld.const.u8 	%r775, [c_perm+7];
	mul.wide.u32 	%rd169, %r775, 4;
	add.s64 	%rd170, %rd155, %rd169;
	st.local.u32 	[%rd170], %r1924;
	ld.const.u8 	%r776, [c_perm+8];
	mul.wide.u32 	%rd171, %r776, 4;
	add.s64 	%rd172, %rd155, %rd171;
	st.local.u32 	[%rd172], %r1923;
	ld.const.u8 	%r777, [c_perm+9];
	mul.wide.u32 	%rd173, %r777, 4;
	add.s64 	%rd174, %rd155, %rd173;
	st.local.u32 	[%rd174], %r1922;
	ld.const.u8 	%r778, [c_perm+10];
	mul.wide.u32 	%rd175, %r778, 4;
	add.s64 	%rd176, %rd155, %rd175;
	st.local.u32 	[%rd176], %r1921;
	ld.const.u8 	%r779, [c_perm+11];
	mul.wide.u32 	%rd177, %r779, 4;
	add.s64 	%rd178, %rd155, %rd177;
	st.local.u32 	[%rd178], %r1920;
	ld.const.u8 	%r780, [c_perm+12];
	mul.wide.u32 	%rd179, %r780, 4;
	add.s64 	%rd180, %rd155, %rd179;
	st.local.u32 	[%rd180], %r1919;
	ld.const.u8 	%r781, [c_perm+13];
	mul.wide.u32 	%rd181, %r781, 4;
	add.s64 	%rd182, %rd155, %rd181;
	st.local.u32 	[%rd182], %r1918;
	ld.const.u8 	%r782, [c_perm+14];
	mul.wide.u32 	%rd183, %r782, 4;
	add.s64 	%rd184, %rd155, %rd183;
	st.local.u32 	[%rd184], %r1917;
	ld.const.u8 	%r783, [c_perm+15];
	mul.wide.u32 	%rd185, %r783, 4;
	add.s64 	%rd186, %rd155, %rd185;
	st.local.u32 	[%rd186], %r1916;
	ld.const.u8 	%r784, [c_perm+16];
	mul.wide.u32 	%rd187, %r784, 4;
	add.s64 	%rd188, %rd155, %rd187;
	st.local.u32 	[%rd188], %r1915;
	ld.const.u8 	%r785, [c_perm+17];
	mul.wide.u32 	%rd189, %r785, 4;
	add.s64 	%rd190, %rd155, %rd189;
	st.local.u32 	[%rd190], %r1914;
	ld.const.u8 	%r786, [c_perm+18];
	mul.wide.u32 	%rd191, %r786, 4;
	add.s64 	%rd192, %rd155, %rd191;
	st.local.u32 	[%rd192], %r1913;
	ld.const.u8 	%r787, [c_perm+19];
	mul.wide.u32 	%rd193, %r787, 4;
	add.s64 	%rd194, %rd155, %rd193;
	st.local.u32 	[%rd194], %r1912;
	ld.const.u8 	%r788, [c_perm+20];
	mul.wide.u32 	%rd195, %r788, 4;
	add.s64 	%rd196, %rd155, %rd195;
	st.local.u32 	[%rd196], %r1911;
	ld.const.u8 	%r789, [c_perm+21];
	mul.wide.u32 	%rd197, %r789, 4;
	add.s64 	%rd198, %rd155, %rd197;
	st.local.u32 	[%rd198], %r1910;
	ld.const.u8 	%r790, [c_perm+22];
	mul.wide.u32 	%rd199, %r790, 4;
	add.s64 	%rd200, %rd155, %rd199;
	st.local.u32 	[%rd200], %r1909;
	ld.const.u8 	%r791, [c_perm+23];
	mul.wide.u32 	%rd201, %r791, 4;
	add.s64 	%rd202, %rd155, %rd201;
	st.local.u32 	[%rd202], %r1908;
	ld.const.u8 	%r792, [c_perm+24];
	mul.wide.u32 	%rd203, %r792, 4;
	add.s64 	%rd204, %rd155, %rd203;
	st.local.u32 	[%rd204], %r1907;
	ld.const.u8 	%r793, [c_perm+25];
	mul.wide.u32 	%rd205, %r793, 4;
	add.s64 	%rd206, %rd155, %rd205;
	st.local.u32 	[%rd206], %r1906;
	ld.const.u8 	%r794, [c_perm+26];
	mul.wide.u32 	%rd207, %r794, 4;
	add.s64 	%rd208, %rd155, %rd207;
	st.local.u32 	[%rd208], %r1905;
	ld.const.u8 	%r795, [c_perm+27];
	mul.wide.u32 	%rd209, %r795, 4;
	add.s64 	%rd210, %rd155, %rd209;
	st.local.u32 	[%rd210], %r1904;
	ld.const.u8 	%r796, [c_perm+28];
	mul.wide.u32 	%rd211, %r796, 4;
	add.s64 	%rd212, %rd155, %rd211;
	st.local.u32 	[%rd212], %r1903;
	ld.const.u8 	%r797, [c_perm+29];
	mul.wide.u32 	%rd213, %r797, 4;
	add.s64 	%rd214, %rd155, %rd213;
	st.local.u32 	[%rd214], %r1902;
	ld.const.u8 	%r798, [c_perm+30];
	mul.wide.u32 	%rd215, %r798, 4;
	add.s64 	%rd216, %rd155, %rd215;
	st.local.u32 	[%rd216], %r1901;
	ld.const.u8 	%r799, [c_perm+31];
	mul.wide.u32 	%rd217, %r799, 4;
	add.s64 	%rd218, %rd155, %rd217;
	st.local.u32 	[%rd218], %r1900;
	ld.const.u8 	%r800, [c_perm+32];
	mul.wide.u32 	%rd219, %r800, 4;
	add.s64 	%rd220, %rd155, %rd219;
	st.local.u32 	[%rd220], %r1899;
	ld.const.u8 	%r801, [c_perm+33];
	mul.wide.u32 	%rd221, %r801, 4;
	add.s64 	%rd222, %rd155, %rd221;
	st.local.u32 	[%rd222], %r1898;
	ld.const.u8 	%r802, [c_perm+34];
	mul.wide.u32 	%rd223, %r802, 4;
	add.s64 	%rd224, %rd155, %rd223;
	st.local.u32 	[%rd224], %r1897;
	ld.const.u8 	%r803, [c_perm+35];
	mul.wide.u32 	%rd225, %r803, 4;
	add.s64 	%rd226, %rd155, %rd225;
	st.local.u32 	[%rd226], %r1896;
	ld.const.u8 	%r804, [c_perm+36];
	mul.wide.u32 	%rd227, %r804, 4;
	add.s64 	%rd228, %rd155, %rd227;
	st.local.u32 	[%rd228], %r1895;
	ld.const.u8 	%r805, [c_perm+37];
	mul.wide.u32 	%rd229, %r805, 4;
	add.s64 	%rd230, %rd155, %rd229;
	st.local.u32 	[%rd230], %r1894;
	ld.const.u8 	%r806, [c_perm+38];
	mul.wide.u32 	%rd231, %r806, 4;
	add.s64 	%rd232, %rd155, %rd231;
	st.local.u32 	[%rd232], %r1893;
	ld.const.u8 	%r807, [c_perm+39];
	mul.wide.u32 	%rd233, %r807, 4;
	add.s64 	%rd234, %rd155, %rd233;
	st.local.u32 	[%rd234], %r1892;
	ld.const.u8 	%r808, [c_perm+40];
	mul.wide.u32 	%rd235, %r808, 4;
	add.s64 	%rd236, %rd155, %rd235;
	st.local.u32 	[%rd236], %r1891;
	ld.const.u8 	%r809, [c_perm+41];
	mul.wide.u32 	%rd237, %r809, 4;
	add.s64 	%rd238, %rd155, %rd237;
	st.local.u32 	[%rd238], %r1890;
	ld.const.u8 	%r810, [c_perm+42];
	mul.wide.u32 	%rd239, %r810, 4;
	add.s64 	%rd240, %rd155, %rd239;
	st.local.u32 	[%rd240], %r1889;
	ld.const.u8 	%r811, [c_perm+43];
	mul.wide.u32 	%rd241, %r811, 4;
	add.s64 	%rd242, %rd155, %rd241;
	st.local.u32 	[%rd242], %r1888;
	ld.const.u8 	%r812, [c_perm+44];
	mul.wide.u32 	%rd243, %r812, 4;
	add.s64 	%rd244, %rd155, %rd243;
	st.local.u32 	[%rd244], %r1887;
	ld.const.u8 	%r813, [c_perm+45];
	mul.wide.u32 	%rd245, %r813, 4;
	add.s64 	%rd246, %rd155, %rd245;
	st.local.u32 	[%rd246], %r1886;
	ld.const.u8 	%r814, [c_perm+46];
	mul.wide.u32 	%rd247, %r814, 4;
	add.s64 	%rd248, %rd155, %rd247;
	st.local.u32 	[%rd248], %r1885;
	ld.const.u8 	%r815, [c_perm+47];
	mul.wide.u32 	%rd249, %r815, 4;
	add.s64 	%rd250, %rd155, %rd249;
	st.local.u32 	[%rd250], %r1884;
	ld.const.u8 	%r816, [c_perm+48];
	mul.wide.u32 	%rd251, %r816, 4;
	add.s64 	%rd252, %rd155, %rd251;
	st.local.u32 	[%rd252], %r1883;
	ld.const.u8 	%r817, [c_perm+49];
	mul.wide.u32 	%rd253, %r817, 4;
	add.s64 	%rd254, %rd155, %rd253;
	st.local.u32 	[%rd254], %r1882;
	ld.const.u8 	%r818, [c_perm+50];
	mul.wide.u32 	%rd255, %r818, 4;
	add.s64 	%rd256, %rd155, %rd255;
	st.local.u32 	[%rd256], %r1881;
	ld.const.u8 	%r819, [c_perm+51];
	mul.wide.u32 	%rd257, %r819, 4;
	add.s64 	%rd258, %rd155, %rd257;
	st.local.u32 	[%rd258], %r1880;
	ld.const.u8 	%r820, [c_perm+52];
	mul.wide.u32 	%rd259, %r820, 4;
	add.s64 	%rd260, %rd155, %rd259;
	st.local.u32 	[%rd260], %r1879;
	ld.const.u8 	%r821, [c_perm+53];
	mul.wide.u32 	%rd261, %r821, 4;
	add.s64 	%rd262, %rd155, %rd261;
	st.local.u32 	[%rd262], %r1878;
	ld.const.u8 	%r822, [c_perm+54];
	mul.wide.u32 	%rd263, %r822, 4;
	add.s64 	%rd264, %rd155, %rd263;
	st.local.u32 	[%rd264], %r1877;
	ld.const.u8 	%r823, [c_perm+55];
	mul.wide.u32 	%rd265, %r823, 4;
	add.s64 	%rd266, %rd155, %rd265;
	st.local.u32 	[%rd266], %r1876;
	ld.const.u8 	%r824, [c_perm+56];
	mul.wide.u32 	%rd267, %r824, 4;
	add.s64 	%rd268, %rd155, %rd267;
	st.local.u32 	[%rd268], %r1875;
	ld.const.u8 	%r825, [c_perm+57];
	mul.wide.u32 	%rd269, %r825, 4;
	add.s64 	%rd270, %rd155, %rd269;
	st.local.u32 	[%rd270], %r1874;
	ld.const.u8 	%r826, [c_perm+58];
	mul.wide.u32 	%rd271, %r826, 4;
	add.s64 	%rd272, %rd155, %rd271;
	st.local.u32 	[%rd272], %r1873;
	ld.const.u8 	%r827, [c_perm+59];
	mul.wide.u32 	%rd273, %r827, 4;
	add.s64 	%rd274, %rd155, %rd273;
	st.local.u32 	[%rd274], %r1872;
	ld.const.u8 	%r828, [c_perm+60];
	mul.wide.u32 	%rd275, %r828, 4;
	add.s64 	%rd276, %rd155, %rd275;
	st.local.u32 	[%rd276], %r1871;
	ld.const.u8 	%r829, [c_perm+61];
	mul.wide.u32 	%rd277, %r829, 4;
	add.s64 	%rd278, %rd155, %rd277;
	st.local.u32 	[%rd278], %r1870;
	ld.const.u8 	%r830, [c_perm+62];
	mul.wide.u32 	%rd279, %r830, 4;
	add.s64 	%rd280, %rd155, %rd279;
	st.local.u32 	[%rd280], %r1869;
	ld.const.u8 	%r831, [c_perm+63];
	mul.wide.u32 	%rd281, %r831, 4;
	add.s64 	%rd282, %rd155, %rd281;
	st.local.u32 	[%rd282], %r1868;
	ld.local.v4.u32 	{%r832, %r833, %r834, %r835}, [%rd155];
	ld.local.v4.u32 	{%r840, %r841, %r842, %r843}, [%rd155+64];
	ld.local.v4.u32 	{%r848, %r849, %r850, %r851}, [%rd155+128];
	ld.local.v4.u32 	{%r856, %r857, %r858, %r859}, [%rd155+192];
	shr.s32 	%r864, %r856, 1;
	add.s32 	%r865, %r864, %r840;
	shr.s32 	%r866, %r865, 1;
	sub.s32 	%r867, %r856, %r866;
	add.s32 	%r868, %r867, %r865;
	shl.b32 	%r869, %r867, 1;
	sub.s32 	%r870, %r869, %r868;
	add.s32 	%r871, %r848, %r832;
	shl.b32 	%r872, %r832, 1;
	sub.s32 	%r873, %r872, %r871;
	add.s32 	%r874, %r868, %r871;
	shl.b32 	%r875, %r871, 1;
	sub.s32 	%r876, %r875, %r874;
	add.s32 	%r877, %r870, %r873;
	shl.b32 	%r878, %r873, 1;
	sub.s32 	%r879, %r878, %r877;
	shr.s32 	%r880, %r857, 1;
	add.s32 	%r881, %r880, %r841;
	shr.s32 	%r882, %r881, 1;
	sub.s32 	%r883, %r857, %r882;
	add.s32 	%r884, %r883, %r881;
	shl.b32 	%r885, %r883, 1;
	sub.s32 	%r886, %r885, %r884;
	add.s32 	%r887, %r849, %r833;
	shl.b32 	%r888, %r833, 1;
	sub.s32 	%r889, %r888, %r887;
	add.s32 	%r890, %r884, %r887;
	shl.b32 	%r891, %r887, 1;
	sub.s32 	%r892, %r891, %r890;
	add.s32 	%r893, %r886, %r889;
	shl.b32 	%r894, %r889, 1;
	sub.s32 	%r895, %r894, %r893;
	shr.s32 	%r896, %r858, 1;
	add.s32 	%r897, %r896, %r842;
	shr.s32 	%r898, %r897, 1;
	sub.s32 	%r899, %r858, %r898;
	add.s32 	%r900, %r899, %r897;
	shl.b32 	%r901, %r899, 1;
	sub.s32 	%r902, %r901, %r900;
	add.s32 	%r903, %r850, %r834;
	shl.b32 	%r904, %r834, 1;
	sub.s32 	%r905, %r904, %r903;
	add.s32 	%r906, %r900, %r903;
	shl.b32 	%r907, %r903, 1;
	sub.s32 	%r908, %r907, %r906;
	add.s32 	%r909, %r902, %r905;
	shl.b32 	%r910, %r905, 1;
	sub.s32 	%r911, %r910, %r909;
	shr.s32 	%r912, %r859, 1;
	add.s32 	%r913, %r912, %r843;
	shr.s32 	%r914, %r913, 1;
	sub.s32 	%r915, %r859, %r914;
	add.s32 	%r916, %r915, %r913;
	shl.b32 	%r917, %r915, 1;
	sub.s32 	%r918, %r917, %r916;
	add.s32 	%r919, %r851, %r835;
	shl.b32 	%r920, %r835, 1;
	sub.s32 	%r921, %r920, %r919;
	add.s32 	%r922, %r916, %r919;
	shl.b32 	%r923, %r919, 1;
	sub.s32 	%r924, %r923, %r922;
	add.s32 	%r925, %r918, %r921;
	shl.b32 	%r926, %r921, 1;
	sub.s32 	%r927, %r926, %r925;
	ld.local.v4.u32 	{%r928, %r929, %r930, %r931}, [%rd155+16];
	ld.local.v4.u32 	{%r936, %r937, %r938, %r939}, [%rd155+80];
	ld.local.v4.u32 	{%r944, %r945, %r946, %r947}, [%rd155+144];
	ld.local.v4.u32 	{%r952, %r953, %r954, %r955}, [%rd155+208];
	shr.s32 	%r960, %r952, 1;
	add.s32 	%r961, %r960, %r936;
	shr.s32 	%r962, %r961, 1;
	sub.s32 	%r963, %r952, %r962;
	add.s32 	%r964, %r963, %r961;
	shl.b32 	%r965, %r963, 1;
	sub.s32 	%r966, %r965, %r964;
	add.s32 	%r967, %r944, %r928;
	shl.b32 	%r968, %r928, 1;
	sub.s32 	%r969, %r968, %r967;
	add.s32 	%r970, %r964, %r967;
	shl.b32 	%r971, %r967, 1;
	sub.s32 	%r972, %r971, %r970;
	add.s32 	%r973, %r966, %r969;
	shl.b32 	%r974, %r969, 1;
	sub.s32 	%r975, %r974, %r973;
	shr.s32 	%r976, %r953, 1;
	add.s32 	%r977, %r976, %r937;
	shr.s32 	%r978, %r977, 1;
	sub.s32 	%r979, %r953, %r978;
	add.s32 	%r980, %r979, %r977;
	shl.b32 	%r981, %r979, 1;
	sub.s32 	%r982, %r981, %r980;
	add.s32 	%r983, %r945, %r929;
	shl.b32 	%r984, %r929, 1;
	sub.s32 	%r985, %r984, %r983;
	add.s32 	%r986, %r980, %r983;
	shl.b32 	%r987, %r983, 1;
	sub.s32 	%r988, %r987, %r986;
	add.s32 	%r989, %r982, %r985;
	shl.b32 	%r990, %r985, 1;
	sub.s32 	%r991, %r990, %r989;
	shr.s32 	%r992, %r954, 1;
	add.s32 	%r993, %r992, %r938;
	shr.s32 	%r994, %r993, 1;
	sub.s32 	%r995, %r954, %r994;
	add.s32 	%r996, %r995, %r993;
	shl.b32 	%r997, %r995, 1;
	sub.s32 	%r998, %r997, %r996;
	add.s32 	%r999, %r946, %r930;
	shl.b32 	%r1000, %r930, 1;
	sub.s32 	%r1001, %r1000, %r999;
	add.s32 	%r1002, %r996, %r999;
	shl.b32 	%r1003, %r999, 1;
	sub.s32 	%r1004, %r1003, %r1002;
	add.s32 	%r1005, %r998, %r1001;
	shl.b32 	%r1006, %r1001, 1;
	sub.s32 	%r1007, %r1006, %r1005;
	shr.s32 	%r1008, %r955, 1;
	add.s32 	%r1009, %r1008, %r939;
	shr.s32 	%r1010, %r1009, 1;
	sub.s32 	%r1011, %r955, %r1010;
	add.s32 	%r1012, %r1011, %r1009;
	shl.b32 	%r1013, %r1011, 1;
	sub.s32 	%r1014, %r1013, %r1012;
	add.s32 	%r1015, %r947, %r931;
	shl.b32 	%r1016, %r931, 1;
	sub.s32 	%r1017, %r1016, %r1015;
	add.s32 	%r1018, %r1012, %r1015;
	shl.b32 	%r1019, %r1015, 1;
	sub.s32 	%r1020, %r1019, %r1018;
	add.s32 	%r1021, %r1014, %r1017;
	shl.b32 	%r1022, %r1017, 1;
	sub.s32 	%r1023, %r1022, %r1021;
	ld.local.v4.u32 	{%r1024, %r1025, %r1026, %r1027}, [%rd155+32];
	ld.local.v4.u32 	{%r1032, %r1033, %r1034, %r1035}, [%rd155+96];
	ld.local.v4.u32 	{%r1040, %r1041, %r1042, %r1043}, [%rd155+160];
	ld.local.v4.u32 	{%r1048, %r1049, %r1050, %r1051}, [%rd155+224];
	shr.s32 	%r1056, %r1048, 1;
	add.s32 	%r1057, %r1056, %r1032;
	shr.s32 	%r1058, %r1057, 1;
	sub.s32 	%r1059, %r1048, %r1058;
	add.s32 	%r1060, %r1059, %r1057;
	shl.b32 	%r1061, %r1059, 1;
	sub.s32 	%r1062, %r1061, %r1060;
	add.s32 	%r1063, %r1040, %r1024;
	shl.b32 	%r1064, %r1024, 1;
	sub.s32 	%r1065, %r1064, %r1063;
	add.s32 	%r1066, %r1060, %r1063;
	shl.b32 	%r1067, %r1063, 1;
	sub.s32 	%r1068, %r1067, %r1066;
	add.s32 	%r1069, %r1062, %r1065;
	shl.b32 	%r1070, %r1065, 1;
	sub.s32 	%r1071, %r1070, %r1069;
	shr.s32 	%r1072, %r1049, 1;
	add.s32 	%r1073, %r1072, %r1033;
	shr.s32 	%r1074, %r1073, 1;
	sub.s32 	%r1075, %r1049, %r1074;
	add.s32 	%r1076, %r1075, %r1073;
	shl.b32 	%r1077, %r1075, 1;
	sub.s32 	%r1078, %r1077, %r1076;
	add.s32 	%r1079, %r1041, %r1025;
	shl.b32 	%r1080, %r1025, 1;
	sub.s32 	%r1081, %r1080, %r1079;
	add.s32 	%r1082, %r1076, %r1079;
	shl.b32 	%r1083, %r1079, 1;
	sub.s32 	%r1084, %r1083, %r1082;
	add.s32 	%r1085, %r1078, %r1081;
	shl.b32 	%r1086, %r1081, 1;
	sub.s32 	%r1087, %r1086, %r1085;
	shr.s32 	%r1088, %r1050, 1;
	add.s32 	%r1089, %r1088, %r1034;
	shr.s32 	%r1090, %r1089, 1;
	sub.s32 	%r1091, %r1050, %r1090;
	add.s32 	%r1092, %r1091, %r1089;
	shl.b32 	%r1093, %r1091, 1;
	sub.s32 	%r1094, %r1093, %r1092;
	add.s32 	%r1095, %r1042, %r1026;
	shl.b32 	%r1096, %r1026, 1;
	sub.s32 	%r1097, %r1096, %r1095;
	add.s32 	%r1098, %r1092, %r1095;
	shl.b32 	%r1099, %r1095, 1;
	sub.s32 	%r1100, %r1099, %r1098;
	add.s32 	%r1101, %r1094, %r1097;
	shl.b32 	%r1102, %r1097, 1;
	sub.s32 	%r1103, %r1102, %r1101;
	shr.s32 	%r1104, %r1051, 1;
	add.s32 	%r1105, %r1104, %r1035;
	shr.s32 	%r1106, %r1105, 1;
	sub.s32 	%r1107, %r1051, %r1106;
	add.s32 	%r1108, %r1107, %r1105;
	shl.b32 	%r1109, %r1107, 1;
	sub.s32 	%r1110, %r1109, %r1108;
	add.s32 	%r1111, %r1043, %r1027;
	shl.b32 	%r1112, %r1027, 1;
	sub.s32 	%r1113, %r1112, %r1111;
	add.s32 	%r1114, %r1108, %r1111;
	shl.b32 	%r1115, %r1111, 1;
	sub.s32 	%r1116, %r1115, %r1114;
	add.s32 	%r1117, %r1110, %r1113;
	shl.b32 	%r1118, %r1113, 1;
	sub.s32 	%r1119, %r1118, %r1117;
	ld.local.v4.u32 	{%r1120, %r1121, %r1122, %r1123}, [%rd155+48];
	ld.local.v4.u32 	{%r1128, %r1129, %r1130, %r1131}, [%rd155+112];
	ld.local.v4.u32 	{%r1136, %r1137, %r1138, %r1139}, [%rd155+176];
	ld.local.v4.u32 	{%r1144, %r1145, %r1146, %r1147}, [%rd155+240];
	shr.s32 	%r1152, %r1144, 1;
	add.s32 	%r1153, %r1152, %r1128;
	shr.s32 	%r1154, %r1153, 1;
	sub.s32 	%r1155, %r1144, %r1154;
	add.s32 	%r1156, %r1155, %r1153;
	shl.b32 	%r1157, %r1155, 1;
	sub.s32 	%r1158, %r1157, %r1156;
	add.s32 	%r1159, %r1136, %r1120;
	shl.b32 	%r1160, %r1120, 1;
	sub.s32 	%r1161, %r1160, %r1159;
	add.s32 	%r1162, %r1156, %r1159;
	shl.b32 	%r1163, %r1159, 1;
	sub.s32 	%r1164, %r1163, %r1162;
	add.s32 	%r1165, %r1158, %r1161;
	shl.b32 	%r1166, %r1161, 1;
	sub.s32 	%r1167, %r1166, %r1165;
	shr.s32 	%r1168, %r1145, 1;
	add.s32 	%r1169, %r1168, %r1129;
	shr.s32 	%r1170, %r1169, 1;
	sub.s32 	%r1171, %r1145, %r1170;
	add.s32 	%r1172, %r1171, %r1169;
	shl.b32 	%r1173, %r1171, 1;
	sub.s32 	%r1174, %r1173, %r1172;
	add.s32 	%r1175, %r1137, %r1121;
	shl.b32 	%r1176, %r1121, 1;
	sub.s32 	%r1177, %r1176, %r1175;
	add.s32 	%r1178, %r1172, %r1175;
	shl.b32 	%r1179, %r1175, 1;
	sub.s32 	%r1180, %r1179, %r1178;
	add.s32 	%r1181, %r1174, %r1177;
	shl.b32 	%r1182, %r1177, 1;
	sub.s32 	%r1183, %r1182, %r1181;
	shr.s32 	%r1184, %r1146, 1;
	add.s32 	%r1185, %r1184, %r1130;
	shr.s32 	%r1186, %r1185, 1;
	sub.s32 	%r1187, %r1146, %r1186;
	add.s32 	%r1188, %r1187, %r1185;
	shl.b32 	%r1189, %r1187, 1;
	sub.s32 	%r1190, %r1189, %r1188;
	add.s32 	%r1191, %r1138, %r1122;
	shl.b32 	%r1192, %r1122, 1;
	sub.s32 	%r1193, %r1192, %r1191;
	add.s32 	%r1194, %r1188, %r1191;
	shl.b32 	%r1195, %r1191, 1;
	sub.s32 	%r1196, %r1195, %r1194;
	add.s32 	%r1197, %r1190, %r1193;
	shl.b32 	%r1198, %r1193, 1;
	sub.s32 	%r1199, %r1198, %r1197;
	shr.s32 	%r1200, %r1147, 1;
	add.s32 	%r1201, %r1200, %r1131;
	shr.s32 	%r1202, %r1201, 1;
	sub.s32 	%r1203, %r1147, %r1202;
	add.s32 	%r1204, %r1203, %r1201;
	shl.b32 	%r1205, %r1203, 1;
	sub.s32 	%r1206, %r1205, %r1204;
	add.s32 	%r1207, %r1139, %r1123;
	shl.b32 	%r1208, %r1123, 1;
	sub.s32 	%r1209, %r1208, %r1207;
	add.s32 	%r1210, %r1204, %r1207;
	shl.b32 	%r1211, %r1207, 1;
	sub.s32 	%r1212, %r1211, %r1210;
	add.s32 	%r1213, %r1206, %r1209;
	shl.b32 	%r1214, %r1209, 1;
	sub.s32 	%r1215, %r1214, %r1213;
	shr.s32 	%r1216, %r1167, 1;
	add.s32 	%r1217, %r1216, %r975;
	shr.s32 	%r1218, %r1217, 1;
	sub.s32 	%r1219, %r1167, %r1218;
	add.s32 	%r1220, %r1219, %r1217;
	shl.b32 	%r1221, %r1219, 1;
	sub.s32 	%r1222, %r1221, %r1220;
	add.s32 	%r1223, %r1071, %r879;
	shl.b32 	%r1224, %r879, 1;
	sub.s32 	%r1225, %r1224, %r1223;
	add.s32 	%r1226, %r1220, %r1223;
	shl.b32 	%r1227, %r1223, 1;
	sub.s32 	%r1228, %r1227, %r1226;
	add.s32 	%r1229, %r1222, %r1225;
	shl.b32 	%r1230, %r1225, 1;
	sub.s32 	%r1231, %r1230, %r1229;
	shr.s32 	%r1232, %r1162, 1;
	add.s32 	%r1233, %r1232, %r970;
	shr.s32 	%r1234, %r1233, 1;
	sub.s32 	%r1235, %r1162, %r1234;
	add.s32 	%r1236, %r1235, %r1233;
	shl.b32 	%r1237, %r1235, 1;
	sub.s32 	%r1238, %r1237, %r1236;
	add.s32 	%r1239, %r1066, %r874;
	shl.b32 	%r1240, %r874, 1;
	sub.s32 	%r1241, %r1240, %r1239;
	add.s32 	%r1242, %r1236, %r1239;
	shl.b32 	%r1243, %r1239, 1;
	sub.s32 	%r1244, %r1243, %r1242;
	add.s32 	%r1245, %r1238, %r1241;
	shl.b32 	%r1246, %r1241, 1;
	sub.s32 	%r1247, %r1246, %r1245;
	shr.s32 	%r1248, %r1164, 1;
	add.s32 	%r1249, %r1248, %r972;
	shr.s32 	%r1250, %r1249, 1;
	sub.s32 	%r1251, %r1164, %r1250;
	add.s32 	%r1252, %r1251, %r1249;
	shl.b32 	%r1253, %r1251, 1;
	sub.s32 	%r1254, %r1253, %r1252;
	add.s32 	%r1255, %r1068, %r876;
	shl.b32 	%r1256, %r876, 1;
	sub.s32 	%r1257, %r1256, %r1255;
	add.s32 	%r1258, %r1252, %r1255;
	shl.b32 	%r1259, %r1255, 1;
	sub.s32 	%r1260, %r1259, %r1258;
	add.s32 	%r1261, %r1254, %r1257;
	shl.b32 	%r1262, %r1257, 1;
	sub.s32 	%r1263, %r1262, %r1261;
	shr.s32 	%r1264, %r1165, 1;
	add.s32 	%r1265, %r1264, %r973;
	shr.s32 	%r1266, %r1265, 1;
	sub.s32 	%r1267, %r1165, %r1266;
	add.s32 	%r1268, %r1267, %r1265;
	shl.b32 	%r1269, %r1267, 1;
	sub.s32 	%r1270, %r1269, %r1268;
	add.s32 	%r1271, %r1069, %r877;
	shl.b32 	%r1272, %r877, 1;
	sub.s32 	%r1273, %r1272, %r1271;
	add.s32 	%r1274, %r1268, %r1271;
	shl.b32 	%r1275, %r1271, 1;
	sub.s32 	%r1276, %r1275, %r1274;
	add.s32 	%r1277, %r1270, %r1273;
	shl.b32 	%r1278, %r1273, 1;
	sub.s32 	%r1279, %r1278, %r1277;
	shr.s32 	%r1280, %r1183, 1;
	add.s32 	%r1281, %r1280, %r991;
	shr.s32 	%r1282, %r1281, 1;
	sub.s32 	%r1283, %r1183, %r1282;
	add.s32 	%r1284, %r1283, %r1281;
	shl.b32 	%r1285, %r1283, 1;
	sub.s32 	%r1286, %r1285, %r1284;
	add.s32 	%r1287, %r1087, %r895;
	shl.b32 	%r1288, %r895, 1;
	sub.s32 	%r1289, %r1288, %r1287;
	add.s32 	%r1290, %r1284, %r1287;
	shl.b32 	%r1291, %r1287, 1;
	sub.s32 	%r1292, %r1291, %r1290;
	add.s32 	%r1293, %r1286, %r1289;
	shl.b32 	%r1294, %r1289, 1;
	sub.s32 	%r1295, %r1294, %r1293;
	shr.s32 	%r1296, %r1178, 1;
	add.s32 	%r1297, %r1296, %r986;
	shr.s32 	%r1298, %r1297, 1;
	sub.s32 	%r1299, %r1178, %r1298;
	add.s32 	%r1300, %r1299, %r1297;
	shl.b32 	%r1301, %r1299, 1;
	sub.s32 	%r1302, %r1301, %r1300;
	add.s32 	%r1303, %r1082, %r890;
	shl.b32 	%r1304, %r890, 1;
	sub.s32 	%r1305, %r1304, %r1303;
	add.s32 	%r1306, %r1300, %r1303;
	shl.b32 	%r1307, %r1303, 1;
	sub.s32 	%r1308, %r1307, %r1306;
	add.s32 	%r1309, %r1302, %r1305;
	shl.b32 	%r1310, %r1305, 1;
	sub.s32 	%r1311, %r1310, %r1309;
	shr.s32 	%r1312, %r1180, 1;
	add.s32 	%r1313, %r1312, %r988;
	shr.s32 	%r1314, %r1313, 1;
	sub.s32 	%r1315, %r1180, %r1314;
	add.s32 	%r1316, %r1315, %r1313;
	shl.b32 	%r1317, %r1315, 1;
	sub.s32 	%r1318, %r1317, %r1316;
	add.s32 	%r1319, %r1084, %r892;
	shl.b32 	%r1320, %r892, 1;
	sub.s32 	%r1321, %r1320, %r1319;
	add.s32 	%r1322, %r1316, %r1319;
	shl.b32 	%r1323, %r1319, 1;
	sub.s32 	%r1324, %r1323, %r1322;
	add.s32 	%r1325, %r1318, %r1321;
	shl.b32 	%r1326, %r1321, 1;
	sub.s32 	%r1327, %r1326, %r1325;
	shr.s32 	%r1328, %r1181, 1;
	add.s32 	%r1329, %r1328, %r989;
	shr.s32 	%r1330, %r1329, 1;
	sub.s32 	%r1331, %r1181, %r1330;
	add.s32 	%r1332, %r1331, %r1329;
	shl.b32 	%r1333, %r1331, 1;
	sub.s32 	%r1334, %r1333, %r1332;
	add.s32 	%r1335, %r1085, %r893;
	shl.b32 	%r1336, %r893, 1;
	sub.s32 	%r1337, %r1336, %r1335;
	add.s32 	%r1338, %r1332, %r1335;
	shl.b32 	%r1339, %r1335, 1;
	sub.s32 	%r1340, %r1339, %r1338;
	add.s32 	%r1341, %r1334, %r1337;
	shl.b32 	%r1342, %r1337, 1;
	sub.s32 	%r1343, %r1342, %r1341;
	shr.s32 	%r1344, %r1199, 1;
	add.s32 	%r1345, %r1344, %r1007;
	shr.s32 	%r1346, %r1345, 1;
	sub.s32 	%r1347, %r1199, %r1346;
	add.s32 	%r1348, %r1347, %r1345;
	shl.b32 	%r1349, %r1347, 1;
	sub.s32 	%r1350, %r1349, %r1348;
	add.s32 	%r1351, %r1103, %r911;
	shl.b32 	%r1352, %r911, 1;
	sub.s32 	%r1353, %r1352, %r1351;
	add.s32 	%r1354, %r1348, %r1351;
	shl.b32 	%r1355, %r1351, 1;
	sub.s32 	%r1356, %r1355, %r1354;
	add.s32 	%r1357, %r1350, %r1353;
	shl.b32 	%r1358, %r1353, 1;
	sub.s32 	%r1359, %r1358, %r1357;
	shr.s32 	%r1360, %r1194, 1;
	add.s32 	%r1361, %r1360, %r1002;
	shr.s32 	%r1362, %r1361, 1;
	sub.s32 	%r1363, %r1194, %r1362;
	add.s32 	%r1364, %r1363, %r1361;
	shl.b32 	%r1365, %r1363, 1;
	sub.s32 	%r1366, %r1365, %r1364;
	add.s32 	%r1367, %r1098, %r906;
	shl.b32 	%r1368, %r906, 1;
	sub.s32 	%r1369, %r1368, %r1367;
	add.s32 	%r1370, %r1364, %r1367;
	shl.b32 	%r1371, %r1367, 1;
	sub.s32 	%r1372, %r1371, %r1370;
	add.s32 	%r1373, %r1366, %r1369;
	shl.b32 	%r1374, %r1369, 1;
	sub.s32 	%r1375, %r1374, %r1373;
	shr.s32 	%r1376, %r1196, 1;
	add.s32 	%r1377, %r1376, %r1004;
	shr.s32 	%r1378, %r1377, 1;
	sub.s32 	%r1379, %r1196, %r1378;
	add.s32 	%r1380, %r1379, %r1377;
	shl.b32 	%r1381, %r1379, 1;
	sub.s32 	%r1382, %r1381, %r1380;
	add.s32 	%r1383, %r1100, %r908;
	shl.b32 	%r1384, %r908, 1;
	sub.s32 	%r1385, %r1384, %r1383;
	add.s32 	%r1386, %r1380, %r1383;
	shl.b32 	%r1387, %r1383, 1;
	sub.s32 	%r1388, %r1387, %r1386;
	add.s32 	%r1389, %r1382, %r1385;
	shl.b32 	%r1390, %r1385, 1;
	sub.s32 	%r1391, %r1390, %r1389;
	shr.s32 	%r1392, %r1197, 1;
	add.s32 	%r1393, %r1392, %r1005;
	shr.s32 	%r1394, %r1393, 1;
	sub.s32 	%r1395, %r1197, %r1394;
	add.s32 	%r1396, %r1395, %r1393;
	shl.b32 	%r1397, %r1395, 1;
	sub.s32 	%r1398, %r1397, %r1396;
	add.s32 	%r1399, %r1101, %r909;
	shl.b32 	%r1400, %r909, 1;
	sub.s32 	%r1401, %r1400, %r1399;
	add.s32 	%r1402, %r1396, %r1399;
	shl.b32 	%r1403, %r1399, 1;
	sub.s32 	%r1404, %r1403, %r1402;
	add.s32 	%r1405, %r1398, %r1401;
	shl.b32 	%r1406, %r1401, 1;
	sub.s32 	%r1407, %r1406, %r1405;
	shr.s32 	%r1408, %r1215, 1;
	add.s32 	%r1409, %r1408, %r1023;
	shr.s32 	%r1410, %r1409, 1;
	sub.s32 	%r1411, %r1215, %r1410;
	add.s32 	%r1412, %r1411, %r1409;
	shl.b32 	%r1413, %r1411, 1;
	sub.s32 	%r1414, %r1413, %r1412;
	add.s32 	%r1415, %r1119, %r927;
	shl.b32 	%r1416, %r927, 1;
	sub.s32 	%r1417, %r1416, %r1415;
	add.s32 	%r1418, %r1412, %r1415;
	shl.b32 	%r1419, %r1415, 1;
	sub.s32 	%r1420, %r1419, %r1418;
	add.s32 	%r1421, %r1414, %r1417;
	shl.b32 	%r1422, %r1417, 1;
	sub.s32 	%r1423, %r1422, %r1421;
	shr.s32 	%r1424, %r1210, 1;
	add.s32 	%r1425, %r1424, %r1018;
	shr.s32 	%r1426, %r1425, 1;
	sub.s32 	%r1427, %r1210, %r1426;
	add.s32 	%r1428, %r1427, %r1425;
	shl.b32 	%r1429, %r1427, 1;
	sub.s32 	%r1430, %r1429, %r1428;
	add.s32 	%r1431, %r1114, %r922;
	shl.b32 	%r1432, %r922, 1;
	sub.s32 	%r1433, %r1432, %r1431;
	add.s32 	%r1434, %r1428, %r1431;
	shl.b32 	%r1435, %r1431, 1;
	sub.s32 	%r1436, %r1435, %r1434;
	add.s32 	%r1437, %r1430, %r1433;
	shl.b32 	%r1438, %r1433, 1;
	sub.s32 	%r1439, %r1438, %r1437;
	shr.s32 	%r1440, %r1212, 1;
	add.s32 	%r1441, %r1440, %r1020;
	shr.s32 	%r1442, %r1441, 1;
	sub.s32 	%r1443, %r1212, %r1442;
	add.s32 	%r1444, %r1443, %r1441;
	shl.b32 	%r1445, %r1443, 1;
	sub.s32 	%r1446, %r1445, %r1444;
	add.s32 	%r1447, %r1116, %r924;
	shl.b32 	%r1448, %r924, 1;
	sub.s32 	%r1449, %r1448, %r1447;
	add.s32 	%r1450, %r1444, %r1447;
	shl.b32 	%r1451, %r1447, 1;
	sub.s32 	%r1452, %r1451, %r1450;
	add.s32 	%r1453, %r1446, %r1449;
	shl.b32 	%r1454, %r1449, 1;
	sub.s32 	%r1455, %r1454, %r1453;
	shr.s32 	%r1456, %r1213, 1;
	add.s32 	%r1457, %r1456, %r1021;
	shr.s32 	%r1458, %r1457, 1;
	sub.s32 	%r1459, %r1213, %r1458;
	add.s32 	%r1460, %r1459, %r1457;
	shl.b32 	%r1461, %r1459, 1;
	sub.s32 	%r1462, %r1461, %r1460;
	add.s32 	%r1463, %r1117, %r925;
	shl.b32 	%r1464, %r925, 1;
	sub.s32 	%r1465, %r1464, %r1463;
	add.s32 	%r1466, %r1460, %r1463;
	shl.b32 	%r1467, %r1463, 1;
	sub.s32 	%r1468, %r1467, %r1466;
	add.s32 	%r1469, %r1462, %r1465;
	shl.b32 	%r1470, %r1465, 1;
	sub.s32 	%r1471, %r1470, %r1469;
	shr.s32 	%r1472, %r1423, 1;
	add.s32 	%r1473, %r1472, %r1295;
	shr.s32 	%r1474, %r1473, 1;
	sub.s32 	%r1475, %r1423, %r1474;
	add.s32 	%r1476, %r1475, %r1473;
	shl.b32 	%r1477, %r1475, 1;
	sub.s32 	%r1478, %r1477, %r1476;
	add.s32 	%r1479, %r1359, %r1231;
	shl.b32 	%r1480, %r1231, 1;
	sub.s32 	%r1481, %r1480, %r1479;
	add.s32 	%r297, %r1476, %r1479;
	shl.b32 	%r1482, %r1479, 1;
	sub.s32 	%r298, %r1482, %r297;
	add.s32 	%r299, %r1478, %r1481;
	shl.b32 	%r1483, %r1481, 1;
	sub.s32 	%r300, %r1483, %r299;
	st.local.v2.u32 	[%rd155+8], {%r298, %r299};
	st.local.u32 	[%rd155+4], %r297;
	shr.s32 	%r1484, %r1418, 1;
	add.s32 	%r1485, %r1484, %r1290;
	shr.s32 	%r1486, %r1485, 1;
	sub.s32 	%r1487, %r1418, %r1486;
	add.s32 	%r1488, %r1487, %r1485;
	shl.b32 	%r1489, %r1487, 1;
	sub.s32 	%r1490, %r1489, %r1488;
	add.s32 	%r1491, %r1354, %r1226;
	shl.b32 	%r1492, %r1226, 1;
	sub.s32 	%r1493, %r1492, %r1491;
	add.s32 	%r301, %r1488, %r1491;
	shl.b32 	%r1494, %r1491, 1;
	sub.s32 	%r302, %r1494, %r301;
	add.s32 	%r303, %r1490, %r1493;
	shl.b32 	%r1495, %r1493, 1;
	sub.s32 	%r304, %r1495, %r303;
	st.local.v4.u32 	[%rd155+16], {%r304, %r301, %r302, %r303};
	shr.s32 	%r1496, %r1420, 1;
	add.s32 	%r1497, %r1496, %r1292;
	shr.s32 	%r1498, %r1497, 1;
	sub.s32 	%r1499, %r1420, %r1498;
	add.s32 	%r1500, %r1499, %r1497;
	shl.b32 	%r1501, %r1499, 1;
	sub.s32 	%r1502, %r1501, %r1500;
	add.s32 	%r1503, %r1356, %r1228;
	shl.b32 	%r1504, %r1228, 1;
	sub.s32 	%r1505, %r1504, %r1503;
	add.s32 	%r305, %r1500, %r1503;
	shl.b32 	%r1506, %r1503, 1;
	sub.s32 	%r306, %r1506, %r305;
	add.s32 	%r307, %r1502, %r1505;
	shl.b32 	%r1507, %r1505, 1;
	sub.s32 	%r308, %r1507, %r307;
	st.local.v4.u32 	[%rd155+32], {%r308, %r305, %r306, %r307};
	shr.s32 	%r1508, %r1421, 1;
	add.s32 	%r1509, %r1508, %r1293;
	shr.s32 	%r1510, %r1509, 1;
	sub.s32 	%r1511, %r1421, %r1510;
	add.s32 	%r1512, %r1511, %r1509;
	shl.b32 	%r1513, %r1511, 1;
	sub.s32 	%r1514, %r1513, %r1512;
	add.s32 	%r1515, %r1357, %r1229;
	shl.b32 	%r1516, %r1229, 1;
	sub.s32 	%r1517, %r1516, %r1515;
	add.s32 	%r309, %r1512, %r1515;
	shl.b32 	%r1518, %r1515, 1;
	sub.s32 	%r310, %r1518, %r309;
	add.s32 	%r311, %r1514, %r1517;
	shl.b32 	%r1519, %r1517, 1;
	sub.s32 	%r312, %r1519, %r311;
	st.local.v4.u32 	[%rd155+48], {%r312, %r309, %r310, %r311};
	shr.s32 	%r1520, %r1439, 1;
	add.s32 	%r1521, %r1520, %r1311;
	shr.s32 	%r1522, %r1521, 1;
	sub.s32 	%r1523, %r1439, %r1522;
	add.s32 	%r1524, %r1523, %r1521;
	shl.b32 	%r1525, %r1523, 1;
	sub.s32 	%r1526, %r1525, %r1524;
	add.s32 	%r1527, %r1375, %r1247;
	shl.b32 	%r1528, %r1247, 1;
	sub.s32 	%r1529, %r1528, %r1527;
	add.s32 	%r313, %r1524, %r1527;
	shl.b32 	%r1530, %r1527, 1;
	sub.s32 	%r314, %r1530, %r313;
	add.s32 	%r315, %r1526, %r1529;
	shl.b32 	%r1531, %r1529, 1;
	sub.s32 	%r316, %r1531, %r315;
	st.local.v4.u32 	[%rd155+64], {%r316, %r313, %r314, %r315};
	shr.s32 	%r1532, %r1434, 1;
	add.s32 	%r1533, %r1532, %r1306;
	shr.s32 	%r1534, %r1533, 1;
	sub.s32 	%r1535, %r1434, %r1534;
	add.s32 	%r1536, %r1535, %r1533;
	shl.b32 	%r1537, %r1535, 1;
	sub.s32 	%r1538, %r1537, %r1536;
	add.s32 	%r1539, %r1370, %r1242;
	shl.b32 	%r1540, %r1242, 1;
	sub.s32 	%r1541, %r1540, %r1539;
	add.s32 	%r317, %r1536, %r1539;
	shl.b32 	%r1542, %r1539, 1;
	sub.s32 	%r318, %r1542, %r317;
	add.s32 	%r319, %r1538, %r1541;
	shl.b32 	%r1543, %r1541, 1;
	sub.s32 	%r320, %r1543, %r319;
	st.local.v4.u32 	[%rd155+80], {%r320, %r317, %r318, %r319};
	shr.s32 	%r1544, %r1436, 1;
	add.s32 	%r1545, %r1544, %r1308;
	shr.s32 	%r1546, %r1545, 1;
	sub.s32 	%r1547, %r1436, %r1546;
	add.s32 	%r1548, %r1547, %r1545;
	shl.b32 	%r1549, %r1547, 1;
	sub.s32 	%r1550, %r1549, %r1548;
	add.s32 	%r1551, %r1372, %r1244;
	shl.b32 	%r1552, %r1244, 1;
	sub.s32 	%r1553, %r1552, %r1551;
	add.s32 	%r321, %r1548, %r1551;
	shl.b32 	%r1554, %r1551, 1;
	sub.s32 	%r322, %r1554, %r321;
	add.s32 	%r323, %r1550, %r1553;
	shl.b32 	%r1555, %r1553, 1;
	sub.s32 	%r324, %r1555, %r323;
	st.local.v4.u32 	[%rd155+96], {%r324, %r321, %r322, %r323};
	shr.s32 	%r1556, %r1437, 1;
	add.s32 	%r1557, %r1556, %r1309;
	shr.s32 	%r1558, %r1557, 1;
	sub.s32 	%r1559, %r1437, %r1558;
	add.s32 	%r1560, %r1559, %r1557;
	shl.b32 	%r1561, %r1559, 1;
	sub.s32 	%r1562, %r1561, %r1560;
	add.s32 	%r1563, %r1373, %r1245;
	shl.b32 	%r1564, %r1245, 1;
	sub.s32 	%r1565, %r1564, %r1563;
	add.s32 	%r325, %r1560, %r1563;
	shl.b32 	%r1566, %r1563, 1;
	sub.s32 	%r326, %r1566, %r325;
	add.s32 	%r327, %r1562, %r1565;
	shl.b32 	%r1567, %r1565, 1;
	sub.s32 	%r328, %r1567, %r327;
	st.local.v4.u32 	[%rd155+112], {%r328, %r325, %r326, %r327};
	shr.s32 	%r1568, %r1455, 1;
	add.s32 	%r1569, %r1568, %r1327;
	shr.s32 	%r1570, %r1569, 1;
	sub.s32 	%r1571, %r1455, %r1570;
	add.s32 	%r1572, %r1571, %r1569;
	shl.b32 	%r1573, %r1571, 1;
	sub.s32 	%r1574, %r1573, %r1572;
	add.s32 	%r1575, %r1391, %r1263;
	shl.b32 	%r1576, %r1263, 1;
	sub.s32 	%r1577, %r1576, %r1575;
	add.s32 	%r329, %r1572, %r1575;
	shl.b32 	%r1578, %r1575, 1;
	sub.s32 	%r330, %r1578, %r329;
	add.s32 	%r331, %r1574, %r1577;
	shl.b32 	%r1579, %r1577, 1;
	sub.s32 	%r332, %r1579, %r331;
	st.local.v4.u32 	[%rd155+128], {%r332, %r329, %r330, %r331};
	shr.s32 	%r1580, %r1450, 1;
	add.s32 	%r1581, %r1580, %r1322;
	shr.s32 	%r1582, %r1581, 1;
	sub.s32 	%r1583, %r1450, %r1582;
	add.s32 	%r1584, %r1583, %r1581;
	shl.b32 	%r1585, %r1583, 1;
	sub.s32 	%r1586, %r1585, %r1584;
	add.s32 	%r1587, %r1386, %r1258;
	shl.b32 	%r1588, %r1258, 1;
	sub.s32 	%r1589, %r1588, %r1587;
	add.s32 	%r333, %r1584, %r1587;
	shl.b32 	%r1590, %r1587, 1;
	sub.s32 	%r334, %r1590, %r333;
	add.s32 	%r335, %r1586, %r1589;
	shl.b32 	%r1591, %r1589, 1;
	sub.s32 	%r336, %r1591, %r335;
	st.local.v4.u32 	[%rd155+144], {%r336, %r333, %r334, %r335};
	shr.s32 	%r1592, %r1452, 1;
	add.s32 	%r1593, %r1592, %r1324;
	shr.s32 	%r1594, %r1593, 1;
	sub.s32 	%r1595, %r1452, %r1594;
	add.s32 	%r1596, %r1595, %r1593;
	shl.b32 	%r1597, %r1595, 1;
	sub.s32 	%r1598, %r1597, %r1596;
	add.s32 	%r1599, %r1388, %r1260;
	shl.b32 	%r1600, %r1260, 1;
	sub.s32 	%r1601, %r1600, %r1599;
	add.s32 	%r337, %r1596, %r1599;
	shl.b32 	%r1602, %r1599, 1;
	sub.s32 	%r338, %r1602, %r337;
	add.s32 	%r339, %r1598, %r1601;
	shl.b32 	%r1603, %r1601, 1;
	sub.s32 	%r340, %r1603, %r339;
	st.local.v4.u32 	[%rd155+160], {%r340, %r337, %r338, %r339};
	shr.s32 	%r1604, %r1453, 1;
	add.s32 	%r1605, %r1604, %r1325;
	shr.s32 	%r1606, %r1605, 1;
	sub.s32 	%r1607, %r1453, %r1606;
	add.s32 	%r1608, %r1607, %r1605;
	shl.b32 	%r1609, %r1607, 1;
	sub.s32 	%r1610, %r1609, %r1608;
	add.s32 	%r1611, %r1389, %r1261;
	shl.b32 	%r1612, %r1261, 1;
	sub.s32 	%r1613, %r1612, %r1611;
	add.s32 	%r341, %r1608, %r1611;
	shl.b32 	%r1614, %r1611, 1;
	sub.s32 	%r342, %r1614, %r341;
	add.s32 	%r343, %r1610, %r1613;
	shl.b32 	%r1615, %r1613, 1;
	sub.s32 	%r344, %r1615, %r343;
	st.local.v4.u32 	[%rd155+176], {%r344, %r341, %r342, %r343};
	shr.s32 	%r1616, %r1471, 1;
	add.s32 	%r1617, %r1616, %r1343;
	shr.s32 	%r1618, %r1617, 1;
	sub.s32 	%r1619, %r1471, %r1618;
	add.s32 	%r1620, %r1619, %r1617;
	shl.b32 	%r1621, %r1619, 1;
	sub.s32 	%r1622, %r1621, %r1620;
	add.s32 	%r1623, %r1407, %r1279;
	shl.b32 	%r1624, %r1279, 1;
	sub.s32 	%r1625, %r1624, %r1623;
	add.s32 	%r345, %r1620, %r1623;
	shl.b32 	%r1626, %r1623, 1;
	sub.s32 	%r346, %r1626, %r345;
	add.s32 	%r347, %r1622, %r1625;
	shl.b32 	%r1627, %r1625, 1;
	sub.s32 	%r348, %r1627, %r347;
	st.local.v4.u32 	[%rd155+192], {%r348, %r345, %r346, %r347};
	shr.s32 	%r1628, %r1466, 1;
	add.s32 	%r1629, %r1628, %r1338;
	shr.s32 	%r1630, %r1629, 1;
	sub.s32 	%r1631, %r1466, %r1630;
	add.s32 	%r1632, %r1631, %r1629;
	shl.b32 	%r1633, %r1631, 1;
	sub.s32 	%r1634, %r1633, %r1632;
	add.s32 	%r1635, %r1402, %r1274;
	shl.b32 	%r1636, %r1274, 1;
	sub.s32 	%r1637, %r1636, %r1635;
	add.s32 	%r349, %r1632, %r1635;
	shl.b32 	%r1638, %r1635, 1;
	sub.s32 	%r350, %r1638, %r349;
	add.s32 	%r351, %r1634, %r1637;
	shl.b32 	%r1639, %r1637, 1;
	sub.s32 	%r352, %r1639, %r351;
	st.local.v4.u32 	[%rd155+208], {%r352, %r349, %r350, %r351};
	shr.s32 	%r1640, %r1468, 1;
	add.s32 	%r1641, %r1640, %r1340;
	shr.s32 	%r1642, %r1641, 1;
	sub.s32 	%r1643, %r1468, %r1642;
	add.s32 	%r1644, %r1643, %r1641;
	shl.b32 	%r1645, %r1643, 1;
	sub.s32 	%r1646, %r1645, %r1644;
	add.s32 	%r1647, %r1404, %r1276;
	shl.b32 	%r1648, %r1276, 1;
	sub.s32 	%r1649, %r1648, %r1647;
	add.s32 	%r353, %r1644, %r1647;
	shl.b32 	%r1650, %r1647, 1;
	sub.s32 	%r354, %r1650, %r353;
	add.s32 	%r355, %r1646, %r1649;
	shl.b32 	%r1651, %r1649, 1;
	sub.s32 	%r356, %r1651, %r355;
	st.local.v4.u32 	[%rd155+224], {%r356, %r353, %r354, %r355};
	shr.s32 	%r1652, %r1469, 1;
	add.s32 	%r1653, %r1652, %r1341;
	shr.s32 	%r1654, %r1653, 1;
	sub.s32 	%r1655, %r1469, %r1654;
	add.s32 	%r1656, %r1655, %r1653;
	shl.b32 	%r1657, %r1655, 1;
	sub.s32 	%r1658, %r1657, %r1656;
	add.s32 	%r1659, %r1405, %r1277;
	shl.b32 	%r1660, %r1277, 1;
	sub.s32 	%r1661, %r1660, %r1659;
	add.s32 	%r357, %r1656, %r1659;
	shl.b32 	%r1662, %r1659, 1;
	sub.s32 	%r358, %r1662, %r357;
	add.s32 	%r359, %r1658, %r1661;
	shl.b32 	%r1663, %r1661, 1;
	sub.s32 	%r360, %r1663, %r359;
	st.local.v4.u32 	[%rd155+240], {%r360, %r357, %r358, %r359};
	add.u64 	%rd284, %SPL, 256;
	st.local.v4.u32 	[%rd284], {%r300, %r297, %r298, %r299};
	st.local.v4.u32 	[%rd540+16], {%r304, %r301, %r302, %r303};
	st.local.v4.u32 	[%rd540+32], {%r308, %r305, %r306, %r307};
	st.local.v4.u32 	[%rd540+48], {%r312, %r309, %r310, %r311};
	st.local.v4.u32 	[%rd540+64], {%r316, %r313, %r314, %r315};
	st.local.v4.u32 	[%rd540+80], {%r320, %r317, %r318, %r319};
	st.local.v4.u32 	[%rd540+96], {%r324, %r321, %r322, %r323};
	st.local.v4.u32 	[%rd540+112], {%r328, %r325, %r326, %r327};
	st.local.v4.u32 	[%rd540+128], {%r332, %r329, %r330, %r331};
	st.local.v4.u32 	[%rd540+144], {%r336, %r333, %r334, %r335};
	st.local.v4.u32 	[%rd540+160], {%r340, %r337, %r338, %r339};
	st.local.v4.u32 	[%rd540+176], {%r344, %r341, %r342, %r343};
	st.local.v4.u32 	[%rd540+192], {%r348, %r345, %r346, %r347};
	st.local.v4.u32 	[%rd540+208], {%r352, %r349, %r350, %r351};
	st.local.v4.u32 	[%rd540+224], {%r356, %r353, %r354, %r355};
	st.local.v4.u32 	[%rd540+240], {%r360, %r357, %r358, %r359};
	shr.u32 	%r361, %r1764, 2;
	shr.u32 	%r1664, %r1765, 2;
	cvt.u64.u32	%rd38, %r1664;
	and.b64  	%rd288, %rd2, -4294967296;
	setp.eq.s64	%p23, %rd288, 0;
	@%p23 bra 	BB18_29;

	div.u64 	%rd563, %rd2, %rd38;
	rem.u64 	%rd564, %rd2, %rd38;
	bra.uni 	BB18_30;

BB18_29:
	cvt.u32.u64	%r1780, %rd2;
	cvt.u32.u64	%r1683, %rd38;
	div.u32 	%r1694, %r1780, %r1683;
	rem.u32 	%r1695, %r1780, %r1683;
	cvt.u64.u32	%rd563, %r1694;
	cvt.u64.u32	%rd564, %r1695;

BB18_30:
	shl.b64 	%rd45, %rd564, 2;
	cvt.u32.u64	%r362, %rd45;
	cvt.u64.u32	%rd46, %r361;
	and.b64  	%rd295, %rd563, -4294967296;
	setp.eq.s64	%p24, %rd295, 0;
	@%p24 bra 	BB18_32;

	rem.u64 	%rd565, %rd563, %rd46;
	bra.uni 	BB18_33;

BB18_32:
	cvt.u32.u64	%r1696, %rd46;
	cvt.u32.u64	%r1697, %rd563;
	rem.u32 	%r1698, %r1697, %r1696;
	cvt.u64.u32	%rd565, %r1698;

BB18_33:
	shl.b64 	%rd50, %rd565, 2;
	cvt.u32.u64	%r363, %rd50;
	cvt.u32.u64	%r1699, %rd38;
	mul.lo.s32 	%r1700, %r1699, %r361;
	cvt.u64.u32	%rd51, %r1700;
	@%p23 bra 	BB18_35;

	div.u64 	%rd566, %rd2, %rd51;
	bra.uni 	BB18_36;

BB18_35:
	cvt.u32.u64	%r1779, %rd2;
	cvt.u32.u64	%r1719, %rd51;
	div.u32 	%r1730, %r1779, %r1719;
	cvt.u64.u32	%rd566, %r1730;

BB18_36:
	ld.param.u32 	%r1781, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u64 	%rd539, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_1];
	ld.param.u32 	%r1770, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r1769, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r1768, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r1767, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r1766, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b64 	%rd306, %rd566, 2;
	cvt.u32.u64	%r364, %rd306;
	cvt.s64.s32	%rd55, %r1766;
	mul.lo.s64 	%rd307, %rd45, %rd55;
	cvt.s64.s32	%rd308, %r1767;
	mul.lo.s64 	%rd309, %rd50, %rd308;
	add.s64 	%rd310, %rd309, %rd307;
	and.b64  	%rd311, %rd306, 4294967292;
	cvt.s64.s32	%rd312, %r1781;
	mul.lo.s64 	%rd313, %rd311, %rd312;
	add.s64 	%rd56, %rd310, %rd313;
	add.s32 	%r365, %r362, 4;
	setp.le.u32	%p26, %r365, %r1768;
	add.s32 	%r366, %r363, 4;
	setp.le.u32	%p27, %r366, %r1769;
	and.pred  	%p28, %p27, %p26;
	add.s32 	%r367, %r364, 4;
	setp.le.u32	%p29, %r367, %r1770;
	and.pred  	%p30, %p28, %p29;
	cvta.to.global.u64 	%rd314, %rd539;
	shl.b64 	%rd315, %rd56, 2;
	add.s64 	%rd67, %rd314, %rd315;
	@%p30 bra 	BB18_53;
	bra.uni 	BB18_37;

BB18_53:
	ld.param.u32 	%r1783, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r1778, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r1777, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b32 	%r1760, %r1777, 2;
	sub.s32 	%r1761, %r1778, %r1760;
	cvt.s64.s32	%rd328, %r1761;
	add.s64 	%rd329, %rd55, %rd328;
	shl.b32 	%r1762, %r1778, 2;
	sub.s32 	%r1763, %r1783, %r1762;
	cvt.s64.s32	%rd330, %r1763;
	add.s64 	%rd331, %rd329, %rd330;
	st.global.u32 	[%rd67], %r300;
	add.s64 	%rd333, %rd56, %rd55;
	shl.b64 	%rd334, %rd333, 2;
	add.s64 	%rd335, %rd314, %rd334;
	st.global.u32 	[%rd335], %r297;
	add.s64 	%rd336, %rd333, %rd55;
	shl.b64 	%rd337, %rd336, 2;
	add.s64 	%rd338, %rd314, %rd337;
	st.global.u32 	[%rd338], %r298;
	add.s64 	%rd339, %rd336, %rd55;
	shl.b64 	%rd340, %rd339, 2;
	add.s64 	%rd341, %rd314, %rd340;
	st.global.u32 	[%rd341], %r299;
	mul.lo.s64 	%rd342, %rd55, 3;
	add.s64 	%rd343, %rd56, %rd342;
	add.s64 	%rd344, %rd343, %rd329;
	shl.b64 	%rd345, %rd344, 2;
	add.s64 	%rd346, %rd314, %rd345;
	st.global.u32 	[%rd346], %r304;
	add.s64 	%rd347, %rd344, %rd55;
	shl.b64 	%rd348, %rd347, 2;
	add.s64 	%rd349, %rd314, %rd348;
	st.global.u32 	[%rd349], %r301;
	add.s64 	%rd350, %rd347, %rd55;
	shl.b64 	%rd351, %rd350, 2;
	add.s64 	%rd352, %rd314, %rd351;
	st.global.u32 	[%rd352], %r302;
	add.s64 	%rd353, %rd350, %rd55;
	shl.b64 	%rd354, %rd353, 2;
	add.s64 	%rd355, %rd314, %rd354;
	st.global.u32 	[%rd355], %r303;
	add.s64 	%rd356, %rd344, %rd342;
	add.s64 	%rd357, %rd356, %rd329;
	shl.b64 	%rd358, %rd357, 2;
	add.s64 	%rd359, %rd314, %rd358;
	st.global.u32 	[%rd359], %r308;
	add.s64 	%rd360, %rd357, %rd55;
	shl.b64 	%rd361, %rd360, 2;
	add.s64 	%rd362, %rd314, %rd361;
	st.global.u32 	[%rd362], %r305;
	add.s64 	%rd363, %rd360, %rd55;
	shl.b64 	%rd364, %rd363, 2;
	add.s64 	%rd365, %rd314, %rd364;
	st.global.u32 	[%rd365], %r306;
	add.s64 	%rd366, %rd363, %rd55;
	shl.b64 	%rd367, %rd366, 2;
	add.s64 	%rd368, %rd314, %rd367;
	st.global.u32 	[%rd368], %r307;
	add.s64 	%rd369, %rd357, %rd342;
	add.s64 	%rd370, %rd369, %rd329;
	shl.b64 	%rd371, %rd370, 2;
	add.s64 	%rd372, %rd314, %rd371;
	st.global.u32 	[%rd372], %r312;
	add.s64 	%rd373, %rd370, %rd55;
	shl.b64 	%rd374, %rd373, 2;
	add.s64 	%rd375, %rd314, %rd374;
	st.global.u32 	[%rd375], %r309;
	add.s64 	%rd376, %rd373, %rd55;
	shl.b64 	%rd377, %rd376, 2;
	add.s64 	%rd378, %rd314, %rd377;
	st.global.u32 	[%rd378], %r310;
	add.s64 	%rd379, %rd376, %rd55;
	shl.b64 	%rd380, %rd379, 2;
	add.s64 	%rd381, %rd314, %rd380;
	st.global.u32 	[%rd381], %r311;
	add.s64 	%rd382, %rd370, %rd342;
	add.s64 	%rd383, %rd382, %rd331;
	shl.b64 	%rd384, %rd383, 2;
	add.s64 	%rd385, %rd314, %rd384;
	st.global.u32 	[%rd385], %r316;
	add.s64 	%rd386, %rd383, %rd55;
	shl.b64 	%rd387, %rd386, 2;
	add.s64 	%rd388, %rd314, %rd387;
	st.global.u32 	[%rd388], %r313;
	add.s64 	%rd389, %rd386, %rd55;
	shl.b64 	%rd390, %rd389, 2;
	add.s64 	%rd391, %rd314, %rd390;
	st.global.u32 	[%rd391], %r314;
	add.s64 	%rd392, %rd389, %rd55;
	shl.b64 	%rd393, %rd392, 2;
	add.s64 	%rd394, %rd314, %rd393;
	st.global.u32 	[%rd394], %r315;
	add.s64 	%rd395, %rd383, %rd342;
	add.s64 	%rd396, %rd395, %rd329;
	shl.b64 	%rd397, %rd396, 2;
	add.s64 	%rd398, %rd314, %rd397;
	st.global.u32 	[%rd398], %r320;
	add.s64 	%rd399, %rd396, %rd55;
	shl.b64 	%rd400, %rd399, 2;
	add.s64 	%rd401, %rd314, %rd400;
	st.global.u32 	[%rd401], %r317;
	add.s64 	%rd402, %rd399, %rd55;
	shl.b64 	%rd403, %rd402, 2;
	add.s64 	%rd404, %rd314, %rd403;
	st.global.u32 	[%rd404], %r318;
	add.s64 	%rd405, %rd402, %rd55;
	shl.b64 	%rd406, %rd405, 2;
	add.s64 	%rd407, %rd314, %rd406;
	st.global.u32 	[%rd407], %r319;
	add.s64 	%rd408, %rd396, %rd342;
	add.s64 	%rd409, %rd408, %rd329;
	shl.b64 	%rd410, %rd409, 2;
	add.s64 	%rd411, %rd314, %rd410;
	st.global.u32 	[%rd411], %r324;
	add.s64 	%rd412, %rd409, %rd55;
	shl.b64 	%rd413, %rd412, 2;
	add.s64 	%rd414, %rd314, %rd413;
	st.global.u32 	[%rd414], %r321;
	add.s64 	%rd415, %rd412, %rd55;
	shl.b64 	%rd416, %rd415, 2;
	add.s64 	%rd417, %rd314, %rd416;
	st.global.u32 	[%rd417], %r322;
	add.s64 	%rd418, %rd415, %rd55;
	shl.b64 	%rd419, %rd418, 2;
	add.s64 	%rd420, %rd314, %rd419;
	st.global.u32 	[%rd420], %r323;
	add.s64 	%rd421, %rd409, %rd342;
	add.s64 	%rd422, %rd421, %rd329;
	shl.b64 	%rd423, %rd422, 2;
	add.s64 	%rd424, %rd314, %rd423;
	st.global.u32 	[%rd424], %r328;
	add.s64 	%rd425, %rd422, %rd55;
	shl.b64 	%rd426, %rd425, 2;
	add.s64 	%rd427, %rd314, %rd426;
	st.global.u32 	[%rd427], %r325;
	add.s64 	%rd428, %rd425, %rd55;
	shl.b64 	%rd429, %rd428, 2;
	add.s64 	%rd430, %rd314, %rd429;
	st.global.u32 	[%rd430], %r326;
	add.s64 	%rd431, %rd428, %rd55;
	shl.b64 	%rd432, %rd431, 2;
	add.s64 	%rd433, %rd314, %rd432;
	st.global.u32 	[%rd433], %r327;
	add.s64 	%rd434, %rd422, %rd342;
	add.s64 	%rd435, %rd434, %rd331;
	shl.b64 	%rd436, %rd435, 2;
	add.s64 	%rd437, %rd314, %rd436;
	st.global.u32 	[%rd437], %r332;
	add.s64 	%rd438, %rd435, %rd55;
	shl.b64 	%rd439, %rd438, 2;
	add.s64 	%rd440, %rd314, %rd439;
	st.global.u32 	[%rd440], %r329;
	add.s64 	%rd441, %rd438, %rd55;
	shl.b64 	%rd442, %rd441, 2;
	add.s64 	%rd443, %rd314, %rd442;
	st.global.u32 	[%rd443], %r330;
	add.s64 	%rd444, %rd441, %rd55;
	shl.b64 	%rd445, %rd444, 2;
	add.s64 	%rd446, %rd314, %rd445;
	st.global.u32 	[%rd446], %r331;
	add.s64 	%rd447, %rd435, %rd342;
	add.s64 	%rd448, %rd447, %rd329;
	shl.b64 	%rd449, %rd448, 2;
	add.s64 	%rd450, %rd314, %rd449;
	st.global.u32 	[%rd450], %r336;
	add.s64 	%rd451, %rd448, %rd55;
	shl.b64 	%rd452, %rd451, 2;
	add.s64 	%rd453, %rd314, %rd452;
	st.global.u32 	[%rd453], %r333;
	add.s64 	%rd454, %rd451, %rd55;
	shl.b64 	%rd455, %rd454, 2;
	add.s64 	%rd456, %rd314, %rd455;
	st.global.u32 	[%rd456], %r334;
	add.s64 	%rd457, %rd454, %rd55;
	shl.b64 	%rd458, %rd457, 2;
	add.s64 	%rd459, %rd314, %rd458;
	st.global.u32 	[%rd459], %r335;
	add.s64 	%rd460, %rd448, %rd342;
	add.s64 	%rd461, %rd460, %rd329;
	shl.b64 	%rd462, %rd461, 2;
	add.s64 	%rd463, %rd314, %rd462;
	st.global.u32 	[%rd463], %r340;
	add.s64 	%rd464, %rd461, %rd55;
	shl.b64 	%rd465, %rd464, 2;
	add.s64 	%rd466, %rd314, %rd465;
	st.global.u32 	[%rd466], %r337;
	add.s64 	%rd467, %rd464, %rd55;
	shl.b64 	%rd468, %rd467, 2;
	add.s64 	%rd469, %rd314, %rd468;
	st.global.u32 	[%rd469], %r338;
	add.s64 	%rd470, %rd467, %rd55;
	shl.b64 	%rd471, %rd470, 2;
	add.s64 	%rd472, %rd314, %rd471;
	st.global.u32 	[%rd472], %r339;
	add.s64 	%rd473, %rd461, %rd342;
	add.s64 	%rd474, %rd473, %rd329;
	shl.b64 	%rd475, %rd474, 2;
	add.s64 	%rd476, %rd314, %rd475;
	st.global.u32 	[%rd476], %r344;
	add.s64 	%rd477, %rd474, %rd55;
	shl.b64 	%rd478, %rd477, 2;
	add.s64 	%rd479, %rd314, %rd478;
	st.global.u32 	[%rd479], %r341;
	add.s64 	%rd480, %rd477, %rd55;
	shl.b64 	%rd481, %rd480, 2;
	add.s64 	%rd482, %rd314, %rd481;
	st.global.u32 	[%rd482], %r342;
	add.s64 	%rd483, %rd480, %rd55;
	shl.b64 	%rd484, %rd483, 2;
	add.s64 	%rd485, %rd314, %rd484;
	st.global.u32 	[%rd485], %r343;
	add.s64 	%rd486, %rd474, %rd342;
	add.s64 	%rd487, %rd486, %rd331;
	shl.b64 	%rd488, %rd487, 2;
	add.s64 	%rd489, %rd314, %rd488;
	st.global.u32 	[%rd489], %r348;
	add.s64 	%rd490, %rd487, %rd55;
	shl.b64 	%rd491, %rd490, 2;
	add.s64 	%rd492, %rd314, %rd491;
	st.global.u32 	[%rd492], %r345;
	add.s64 	%rd493, %rd490, %rd55;
	shl.b64 	%rd494, %rd493, 2;
	add.s64 	%rd495, %rd314, %rd494;
	st.global.u32 	[%rd495], %r346;
	add.s64 	%rd496, %rd493, %rd55;
	shl.b64 	%rd497, %rd496, 2;
	add.s64 	%rd498, %rd314, %rd497;
	st.global.u32 	[%rd498], %r347;
	add.s64 	%rd499, %rd487, %rd342;
	add.s64 	%rd500, %rd499, %rd329;
	shl.b64 	%rd501, %rd500, 2;
	add.s64 	%rd502, %rd314, %rd501;
	st.global.u32 	[%rd502], %r352;
	add.s64 	%rd503, %rd500, %rd55;
	shl.b64 	%rd504, %rd503, 2;
	add.s64 	%rd505, %rd314, %rd504;
	st.global.u32 	[%rd505], %r349;
	add.s64 	%rd506, %rd503, %rd55;
	shl.b64 	%rd507, %rd506, 2;
	add.s64 	%rd508, %rd314, %rd507;
	st.global.u32 	[%rd508], %r350;
	add.s64 	%rd509, %rd506, %rd55;
	shl.b64 	%rd510, %rd509, 2;
	add.s64 	%rd511, %rd314, %rd510;
	st.global.u32 	[%rd511], %r351;
	add.s64 	%rd512, %rd500, %rd342;
	add.s64 	%rd513, %rd512, %rd329;
	shl.b64 	%rd514, %rd513, 2;
	add.s64 	%rd515, %rd314, %rd514;
	st.global.u32 	[%rd515], %r356;
	add.s64 	%rd516, %rd513, %rd55;
	shl.b64 	%rd517, %rd516, 2;
	add.s64 	%rd518, %rd314, %rd517;
	st.global.u32 	[%rd518], %r353;
	add.s64 	%rd519, %rd516, %rd55;
	shl.b64 	%rd520, %rd519, 2;
	add.s64 	%rd521, %rd314, %rd520;
	st.global.u32 	[%rd521], %r354;
	add.s64 	%rd522, %rd519, %rd55;
	shl.b64 	%rd523, %rd522, 2;
	add.s64 	%rd524, %rd314, %rd523;
	st.global.u32 	[%rd524], %r355;
	add.s64 	%rd525, %rd513, %rd342;
	add.s64 	%rd526, %rd525, %rd329;
	shl.b64 	%rd527, %rd526, 2;
	add.s64 	%rd528, %rd314, %rd527;
	st.global.u32 	[%rd528], %r360;
	add.s64 	%rd529, %rd526, %rd55;
	shl.b64 	%rd530, %rd529, 2;
	add.s64 	%rd531, %rd314, %rd530;
	st.global.u32 	[%rd531], %r357;
	add.s64 	%rd532, %rd529, %rd55;
	shl.b64 	%rd533, %rd532, 2;
	add.s64 	%rd534, %rd314, %rd533;
	st.global.u32 	[%rd534], %r358;
	add.s64 	%rd535, %rd532, %rd55;
	shl.b64 	%rd536, %rd535, 2;
	add.s64 	%rd537, %rd314, %rd536;
	st.global.u32 	[%rd537], %r359;
	bra.uni 	BB18_54;

BB18_37:
	ld.param.u32 	%r1773, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r1772, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r1771, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2];
	setp.gt.u32	%p31, %r365, %r1771;
	sub.s32 	%r1731, %r1771, %r362;
	selp.b32	%r368, %r1731, 4, %p31;
	sub.s32 	%r1732, %r1772, %r363;
	setp.gt.u32	%p32, %r366, %r1772;
	selp.b32	%r369, %r1732, 4, %p32;
	sub.s32 	%r1733, %r1773, %r364;
	setp.gt.u32	%p33, %r367, %r1773;
	selp.b32	%r370, %r1733, 4, %p33;
	setp.eq.s32	%p34, %r370, 0;
	@%p34 bra 	BB18_54;

	ld.param.u32 	%r1782, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	add.u64 	%rd68, %SPL, 256;
	ld.param.u32 	%r1776, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r1775, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r1774, [_ZN5cuZFP11cudaDecode3IiLi64EEEvPyPT_5uint34int3S4_j_param_3];
	mul.lo.s32 	%r1735, %r369, %r1775;
	sub.s32 	%r1736, %r1782, %r1735;
	cvt.s64.s32	%rd59, %r1736;
	mov.u32 	%r1737, 4;
	sub.s32 	%r1738, %r1737, %r369;
	shl.b32 	%r1739, %r1738, 2;
	cvt.s64.s32	%rd60, %r1739;
	mul.lo.s32 	%r1740, %r368, %r1774;
	sub.s32 	%r1741, %r1775, %r1740;
	cvt.s64.s32	%rd61, %r1741;
	sub.s32 	%r1742, %r1737, %r368;
	cvt.s64.s32	%rd62, %r1742;
	mov.u32 	%r1743, -5;
	sub.s32 	%r1744, %r1743, %r362;
	not.b32 	%r1745, %r1776;
	max.u32 	%r1746, %r1745, %r1744;
	not.b32 	%r1747, %r1746;
	sub.s32 	%r371, %r1747, %r362;
	and.b32  	%r372, %r371, 3;
	mul.wide.s32 	%rd63, %r1774, 16;
	mul.wide.s32 	%rd64, %r1774, 4;
	mov.u32 	%r1734, 0;
	shl.b64 	%rd326, %rd59, 2;
	shl.b64 	%rd327, %rd60, 2;
	shl.b64 	%rd324, %rd61, 2;
	shl.b64 	%rd325, %rd62, 2;
	mov.u32 	%r1932, %r1734;

BB18_39:
	setp.eq.s32	%p35, %r369, 0;
	mov.u32 	%r1933, %r1734;
	@%p35 bra 	BB18_52;

BB18_40:
	setp.eq.s32	%p36, %r368, 0;
	@%p36 bra 	BB18_41;
	bra.uni 	BB18_42;

BB18_41:
	mov.u64 	%rd581, %rd67;
	mov.u64 	%rd582, %rd68;
	bra.uni 	BB18_51;

BB18_42:
	setp.eq.s32	%p37, %r372, 0;
	mov.u64 	%rd582, 0;
	mov.u32 	%r1937, 0;
	@%p37 bra 	BB18_43;
	bra.uni 	BB18_44;

BB18_43:
	mov.u64 	%rd581, %rd582;
	bra.uni 	BB18_49;

BB18_44:
	setp.eq.s32	%p38, %r372, 1;
	mov.u32 	%r1935, 0;
	@%p38 bra 	BB18_48;

	setp.eq.s32	%p39, %r372, 2;
	mov.u32 	%r1935, 1;
	@%p39 bra 	BB18_47;

	ld.local.u32 	%r1753, [%rd68];
	st.global.u32 	[%rd67], %r1753;
	shl.b64 	%rd318, %rd55, 2;
	add.s64 	%rd67, %rd67, %rd318;
	add.s64 	%rd68, %rd68, 4;
	mov.u32 	%r1935, 2;

BB18_47:
	ld.local.u32 	%r1754, [%rd68];
	st.global.u32 	[%rd67], %r1754;
	shl.b64 	%rd319, %rd55, 2;
	add.s64 	%rd67, %rd67, %rd319;
	add.s64 	%rd68, %rd68, 4;

BB18_48:
	ld.local.u32 	%r1755, [%rd68];
	st.global.u32 	[%rd67], %r1755;
	add.s32 	%r1937, %r1935, 1;
	shl.b64 	%rd320, %rd55, 2;
	add.s64 	%rd67, %rd67, %rd320;
	add.s64 	%rd68, %rd68, 4;
	mov.u64 	%rd582, %rd68;
	mov.u64 	%rd581, %rd67;

BB18_49:
	setp.lt.u32	%p40, %r371, 4;
	@%p40 bra 	BB18_51;

BB18_50:
	ld.local.u32 	%r1756, [%rd68];
	ld.local.u32 	%r1757, [%rd68+4];
	ld.local.u32 	%r1758, [%rd68+8];
	ld.local.u32 	%r1759, [%rd68+12];
	st.global.u32 	[%rd67], %r1756;
	add.s64 	%rd321, %rd67, %rd64;
	st.global.u32 	[%rd321], %r1757;
	add.s64 	%rd322, %rd321, %rd64;
	st.global.u32 	[%rd322], %r1758;
	add.s64 	%rd323, %rd322, %rd64;
	st.global.u32 	[%rd323], %r1759;
	add.s64 	%rd68, %rd68, 16;
	add.s64 	%rd581, %rd67, %rd63;
	add.s32 	%r1937, %r1937, 4;
	setp.lt.u32	%p41, %r1937, %r368;
	add.s64 	%rd67, %rd323, %rd64;
	mov.u64 	%rd582, %rd68;
	@%p41 bra 	BB18_50;

BB18_51:
	add.s64 	%rd67, %rd581, %rd324;
	add.s64 	%rd68, %rd582, %rd325;
	add.s32 	%r1933, %r1933, 1;
	setp.lt.u32	%p42, %r1933, %r369;
	@%p42 bra 	BB18_40;

BB18_52:
	add.s64 	%rd67, %rd67, %rd326;
	add.s64 	%rd68, %rd68, %rd327;
	add.s32 	%r1932, %r1932, 1;
	setp.lt.u32	%p43, %r1932, %r370;
	@%p43 bra 	BB18_39;

BB18_54:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj
.visible .entry _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj(
	.param .u64 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_1,
	.param .u32 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_2,
	.param .u32 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_3,
	.param .u32 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_4,
	.param .u32 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_5,
	.param .u32 _ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_6
)
{
	.local .align 16 .b8 	__local_depot19[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<31>;
	.reg .b32 	%r<198>;
	.reg .b64 	%rd<149>;


	mov.u64 	%SPL, __local_depot19;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd58, %SP, 16;
	mov.u32 	%r66, %ctaid.z;
	mov.u32 	%r67, %nctaid.y;
	mov.u32 	%r68, %ctaid.y;
	mad.lo.s32 	%r69, %r66, %r67, %r68;
	mov.u32 	%r70, %nctaid.x;
	mov.u32 	%r71, %ctaid.x;
	mad.lo.s32 	%r72, %r69, %r70, %r71;
	mov.u32 	%r73, %ntid.x;
	mul.wide.u32 	%rd59, %r72, %r73;
	mov.u32 	%r74, %tid.x;
	cvt.u64.u32	%rd60, %r74;
	add.s64 	%rd2, %rd59, %rd60;
	ld.param.u32 	%rd61, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_5];
	setp.ge.u64	%p5, %rd2, %rd61;
	@%p5 bra 	BB19_39;

	ld.param.u32 	%r162, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_6];
	ld.param.u64 	%rd113, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_0];
	cvta.to.global.u64 	%rd62, %rd113;
	cvt.u32.u64	%r85, %rd2;
	mul.lo.s32 	%r86, %r85, %r162;
	cvt.s64.s32	%rd63, %r86;
	shr.s64 	%rd64, %rd63, 6;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd134, %rd62, %rd65;
	and.b32  	%r182, %r86, 63;
	ld.global.u64 	%rd66, [%rd134];
	cvta.to.local.u64 	%rd68, %rd58;
	mov.u32 	%r188, 0;
	st.local.v4.u32 	[%rd68], {%r188, %r188, %r188, %r188};
	setp.eq.s32	%p6, %r162, 0;
	@%p6 bra 	BB19_2;

	shr.u64 	%rd133, %rd66, %r182;
	mov.u32 	%r170, 31;
	ld.param.u32 	%r177, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_6];
	mov.u32 	%r166, %r188;
	mov.u32 	%r167, %r188;
	mov.u32 	%r168, %r188;
	mov.u32 	%r169, %r188;
	mov.u32 	%r178, %r188;

BB19_4:
	min.u32 	%r10, %r178, %r177;
	mov.u32 	%r88, 64;
	sub.s32 	%r89, %r88, %r182;
	min.u32 	%r90, %r89, %r10;
	cvt.u64.u32	%rd7, %r90;
	shr.u64 	%rd126, %rd133, %r10;
	add.s32 	%r174, %r90, %r182;
	setp.lt.u32	%p7, %r10, %r89;
	@%p7 bra 	BB19_5;
	bra.uni 	BB19_6;

BB19_5:
	mov.u32 	%r175, %r188;
	bra.uni 	BB19_7;

BB19_6:
	cvt.u32.u64	%r92, %rd7;
	add.s64 	%rd9, %rd134, 8;
	ld.global.u64 	%rd126, [%rd134+8];
	sub.s32 	%r175, %r10, %r92;
	mov.u32 	%r174, 0;
	mov.u64 	%rd134, %rd9;

BB19_7:
	mov.u64 	%rd69, 1;
	shl.b64 	%rd70, %rd69, %r175;
	add.s64 	%rd71, %rd70, -1;
	and.b64  	%rd72, %rd71, %rd126;
	cvt.u32.u64	%r93, %rd7;
	shl.b64 	%rd73, %rd72, %r93;
	shl.b64 	%rd74, %rd69, %r93;
	add.s64 	%rd75, %rd74, -1;
	and.b64  	%rd76, %rd75, %rd133;
	add.s64 	%rd130, %rd73, %rd76;
	shr.u64 	%rd128, %rd126, %r175;
	add.s32 	%r182, %r175, %r174;
	sub.s32 	%r177, %r177, %r10;
	bra.uni 	BB19_8;

BB19_26:
	add.s32 	%r178, %r36, 1;
	mov.u64 	%rd123, 1;
	add.s32 	%r110, %r178, -1;
	shl.b64 	%rd80, %rd123, %r110;
	add.s64 	%rd130, %rd80, %rd130;

BB19_8:
	setp.eq.s32	%p9, %r177, 0;
	setp.gt.u32	%p10, %r178, 3;
	mov.pred 	%p29, 0;
	or.pred  	%p11, %p10, %p9;
	@%p11 bra 	BB19_9;

	add.s32 	%r182, %r182, 1;
	setp.gt.u32	%p12, %r182, 63;
	@%p12 bra 	BB19_12;
	bra.uni 	BB19_11;

BB19_12:
	add.s64 	%rd19, %rd134, 8;
	ld.global.u64 	%rd133, [%rd134+8];
	mov.u32 	%r182, 0;
	mov.u64 	%rd134, %rd19;
	bra.uni 	BB19_13;

BB19_9:
	mov.u64 	%rd133, %rd128;
	bra.uni 	BB19_14;

BB19_11:
	shr.u64 	%rd133, %rd128, 1;

BB19_13:
	and.b64  	%rd77, %rd128, 1;
	setp.eq.b64	%p29, %rd77, 1;
	add.s32 	%r177, %r177, -1;

BB19_14:
	@%p29 bra 	BB19_15;
	bra.uni 	BB19_19;

BB19_15:
	mov.u64 	%rd128, %rd133;

BB19_16:
	mov.u32 	%r36, %r178;
	setp.eq.s32	%p17, %r177, 0;
	setp.gt.u32	%p18, %r36, 2;
	mov.pred 	%p30, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB19_25;

	add.s32 	%r182, %r182, 1;
	setp.gt.u32	%p20, %r182, 63;
	@%p20 bra 	BB19_23;
	bra.uni 	BB19_18;

BB19_23:
	add.s64 	%rd28, %rd134, 8;
	ld.global.u64 	%rd137, [%rd134+8];
	mov.u32 	%r182, 0;
	mov.u64 	%rd134, %rd28;
	bra.uni 	BB19_24;

BB19_18:
	shr.u64 	%rd137, %rd128, 1;

BB19_24:
	and.b64  	%rd78, %rd128, 1;
	setp.eq.b64	%p21, %rd78, 1;
	not.pred 	%p30, %p21;
	add.s32 	%r177, %r177, -1;
	mov.u64 	%rd128, %rd137;

BB19_25:
	add.s32 	%r178, %r36, 1;
	@%p30 bra 	BB19_16;
	bra.uni 	BB19_26;

BB19_19:
	cvt.u32.u64	%r95, %rd130;
	and.b32  	%r96, %r95, 1;
	shl.b32 	%r97, %r96, %r170;
	add.s32 	%r169, %r169, %r97;
	bfe.u32 	%r98, %r95, 1, 1;
	shl.b32 	%r99, %r98, %r170;
	add.s32 	%r168, %r168, %r99;
	bfe.u32 	%r100, %r95, 2, 1;
	shl.b32 	%r101, %r100, %r170;
	add.s32 	%r167, %r167, %r101;
	bfe.u32 	%r102, %r95, 3, 1;
	shl.b32 	%r103, %r102, %r170;
	add.s32 	%r166, %r166, %r103;
	setp.ne.s32	%p13, %r177, 0;
	selp.b32	%r104, -1, 0, %p13;
	add.s32 	%r29, %r104, %r170;
	setp.ne.s32	%p14, %r170, 0;
	and.pred  	%p15, %p14, %p13;
	mov.u32 	%r170, %r29;
	@%p15 bra 	BB19_4;

	xor.b32  	%r105, %r169, -1431655766;
	add.s32 	%r191, %r105, 1431655766;
	xor.b32  	%r106, %r168, -1431655766;
	add.s32 	%r190, %r106, 1431655766;
	xor.b32  	%r107, %r167, -1431655766;
	add.s32 	%r189, %r107, 1431655766;
	xor.b32  	%r108, %r166, -1431655766;
	add.s32 	%r188, %r108, 1431655766;
	bra.uni 	BB19_21;

BB19_2:
	mov.u32 	%r189, %r188;
	mov.u32 	%r190, %r188;
	mov.u32 	%r191, %r188;

BB19_21:
	ld.param.u64 	%rd112, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_1];
	ld.param.u32 	%r157, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_2];
	ld.param.u32 	%r156, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_3];
	ld.const.u8 	%r111, [c_perm_1];
	mul.wide.u32 	%rd81, %r111, 4;
	add.u64 	%rd83, %SPL, 0;
	add.s64 	%rd84, %rd83, %rd81;
	st.local.u32 	[%rd84], %r191;
	ld.const.u8 	%r112, [c_perm_1+1];
	mul.wide.u32 	%rd85, %r112, 4;
	add.s64 	%rd86, %rd83, %rd85;
	st.local.u32 	[%rd86], %r190;
	ld.const.u8 	%r113, [c_perm_1+2];
	mul.wide.u32 	%rd87, %r113, 4;
	add.s64 	%rd88, %rd83, %rd87;
	st.local.u32 	[%rd88], %r189;
	ld.const.u8 	%r114, [c_perm_1+3];
	mul.wide.u32 	%rd89, %r114, 4;
	add.s64 	%rd90, %rd83, %rd89;
	st.local.u32 	[%rd90], %r188;
	ld.local.v4.u32 	{%r115, %r116, %r117, %r118}, [%rd83];
	shr.s32 	%r123, %r118, 1;
	add.s32 	%r124, %r123, %r116;
	shr.s32 	%r125, %r124, 1;
	sub.s32 	%r126, %r118, %r125;
	add.s32 	%r127, %r126, %r124;
	shl.b32 	%r128, %r126, 1;
	sub.s32 	%r129, %r128, %r127;
	add.s32 	%r130, %r117, %r115;
	shl.b32 	%r131, %r115, 1;
	sub.s32 	%r132, %r131, %r130;
	add.s32 	%r47, %r127, %r130;
	shl.b32 	%r133, %r130, 1;
	sub.s32 	%r48, %r133, %r47;
	add.s32 	%r49, %r129, %r132;
	shl.b32 	%r134, %r132, 1;
	sub.s32 	%r50, %r134, %r49;
	st.local.v2.u32 	[%rd83+8], {%r48, %r49};
	st.local.u32 	[%rd83+4], %r47;
	st.local.v4.u32 	[%rd68], {%r50, %r47, %r48, %r49};
	shl.b64 	%rd96, %rd2, 2;
	cvt.u32.u64	%r144, %rd96;
	and.b64  	%rd97, %rd96, 4294967292;
	cvt.s64.s32	%rd35, %r156;
	mul.lo.s64 	%rd36, %rd97, %rd35;
	add.s32 	%r145, %r144, 4;
	setp.gt.u32	%p22, %r145, %r157;
	cvta.to.global.u64 	%rd98, %rd112;
	shl.b64 	%rd99, %rd36, 2;
	add.s64 	%rd37, %rd98, %rd99;
	@%p22 bra 	BB19_27;
	bra.uni 	BB19_22;

BB19_27:
	ld.param.u32 	%r160, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_4];
	ld.param.u32 	%r159, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_2];
	add.s32 	%r146, %r159, 4;
	sub.s32 	%r51, %r146, %r160;
	setp.eq.s32	%p23, %r146, %r160;
	@%p23 bra 	BB19_39;

	add.u64 	%rd148, %SPL, 16;
	mov.u32 	%r195, 1;
	max.u32 	%r52, %r51, %r195;
	and.b32  	%r150, %r52, 3;
	mov.u32 	%r197, 0;
	setp.eq.s32	%p24, %r150, 0;
	@%p24 bra 	BB19_36;

	add.u64 	%rd144, %SPL, 16;
	setp.eq.s32	%p25, %r150, 1;
	@%p25 bra 	BB19_30;
	bra.uni 	BB19_31;

BB19_30:
	mov.u32 	%r195, %r197;
	bra.uni 	BB19_35;

BB19_22:
	ld.param.u32 	%r158, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_3];
	st.global.u32 	[%rd37], %r50;
	mul.wide.s32 	%rd100, %r158, 4;
	add.s64 	%rd101, %rd37, %rd100;
	st.global.u32 	[%rd101], %r47;
	add.s64 	%rd102, %rd101, %rd100;
	st.global.u32 	[%rd102], %r48;
	add.s64 	%rd103, %rd102, %rd100;
	st.global.u32 	[%rd103], %r49;
	bra.uni 	BB19_39;

BB19_31:
	add.u64 	%rd142, %SPL, 16;
	setp.eq.s32	%p26, %r150, 2;
	@%p26 bra 	BB19_32;
	bra.uni 	BB19_33;

BB19_32:
	mov.u32 	%r47, %r50;
	bra.uni 	BB19_34;

BB19_33:
	add.u64 	%rd121, %SPL, 16;
	st.global.u32 	[%rd37], %r50;
	add.s64 	%rd105, %rd36, %rd35;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd37, %rd98, %rd106;
	add.s64 	%rd142, %rd121, 4;
	mov.u32 	%r195, 2;

BB19_34:
	st.global.u32 	[%rd37], %r47;
	shl.b64 	%rd107, %rd35, 2;
	add.s64 	%rd37, %rd37, %rd107;
	add.s64 	%rd144, %rd142, 4;
	ld.local.u32 	%r50, [%rd142+4];

BB19_35:
	st.global.u32 	[%rd37], %r50;
	add.s64 	%rd148, %rd144, 4;
	add.s32 	%r197, %r195, 1;
	shl.b64 	%rd108, %rd35, 2;
	add.s64 	%rd37, %rd37, %rd108;

BB19_36:
	setp.lt.u32	%p27, %r52, 4;
	@%p27 bra 	BB19_39;

	ld.param.u32 	%r161, [_ZN5cuZFP11cudaDecode1IiEEvPyPT_jijjj_param_3];
	mul.wide.s32 	%rd51, %r161, 4;

BB19_38:
	ld.local.u32 	%r152, [%rd148];
	ld.local.u32 	%r153, [%rd148+4];
	ld.local.u32 	%r154, [%rd148+8];
	ld.local.u32 	%r155, [%rd148+12];
	st.global.u32 	[%rd37], %r152;
	add.s64 	%rd109, %rd37, %rd51;
	st.global.u32 	[%rd109], %r153;
	add.s64 	%rd110, %rd109, %rd51;
	st.global.u32 	[%rd110], %r154;
	add.s64 	%rd111, %rd110, %rd51;
	add.s64 	%rd37, %rd111, %rd51;
	st.global.u32 	[%rd111], %r155;
	add.s64 	%rd148, %rd148, 16;
	add.s32 	%r197, %r197, 4;
	setp.lt.u32	%p28, %r197, %r51;
	@%p28 bra 	BB19_38;

BB19_39:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j
.visible .entry _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_1,
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_2[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_4[8],
	.param .u32 _ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot20[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .b32 	%r<539>;
	.reg .b64 	%rd<269>;


	mov.u64 	%SPL, __local_depot20;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd83, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_0];
	ld.param.v2.u32 	{%r140, %r141}, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_2];
	ld.param.v2.u32 	{%r142, %r143}, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_3];
	ld.param.v2.u32 	{%r144, %r145}, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_4];
	ld.param.u32 	%r139, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_5];
	add.u64 	%rd85, %SP, 64;
	mov.u32 	%r146, %ctaid.z;
	mov.u32 	%r147, %nctaid.y;
	mov.u32 	%r148, %ctaid.y;
	mad.lo.s32 	%r149, %r146, %r147, %r148;
	mov.u32 	%r150, %nctaid.x;
	mov.u32 	%r151, %ctaid.x;
	mad.lo.s32 	%r152, %r149, %r150, %r151;
	mov.u32 	%r153, %ntid.x;
	mul.wide.u32 	%rd86, %r152, %r153;
	mov.u32 	%r154, %tid.x;
	cvt.u64.u32	%rd87, %r154;
	add.s64 	%rd2, %rd86, %rd87;
	mul.lo.s32 	%r155, %r144, %r145;
	shr.u32 	%r156, %r155, 4;
	cvt.u64.u32	%rd88, %r156;
	setp.ge.u64	%p5, %rd2, %rd88;
	@%p5 bra 	BB20_49;

	cvta.to.global.u64 	%rd89, %rd83;
	cvt.u32.u64	%r158, %rd2;
	mul.lo.s32 	%r159, %r158, %r139;
	cvt.s64.s32	%rd90, %r159;
	shr.s64 	%rd91, %rd90, 6;
	shl.b64 	%rd92, %rd91, 3;
	add.s64 	%rd244, %rd89, %rd92;
	ld.global.u64 	%rd93, [%rd244];
	cvta.to.local.u64 	%rd234, %rd85;
	mov.u32 	%r157, 0;
	mov.u32 	%r483, %r157;

BB20_2:
	st.local.u32 	[%rd234], %r157;
	add.s64 	%rd234, %rd234, 4;
	add.s32 	%r483, %r483, 1;
	setp.lt.u32	%p6, %r483, 16;
	@%p6 bra 	BB20_2;

	ld.param.u32 	%r478, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_5];
	setp.eq.s32	%p7, %r478, 0;
	mov.u32 	%r518, 0;
	mov.u32 	%r500, 31;
	@%p7 bra 	BB20_4;

	ld.param.u32 	%r507, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_5];
	cvt.u32.u64	%r481, %rd2;
	mul.lo.s32 	%r480, %r481, %r507;
	and.b32  	%r512, %r480, 63;
	shr.u64 	%rd245, %rd93, %r512;
	mov.u32 	%r484, %r518;
	mov.u32 	%r485, %r518;
	mov.u32 	%r486, %r518;
	mov.u32 	%r487, %r518;
	mov.u32 	%r488, %r518;
	mov.u32 	%r489, %r518;
	mov.u32 	%r490, %r518;
	mov.u32 	%r491, %r518;
	mov.u32 	%r492, %r518;
	mov.u32 	%r493, %r518;
	mov.u32 	%r494, %r518;
	mov.u32 	%r495, %r518;
	mov.u32 	%r496, %r518;
	mov.u32 	%r497, %r518;
	mov.u32 	%r498, %r518;
	mov.u32 	%r499, %r518;
	mov.u32 	%r508, %r518;

BB20_6:
	min.u32 	%r30, %r508, %r507;
	mov.u32 	%r196, 64;
	sub.s32 	%r197, %r196, %r512;
	min.u32 	%r198, %r197, %r30;
	cvt.u64.u32	%rd10, %r198;
	shr.u64 	%rd238, %rd245, %r30;
	add.s32 	%r504, %r198, %r512;
	setp.lt.u32	%p8, %r30, %r197;
	@%p8 bra 	BB20_7;
	bra.uni 	BB20_8;

BB20_7:
	mov.u32 	%r505, %r518;
	bra.uni 	BB20_9;

BB20_8:
	cvt.u32.u64	%r200, %rd10;
	add.s64 	%rd12, %rd244, 8;
	ld.global.u64 	%rd238, [%rd244+8];
	sub.s32 	%r505, %r30, %r200;
	mov.u32 	%r504, 0;
	mov.u64 	%rd244, %rd12;

BB20_9:
	mov.u64 	%rd95, 1;
	shl.b64 	%rd96, %rd95, %r505;
	add.s64 	%rd97, %rd96, -1;
	and.b64  	%rd98, %rd97, %rd238;
	cvt.u32.u64	%r201, %rd10;
	shl.b64 	%rd99, %rd98, %r201;
	shl.b64 	%rd100, %rd95, %r201;
	add.s64 	%rd101, %rd100, -1;
	and.b64  	%rd102, %rd101, %rd245;
	add.s64 	%rd241, %rd99, %rd102;
	shr.u64 	%rd240, %rd238, %r505;
	add.s32 	%r512, %r505, %r504;
	sub.s32 	%r507, %r507, %r30;
	bra.uni 	BB20_10;

BB20_28:
	add.s32 	%r508, %r80, 1;
	mov.u64 	%rd232, 1;
	add.s32 	%r254, %r508, -1;
	shl.b64 	%rd106, %rd232, %r254;
	add.s64 	%rd241, %rd106, %rd241;

BB20_10:
	setp.eq.s32	%p10, %r507, 0;
	setp.gt.u32	%p11, %r508, 15;
	mov.pred 	%p38, 0;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB20_11;

	add.s32 	%r512, %r512, 1;
	setp.gt.u32	%p13, %r512, 63;
	@%p13 bra 	BB20_14;
	bra.uni 	BB20_13;

BB20_14:
	add.s64 	%rd22, %rd244, 8;
	ld.global.u64 	%rd245, [%rd244+8];
	mov.u32 	%r512, 0;
	mov.u64 	%rd244, %rd22;
	bra.uni 	BB20_15;

BB20_11:
	mov.u64 	%rd245, %rd240;
	bra.uni 	BB20_16;

BB20_13:
	shr.u64 	%rd245, %rd240, 1;

BB20_15:
	and.b64  	%rd103, %rd240, 1;
	setp.eq.b64	%p38, %rd103, 1;
	add.s32 	%r507, %r507, -1;

BB20_16:
	@%p38 bra 	BB20_17;
	bra.uni 	BB20_21;

BB20_17:
	mov.u64 	%rd240, %rd245;

BB20_18:
	mov.u32 	%r80, %r508;
	setp.eq.s32	%p18, %r507, 0;
	setp.gt.u32	%p19, %r80, 14;
	mov.pred 	%p39, 0;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	BB20_27;

	add.s32 	%r512, %r512, 1;
	setp.gt.u32	%p21, %r512, 63;
	@%p21 bra 	BB20_25;
	bra.uni 	BB20_20;

BB20_25:
	add.s64 	%rd31, %rd244, 8;
	ld.global.u64 	%rd249, [%rd244+8];
	mov.u32 	%r512, 0;
	mov.u64 	%rd244, %rd31;
	bra.uni 	BB20_26;

BB20_20:
	shr.u64 	%rd249, %rd240, 1;

BB20_26:
	and.b64  	%rd104, %rd240, 1;
	setp.eq.b64	%p22, %rd104, 1;
	not.pred 	%p39, %p22;
	add.s32 	%r507, %r507, -1;
	mov.u64 	%rd240, %rd249;

BB20_27:
	add.s32 	%r508, %r80, 1;
	@%p39 bra 	BB20_18;
	bra.uni 	BB20_28;

BB20_21:
	cvt.u32.u64	%r203, %rd241;
	and.b32  	%r204, %r203, 1;
	shl.b32 	%r205, %r204, %r500;
	add.s32 	%r499, %r499, %r205;
	bfe.u32 	%r206, %r203, 1, 1;
	shl.b32 	%r207, %r206, %r500;
	add.s32 	%r498, %r498, %r207;
	bfe.u32 	%r208, %r203, 2, 1;
	shl.b32 	%r209, %r208, %r500;
	add.s32 	%r497, %r497, %r209;
	bfe.u32 	%r210, %r203, 3, 1;
	shl.b32 	%r211, %r210, %r500;
	add.s32 	%r496, %r496, %r211;
	bfe.u32 	%r212, %r203, 4, 1;
	shl.b32 	%r213, %r212, %r500;
	add.s32 	%r495, %r495, %r213;
	bfe.u32 	%r214, %r203, 5, 1;
	shl.b32 	%r215, %r214, %r500;
	add.s32 	%r494, %r494, %r215;
	bfe.u32 	%r216, %r203, 6, 1;
	shl.b32 	%r217, %r216, %r500;
	add.s32 	%r493, %r493, %r217;
	bfe.u32 	%r218, %r203, 7, 1;
	shl.b32 	%r219, %r218, %r500;
	add.s32 	%r492, %r492, %r219;
	bfe.u32 	%r220, %r203, 8, 1;
	shl.b32 	%r221, %r220, %r500;
	add.s32 	%r491, %r491, %r221;
	bfe.u32 	%r222, %r203, 9, 1;
	shl.b32 	%r223, %r222, %r500;
	add.s32 	%r490, %r490, %r223;
	bfe.u32 	%r224, %r203, 10, 1;
	shl.b32 	%r225, %r224, %r500;
	add.s32 	%r489, %r489, %r225;
	bfe.u32 	%r226, %r203, 11, 1;
	shl.b32 	%r227, %r226, %r500;
	add.s32 	%r488, %r488, %r227;
	bfe.u32 	%r228, %r203, 12, 1;
	shl.b32 	%r229, %r228, %r500;
	add.s32 	%r487, %r487, %r229;
	bfe.u32 	%r230, %r203, 13, 1;
	shl.b32 	%r231, %r230, %r500;
	add.s32 	%r486, %r486, %r231;
	bfe.u32 	%r232, %r203, 14, 1;
	shl.b32 	%r233, %r232, %r500;
	add.s32 	%r485, %r485, %r233;
	bfe.u32 	%r234, %r203, 15, 1;
	shl.b32 	%r235, %r234, %r500;
	add.s32 	%r484, %r484, %r235;
	setp.ne.s32	%p14, %r507, 0;
	selp.b32	%r236, -1, 0, %p14;
	add.s32 	%r61, %r236, %r500;
	setp.ne.s32	%p15, %r500, 0;
	and.pred  	%p16, %p15, %p14;
	mov.u32 	%r500, %r61;
	@%p16 bra 	BB20_6;

	xor.b32  	%r237, %r499, -1431655766;
	add.s32 	%r533, %r237, 1431655766;
	xor.b32  	%r238, %r498, -1431655766;
	add.s32 	%r532, %r238, 1431655766;
	xor.b32  	%r239, %r497, -1431655766;
	add.s32 	%r531, %r239, 1431655766;
	xor.b32  	%r240, %r496, -1431655766;
	add.s32 	%r530, %r240, 1431655766;
	xor.b32  	%r241, %r495, -1431655766;
	add.s32 	%r529, %r241, 1431655766;
	xor.b32  	%r242, %r494, -1431655766;
	add.s32 	%r528, %r242, 1431655766;
	xor.b32  	%r243, %r493, -1431655766;
	add.s32 	%r527, %r243, 1431655766;
	xor.b32  	%r244, %r492, -1431655766;
	add.s32 	%r526, %r244, 1431655766;
	xor.b32  	%r245, %r491, -1431655766;
	add.s32 	%r525, %r245, 1431655766;
	xor.b32  	%r246, %r490, -1431655766;
	add.s32 	%r524, %r246, 1431655766;
	xor.b32  	%r247, %r489, -1431655766;
	add.s32 	%r523, %r247, 1431655766;
	xor.b32  	%r248, %r488, -1431655766;
	add.s32 	%r522, %r248, 1431655766;
	xor.b32  	%r249, %r487, -1431655766;
	add.s32 	%r521, %r249, 1431655766;
	xor.b32  	%r250, %r486, -1431655766;
	add.s32 	%r520, %r250, 1431655766;
	xor.b32  	%r251, %r485, -1431655766;
	add.s32 	%r519, %r251, 1431655766;
	xor.b32  	%r252, %r484, -1431655766;
	add.s32 	%r518, %r252, 1431655766;
	bra.uni 	BB20_23;

BB20_4:
	mov.u32 	%r519, %r518;
	mov.u32 	%r520, %r518;
	mov.u32 	%r521, %r518;
	mov.u32 	%r522, %r518;
	mov.u32 	%r523, %r518;
	mov.u32 	%r524, %r518;
	mov.u32 	%r525, %r518;
	mov.u32 	%r526, %r518;
	mov.u32 	%r527, %r518;
	mov.u32 	%r528, %r518;
	mov.u32 	%r529, %r518;
	mov.u32 	%r530, %r518;
	mov.u32 	%r531, %r518;
	mov.u32 	%r532, %r518;
	mov.u32 	%r533, %r518;

BB20_23:
	add.u64 	%rd228, %SPL, 64;
	ld.const.u8 	%r255, [c_perm_2];
	mul.wide.u32 	%rd107, %r255, 4;
	add.u64 	%rd109, %SPL, 0;
	add.s64 	%rd110, %rd109, %rd107;
	st.local.u32 	[%rd110], %r533;
	ld.const.u8 	%r256, [c_perm_2+1];
	mul.wide.u32 	%rd111, %r256, 4;
	add.s64 	%rd112, %rd109, %rd111;
	st.local.u32 	[%rd112], %r532;
	ld.const.u8 	%r257, [c_perm_2+2];
	mul.wide.u32 	%rd113, %r257, 4;
	add.s64 	%rd114, %rd109, %rd113;
	st.local.u32 	[%rd114], %r531;
	ld.const.u8 	%r258, [c_perm_2+3];
	mul.wide.u32 	%rd115, %r258, 4;
	add.s64 	%rd116, %rd109, %rd115;
	st.local.u32 	[%rd116], %r530;
	ld.const.u8 	%r259, [c_perm_2+4];
	mul.wide.u32 	%rd117, %r259, 4;
	add.s64 	%rd118, %rd109, %rd117;
	st.local.u32 	[%rd118], %r529;
	ld.const.u8 	%r260, [c_perm_2+5];
	mul.wide.u32 	%rd119, %r260, 4;
	add.s64 	%rd120, %rd109, %rd119;
	st.local.u32 	[%rd120], %r528;
	ld.const.u8 	%r261, [c_perm_2+6];
	mul.wide.u32 	%rd121, %r261, 4;
	add.s64 	%rd122, %rd109, %rd121;
	st.local.u32 	[%rd122], %r527;
	ld.const.u8 	%r262, [c_perm_2+7];
	mul.wide.u32 	%rd123, %r262, 4;
	add.s64 	%rd124, %rd109, %rd123;
	st.local.u32 	[%rd124], %r526;
	ld.const.u8 	%r263, [c_perm_2+8];
	mul.wide.u32 	%rd125, %r263, 4;
	add.s64 	%rd126, %rd109, %rd125;
	st.local.u32 	[%rd126], %r525;
	ld.const.u8 	%r264, [c_perm_2+9];
	mul.wide.u32 	%rd127, %r264, 4;
	add.s64 	%rd128, %rd109, %rd127;
	st.local.u32 	[%rd128], %r524;
	ld.const.u8 	%r265, [c_perm_2+10];
	mul.wide.u32 	%rd129, %r265, 4;
	add.s64 	%rd130, %rd109, %rd129;
	st.local.u32 	[%rd130], %r523;
	ld.const.u8 	%r266, [c_perm_2+11];
	mul.wide.u32 	%rd131, %r266, 4;
	add.s64 	%rd132, %rd109, %rd131;
	st.local.u32 	[%rd132], %r522;
	ld.const.u8 	%r267, [c_perm_2+12];
	mul.wide.u32 	%rd133, %r267, 4;
	add.s64 	%rd134, %rd109, %rd133;
	st.local.u32 	[%rd134], %r521;
	ld.const.u8 	%r268, [c_perm_2+13];
	mul.wide.u32 	%rd135, %r268, 4;
	add.s64 	%rd136, %rd109, %rd135;
	st.local.u32 	[%rd136], %r520;
	ld.const.u8 	%r269, [c_perm_2+14];
	mul.wide.u32 	%rd137, %r269, 4;
	add.s64 	%rd138, %rd109, %rd137;
	st.local.u32 	[%rd138], %r519;
	ld.const.u8 	%r270, [c_perm_2+15];
	mul.wide.u32 	%rd139, %r270, 4;
	add.s64 	%rd140, %rd109, %rd139;
	st.local.u32 	[%rd140], %r518;
	ld.local.v4.u32 	{%r271, %r272, %r273, %r274}, [%rd109];
	ld.local.v4.u32 	{%r279, %r280, %r281, %r282}, [%rd109+16];
	ld.local.v4.u32 	{%r287, %r288, %r289, %r290}, [%rd109+32];
	ld.local.v4.u32 	{%r295, %r296, %r297, %r298}, [%rd109+48];
	shr.s32 	%r303, %r295, 1;
	add.s32 	%r304, %r303, %r279;
	shr.s32 	%r305, %r304, 1;
	sub.s32 	%r306, %r295, %r305;
	add.s32 	%r307, %r306, %r304;
	shl.b32 	%r308, %r306, 1;
	sub.s32 	%r309, %r308, %r307;
	add.s32 	%r310, %r287, %r271;
	shl.b32 	%r311, %r271, 1;
	sub.s32 	%r312, %r311, %r310;
	add.s32 	%r313, %r307, %r310;
	shl.b32 	%r314, %r310, 1;
	sub.s32 	%r315, %r314, %r313;
	add.s32 	%r316, %r309, %r312;
	shl.b32 	%r317, %r312, 1;
	sub.s32 	%r318, %r317, %r316;
	shr.s32 	%r319, %r296, 1;
	add.s32 	%r320, %r319, %r280;
	shr.s32 	%r321, %r320, 1;
	sub.s32 	%r322, %r296, %r321;
	add.s32 	%r323, %r322, %r320;
	shl.b32 	%r324, %r322, 1;
	sub.s32 	%r325, %r324, %r323;
	add.s32 	%r326, %r288, %r272;
	shl.b32 	%r327, %r272, 1;
	sub.s32 	%r328, %r327, %r326;
	add.s32 	%r329, %r323, %r326;
	shl.b32 	%r330, %r326, 1;
	sub.s32 	%r331, %r330, %r329;
	add.s32 	%r332, %r325, %r328;
	shl.b32 	%r333, %r328, 1;
	sub.s32 	%r334, %r333, %r332;
	shr.s32 	%r335, %r297, 1;
	add.s32 	%r336, %r335, %r281;
	shr.s32 	%r337, %r336, 1;
	sub.s32 	%r338, %r297, %r337;
	add.s32 	%r339, %r338, %r336;
	shl.b32 	%r340, %r338, 1;
	sub.s32 	%r341, %r340, %r339;
	add.s32 	%r342, %r289, %r273;
	shl.b32 	%r343, %r273, 1;
	sub.s32 	%r344, %r343, %r342;
	add.s32 	%r345, %r339, %r342;
	shl.b32 	%r346, %r342, 1;
	sub.s32 	%r347, %r346, %r345;
	add.s32 	%r348, %r341, %r344;
	shl.b32 	%r349, %r344, 1;
	sub.s32 	%r350, %r349, %r348;
	shr.s32 	%r351, %r298, 1;
	add.s32 	%r352, %r351, %r282;
	shr.s32 	%r353, %r352, 1;
	sub.s32 	%r354, %r298, %r353;
	add.s32 	%r355, %r354, %r352;
	shl.b32 	%r356, %r354, 1;
	sub.s32 	%r357, %r356, %r355;
	add.s32 	%r358, %r290, %r274;
	shl.b32 	%r359, %r274, 1;
	sub.s32 	%r360, %r359, %r358;
	add.s32 	%r361, %r355, %r358;
	shl.b32 	%r362, %r358, 1;
	sub.s32 	%r363, %r362, %r361;
	add.s32 	%r364, %r357, %r360;
	shl.b32 	%r365, %r360, 1;
	sub.s32 	%r366, %r365, %r364;
	shr.s32 	%r367, %r366, 1;
	add.s32 	%r368, %r367, %r334;
	shr.s32 	%r369, %r368, 1;
	sub.s32 	%r370, %r366, %r369;
	add.s32 	%r371, %r370, %r368;
	shl.b32 	%r372, %r370, 1;
	sub.s32 	%r373, %r372, %r371;
	add.s32 	%r374, %r350, %r318;
	shl.b32 	%r375, %r318, 1;
	sub.s32 	%r376, %r375, %r374;
	add.s32 	%r103, %r371, %r374;
	shl.b32 	%r377, %r374, 1;
	sub.s32 	%r104, %r377, %r103;
	add.s32 	%r105, %r373, %r376;
	shl.b32 	%r378, %r376, 1;
	sub.s32 	%r106, %r378, %r105;
	st.local.v2.u32 	[%rd109+8], {%r104, %r105};
	st.local.u32 	[%rd109+4], %r103;
	shr.s32 	%r379, %r361, 1;
	add.s32 	%r380, %r379, %r329;
	shr.s32 	%r381, %r380, 1;
	sub.s32 	%r382, %r361, %r381;
	add.s32 	%r383, %r382, %r380;
	shl.b32 	%r384, %r382, 1;
	sub.s32 	%r385, %r384, %r383;
	add.s32 	%r386, %r345, %r313;
	shl.b32 	%r387, %r313, 1;
	sub.s32 	%r388, %r387, %r386;
	add.s32 	%r107, %r383, %r386;
	shl.b32 	%r389, %r386, 1;
	sub.s32 	%r108, %r389, %r107;
	add.s32 	%r109, %r385, %r388;
	shl.b32 	%r390, %r388, 1;
	sub.s32 	%r110, %r390, %r109;
	st.local.v4.u32 	[%rd109+16], {%r110, %r107, %r108, %r109};
	shr.s32 	%r391, %r363, 1;
	add.s32 	%r392, %r391, %r331;
	shr.s32 	%r393, %r392, 1;
	sub.s32 	%r394, %r363, %r393;
	add.s32 	%r395, %r394, %r392;
	shl.b32 	%r396, %r394, 1;
	sub.s32 	%r397, %r396, %r395;
	add.s32 	%r398, %r347, %r315;
	shl.b32 	%r399, %r315, 1;
	sub.s32 	%r400, %r399, %r398;
	add.s32 	%r111, %r395, %r398;
	shl.b32 	%r401, %r398, 1;
	sub.s32 	%r112, %r401, %r111;
	add.s32 	%r113, %r397, %r400;
	shl.b32 	%r402, %r400, 1;
	sub.s32 	%r114, %r402, %r113;
	st.local.v4.u32 	[%rd109+32], {%r114, %r111, %r112, %r113};
	shr.s32 	%r403, %r364, 1;
	add.s32 	%r404, %r403, %r332;
	shr.s32 	%r405, %r404, 1;
	sub.s32 	%r406, %r364, %r405;
	add.s32 	%r407, %r406, %r404;
	shl.b32 	%r408, %r406, 1;
	sub.s32 	%r409, %r408, %r407;
	add.s32 	%r410, %r348, %r316;
	shl.b32 	%r411, %r316, 1;
	sub.s32 	%r412, %r411, %r410;
	add.s32 	%r115, %r407, %r410;
	shl.b32 	%r413, %r410, 1;
	sub.s32 	%r116, %r413, %r115;
	add.s32 	%r117, %r409, %r412;
	shl.b32 	%r414, %r412, 1;
	sub.s32 	%r118, %r414, %r117;
	st.local.v4.u32 	[%rd109+48], {%r118, %r115, %r116, %r117};
	add.u64 	%rd142, %SPL, 64;
	st.local.v4.u32 	[%rd142], {%r106, %r103, %r104, %r105};
	st.local.v4.u32 	[%rd228+16], {%r110, %r107, %r108, %r109};
	st.local.v4.u32 	[%rd228+32], {%r114, %r111, %r112, %r113};
	st.local.v4.u32 	[%rd228+48], {%r118, %r115, %r116, %r117};
	shr.u32 	%r415, %r144, 2;
	cvt.u64.u32	%rd38, %r415;
	and.b64  	%rd146, %rd2, -4294967296;
	setp.eq.s64	%p23, %rd146, 0;
	@%p23 bra 	BB20_29;

	div.u64 	%rd252, %rd2, %rd38;
	rem.u64 	%rd253, %rd2, %rd38;
	bra.uni 	BB20_30;

BB20_29:
	cvt.u32.u64	%r476, %rd2;
	cvt.u32.u64	%r434, %rd38;
	div.u32 	%r445, %r476, %r434;
	rem.u32 	%r446, %r476, %r434;
	cvt.u64.u32	%rd252, %r445;
	cvt.u64.u32	%rd253, %r446;

BB20_30:
	shl.b64 	%rd45, %rd253, 2;
	cvt.u32.u64	%r119, %rd45;
	shr.u32 	%r447, %r145, 2;
	cvt.u64.u32	%rd46, %r447;
	and.b64  	%rd153, %rd252, -4294967296;
	setp.eq.s64	%p24, %rd153, 0;
	@%p24 bra 	BB20_32;

	rem.u64 	%rd254, %rd252, %rd46;
	bra.uni 	BB20_33;

BB20_32:
	cvt.u32.u64	%r448, %rd46;
	cvt.u32.u64	%r449, %rd252;
	rem.u32 	%r450, %r449, %r448;
	cvt.u64.u32	%rd254, %r450;

BB20_33:
	ld.param.u64 	%rd227, [_ZN5cuZFP11cudaDecode2IiLi16EEEvPyPT_5uint24int2S4_j_param_1];
	shl.b64 	%rd154, %rd254, 2;
	cvt.u32.u64	%r120, %rd154;
	cvt.s64.s32	%rd50, %r142;
	mul.lo.s64 	%rd155, %rd45, %rd50;
	cvt.s64.s32	%rd156, %r143;
	mul.lo.s64 	%rd157, %rd154, %rd156;
	add.s64 	%rd51, %rd157, %rd155;
	add.s32 	%r121, %r120, 4;
	add.s32 	%r122, %r119, 4;
	setp.le.u32	%p25, %r122, %r140;
	setp.le.u32	%p26, %r121, %r141;
	and.pred  	%p27, %p26, %p25;
	cvta.to.global.u64 	%rd158, %rd227;
	shl.b64 	%rd159, %rd51, 2;
	add.s64 	%rd59, %rd158, %rd159;
	@%p27 bra 	BB20_48;
	bra.uni 	BB20_34;

BB20_48:
	shl.b32 	%r474, %r142, 2;
	sub.s32 	%r475, %r143, %r474;
	cvt.s64.s32	%rd174, %r475;
	add.s64 	%rd175, %rd50, %rd174;
	st.global.u32 	[%rd59], %r106;
	add.s64 	%rd177, %rd51, %rd50;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd179, %rd158, %rd178;
	st.global.u32 	[%rd179], %r103;
	add.s64 	%rd180, %rd177, %rd50;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd158, %rd181;
	st.global.u32 	[%rd182], %r104;
	add.s64 	%rd183, %rd180, %rd50;
	shl.b64 	%rd184, %rd183, 2;
	add.s64 	%rd185, %rd158, %rd184;
	st.global.u32 	[%rd185], %r105;
	mul.lo.s64 	%rd186, %rd50, 3;
	add.s64 	%rd187, %rd51, %rd186;
	add.s64 	%rd188, %rd187, %rd175;
	shl.b64 	%rd189, %rd188, 2;
	add.s64 	%rd190, %rd158, %rd189;
	st.global.u32 	[%rd190], %r110;
	add.s64 	%rd191, %rd188, %rd50;
	shl.b64 	%rd192, %rd191, 2;
	add.s64 	%rd193, %rd158, %rd192;
	st.global.u32 	[%rd193], %r107;
	add.s64 	%rd194, %rd191, %rd50;
	shl.b64 	%rd195, %rd194, 2;
	add.s64 	%rd196, %rd158, %rd195;
	st.global.u32 	[%rd196], %r108;
	add.s64 	%rd197, %rd194, %rd50;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd158, %rd198;
	st.global.u32 	[%rd199], %r109;
	add.s64 	%rd200, %rd188, %rd186;
	add.s64 	%rd201, %rd200, %rd175;
	shl.b64 	%rd202, %rd201, 2;
	add.s64 	%rd203, %rd158, %rd202;
	st.global.u32 	[%rd203], %r114;
	add.s64 	%rd204, %rd201, %rd50;
	shl.b64 	%rd205, %rd204, 2;
	add.s64 	%rd206, %rd158, %rd205;
	st.global.u32 	[%rd206], %r111;
	add.s64 	%rd207, %rd204, %rd50;
	shl.b64 	%rd208, %rd207, 2;
	add.s64 	%rd209, %rd158, %rd208;
	st.global.u32 	[%rd209], %r112;
	add.s64 	%rd210, %rd207, %rd50;
	shl.b64 	%rd211, %rd210, 2;
	add.s64 	%rd212, %rd158, %rd211;
	st.global.u32 	[%rd212], %r113;
	add.s64 	%rd213, %rd201, %rd186;
	add.s64 	%rd214, %rd213, %rd175;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd216, %rd158, %rd215;
	st.global.u32 	[%rd216], %r118;
	add.s64 	%rd217, %rd214, %rd50;
	shl.b64 	%rd218, %rd217, 2;
	add.s64 	%rd219, %rd158, %rd218;
	st.global.u32 	[%rd219], %r115;
	add.s64 	%rd220, %rd217, %rd50;
	shl.b64 	%rd221, %rd220, 2;
	add.s64 	%rd222, %rd158, %rd221;
	st.global.u32 	[%rd222], %r116;
	add.s64 	%rd223, %rd220, %rd50;
	shl.b64 	%rd224, %rd223, 2;
	add.s64 	%rd225, %rd158, %rd224;
	st.global.u32 	[%rd225], %r117;
	bra.uni 	BB20_49;

BB20_34:
	setp.gt.u32	%p28, %r122, %r140;
	sub.s32 	%r451, %r140, %r119;
	selp.b32	%r123, %r451, 4, %p28;
	sub.s32 	%r452, %r141, %r120;
	setp.gt.u32	%p29, %r121, %r141;
	selp.b32	%r124, %r452, 4, %p29;
	setp.eq.s32	%p30, %r124, 0;
	@%p30 bra 	BB20_49;

	add.u64 	%rd60, %SPL, 64;
	mul.lo.s32 	%r454, %r123, %r142;
	sub.s32 	%r455, %r143, %r454;
	cvt.s64.s32	%rd54, %r455;
	mov.u32 	%r456, 4;
	sub.s32 	%r457, %r456, %r123;
	cvt.s64.s32	%rd55, %r457;
	mov.u32 	%r458, -5;
	sub.s32 	%r459, %r458, %r119;
	not.b32 	%r460, %r140;
	max.u32 	%r461, %r460, %r459;
	not.b32 	%r462, %r461;
	sub.s32 	%r125, %r462, %r119;
	and.b32  	%r126, %r125, 3;
	add.s64 	%rd56, %rd50, %rd50;
	add.s64 	%rd57, %rd56, %rd50;
	add.s64 	%rd58, %rd57, %rd50;
	mov.u32 	%r534, 0;
	shl.b64 	%rd172, %rd54, 2;
	shl.b64 	%rd173, %rd55, 2;
	shl.b64 	%rd171, %rd58, 2;

BB20_36:
	setp.eq.s32	%p31, %r123, 0;
	@%p31 bra 	BB20_37;
	bra.uni 	BB20_38;

BB20_37:
	mov.u64 	%rd267, %rd59;
	mov.u64 	%rd268, %rd60;
	bra.uni 	BB20_47;

BB20_38:
	setp.eq.s32	%p32, %r126, 0;
	mov.u64 	%rd268, 0;
	mov.u32 	%r538, 0;
	@%p32 bra 	BB20_39;
	bra.uni 	BB20_40;

BB20_39:
	mov.u64 	%rd267, %rd268;
	bra.uni 	BB20_45;

BB20_40:
	setp.eq.s32	%p33, %r126, 1;
	mov.u32 	%r536, 0;
	@%p33 bra 	BB20_44;

	setp.eq.s32	%p34, %r126, 2;
	mov.u32 	%r536, 1;
	@%p34 bra 	BB20_43;

	ld.local.u32 	%r467, [%rd60];
	st.global.u32 	[%rd59], %r467;
	shl.b64 	%rd162, %rd50, 2;
	add.s64 	%rd59, %rd59, %rd162;
	add.s64 	%rd60, %rd60, 4;
	mov.u32 	%r536, 2;

BB20_43:
	ld.local.u32 	%r468, [%rd60];
	st.global.u32 	[%rd59], %r468;
	shl.b64 	%rd163, %rd50, 2;
	add.s64 	%rd59, %rd59, %rd163;
	add.s64 	%rd60, %rd60, 4;

BB20_44:
	ld.local.u32 	%r469, [%rd60];
	st.global.u32 	[%rd59], %r469;
	add.s32 	%r538, %r536, 1;
	shl.b64 	%rd164, %rd50, 2;
	add.s64 	%rd59, %rd59, %rd164;
	add.s64 	%rd60, %rd60, 4;
	mov.u64 	%rd268, %rd60;
	mov.u64 	%rd267, %rd59;

BB20_45:
	setp.lt.u32	%p35, %r125, 4;
	@%p35 bra 	BB20_47;

BB20_46:
	ld.local.u32 	%r470, [%rd60];
	ld.local.u32 	%r471, [%rd60+4];
	ld.local.u32 	%r472, [%rd60+8];
	ld.local.u32 	%r473, [%rd60+12];
	st.global.u32 	[%rd59], %r470;
	shl.b64 	%rd165, %rd50, 2;
	add.s64 	%rd166, %rd59, %rd165;
	st.global.u32 	[%rd166], %r471;
	shl.b64 	%rd167, %rd56, 2;
	add.s64 	%rd168, %rd59, %rd167;
	st.global.u32 	[%rd168], %r472;
	shl.b64 	%rd169, %rd57, 2;
	add.s64 	%rd170, %rd59, %rd169;
	st.global.u32 	[%rd170], %r473;
	add.s64 	%rd59, %rd59, %rd171;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r538, %r538, 4;
	setp.lt.u32	%p36, %r538, %r123;
	mov.u64 	%rd267, %rd59;
	mov.u64 	%rd268, %rd60;
	@%p36 bra 	BB20_46;

BB20_47:
	add.s64 	%rd59, %rd267, %rd172;
	add.s64 	%rd60, %rd268, %rd173;
	add.s32 	%r534, %r534, 1;
	setp.lt.u32	%p37, %r534, %r124;
	@%p37 bra 	BB20_36;

BB20_49:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j
.visible .entry _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_1,
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3[12],
	.param .align 4 .b8 _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4[12],
	.param .u32 _ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot21[1024];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<47>;
	.reg .b32 	%r<303>;
	.reg .b64 	%rd<2158>;


	mov.u64 	%SPL, __local_depot21;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd417, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_0];
	ld.param.u32 	%r67, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4+8];
	ld.param.u32 	%r4, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	ld.param.u32 	%r5, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4];
	ld.param.u32 	%r286, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_5];
	add.u64 	%rd419, %SP, 512;
	mov.u32 	%r68, %ctaid.z;
	mov.u32 	%r69, %nctaid.y;
	mov.u32 	%r70, %ctaid.y;
	mad.lo.s32 	%r71, %r68, %r69, %r70;
	mov.u32 	%r72, %nctaid.x;
	mov.u32 	%r73, %ctaid.x;
	mad.lo.s32 	%r74, %r71, %r72, %r73;
	mov.u32 	%r75, %ntid.x;
	mul.wide.u32 	%rd420, %r74, %r75;
	mov.u32 	%r76, %tid.x;
	cvt.u64.u32	%rd421, %r76;
	add.s64 	%rd2, %rd420, %rd421;
	mul.lo.s32 	%r77, %r5, %r4;
	mul.lo.s32 	%r78, %r77, %r67;
	shr.u32 	%r79, %r78, 6;
	cvt.u64.u32	%rd422, %r79;
	setp.ge.u64	%p5, %rd2, %rd422;
	@%p5 bra 	BB21_54;

	cvta.to.global.u64 	%rd423, %rd417;
	cvt.u32.u64	%r81, %rd2;
	mul.lo.s32 	%r82, %r81, %r286;
	cvt.s64.s32	%rd424, %r82;
	shr.s64 	%rd425, %rd424, 6;
	shl.b64 	%rd426, %rd425, 3;
	add.s64 	%rd2066, %rd423, %rd426;
	and.b32  	%r291, %r82, 63;
	ld.global.u64 	%rd427, [%rd2066];
	shr.u64 	%rd2067, %rd427, %r291;
	cvta.to.local.u64 	%rd1992, %rd419;
	mov.u32 	%r80, 0;
	mov.u32 	%r278, %r80;

BB21_2:
	st.local.v2.u32 	[%rd1992], {%r80, %r80};
	add.s64 	%rd1992, %rd1992, 8;
	add.s32 	%r278, %r278, 1;
	setp.lt.u32	%p6, %r278, 64;
	@%p6 bra 	BB21_2;

	setp.eq.s32	%p7, %r286, 0;
	mov.u32 	%r85, 0;
	mov.u32 	%r279, 63;
	mov.u64 	%rd1993, 0;
	@%p7 bra 	BB21_4;

	mov.u64 	%rd1994, %rd1993;
	mov.u64 	%rd1995, %rd1993;
	mov.u64 	%rd1996, %rd1993;
	mov.u64 	%rd1997, %rd1993;
	mov.u64 	%rd1998, %rd1993;
	mov.u64 	%rd1999, %rd1993;
	mov.u64 	%rd2000, %rd1993;
	mov.u64 	%rd2001, %rd1993;
	mov.u64 	%rd2002, %rd1993;
	mov.u64 	%rd2003, %rd1993;
	mov.u64 	%rd2004, %rd1993;
	mov.u64 	%rd2005, %rd1993;
	mov.u64 	%rd2006, %rd1993;
	mov.u64 	%rd2007, %rd1993;
	mov.u64 	%rd2008, %rd1993;
	mov.u64 	%rd2009, %rd1993;
	mov.u64 	%rd2010, %rd1993;
	mov.u64 	%rd2011, %rd1993;
	mov.u64 	%rd2012, %rd1993;
	mov.u64 	%rd2013, %rd1993;
	mov.u64 	%rd2014, %rd1993;
	mov.u64 	%rd2015, %rd1993;
	mov.u64 	%rd2016, %rd1993;
	mov.u64 	%rd2017, %rd1993;
	mov.u64 	%rd2018, %rd1993;
	mov.u64 	%rd2019, %rd1993;
	mov.u64 	%rd2020, %rd1993;
	mov.u64 	%rd2021, %rd1993;
	mov.u64 	%rd2022, %rd1993;
	mov.u64 	%rd2023, %rd1993;
	mov.u64 	%rd2024, %rd1993;
	mov.u64 	%rd2025, %rd1993;
	mov.u64 	%rd2026, %rd1993;
	mov.u64 	%rd2027, %rd1993;
	mov.u64 	%rd2028, %rd1993;
	mov.u64 	%rd2029, %rd1993;
	mov.u64 	%rd2030, %rd1993;
	mov.u64 	%rd2031, %rd1993;
	mov.u64 	%rd2032, %rd1993;
	mov.u64 	%rd2033, %rd1993;
	mov.u64 	%rd2034, %rd1993;
	mov.u64 	%rd2035, %rd1993;
	mov.u64 	%rd2036, %rd1993;
	mov.u64 	%rd2037, %rd1993;
	mov.u64 	%rd2038, %rd1993;
	mov.u64 	%rd2039, %rd1993;
	mov.u64 	%rd2040, %rd1993;
	mov.u64 	%rd2041, %rd1993;
	mov.u64 	%rd2042, %rd1993;
	mov.u64 	%rd2043, %rd1993;
	mov.u64 	%rd2044, %rd1993;
	mov.u64 	%rd2045, %rd1993;
	mov.u64 	%rd2046, %rd1993;
	mov.u64 	%rd2047, %rd1993;
	mov.u64 	%rd2048, %rd1993;
	mov.u64 	%rd2049, %rd1993;
	mov.u64 	%rd2050, %rd1993;
	mov.u64 	%rd2051, %rd1993;
	mov.u64 	%rd2052, %rd1993;
	mov.u64 	%rd2053, %rd1993;
	mov.u64 	%rd2054, %rd1993;
	mov.u64 	%rd2055, %rd1993;
	mov.u64 	%rd2056, %rd1993;
	mov.u32 	%r287, %r85;

BB21_6:
	min.u32 	%r16, %r287, %r286;
	mov.u32 	%r87, 64;
	sub.s32 	%r88, %r87, %r291;
	min.u32 	%r89, %r88, %r16;
	cvt.u64.u32	%rd74, %r89;
	shr.u64 	%rd2060, %rd2067, %r16;
	add.s32 	%r283, %r89, %r291;
	setp.lt.u32	%p8, %r16, %r88;
	@%p8 bra 	BB21_7;
	bra.uni 	BB21_8;

BB21_7:
	mov.u32 	%r284, %r85;
	bra.uni 	BB21_9;

BB21_8:
	cvt.u32.u64	%r91, %rd74;
	add.s64 	%rd76, %rd2066, 8;
	ld.global.u64 	%rd2060, [%rd2066+8];
	sub.s32 	%r284, %r16, %r91;
	mov.u32 	%r283, 0;
	mov.u64 	%rd2066, %rd76;

BB21_9:
	mov.u64 	%rd557, 1;
	shl.b64 	%rd558, %rd557, %r284;
	add.s64 	%rd559, %rd558, -1;
	and.b64  	%rd560, %rd559, %rd2060;
	cvt.u32.u64	%r92, %rd74;
	shl.b64 	%rd561, %rd560, %r92;
	shl.b64 	%rd562, %rd557, %r92;
	add.s64 	%rd563, %rd562, -1;
	and.b64  	%rd564, %rd563, %rd2067;
	add.s64 	%rd2063, %rd561, %rd564;
	shr.u64 	%rd2062, %rd2060, %r284;
	add.s32 	%r291, %r284, %r283;
	sub.s32 	%r286, %r286, %r16;
	bra.uni 	BB21_10;

BB21_28:
	add.s32 	%r287, %r34, 1;
	mov.u64 	%rd1990, 1;
	shl.b64 	%rd760, %rd1990, %r34;
	add.s64 	%rd2063, %rd760, %rd2063;

BB21_10:
	setp.eq.s32	%p10, %r286, 0;
	setp.gt.u32	%p11, %r287, 63;
	mov.pred 	%p45, 0;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB21_11;

	add.s32 	%r291, %r291, 1;
	setp.gt.u32	%p13, %r291, 63;
	@%p13 bra 	BB21_14;
	bra.uni 	BB21_13;

BB21_14:
	add.s64 	%rd86, %rd2066, 8;
	ld.global.u64 	%rd2067, [%rd2066+8];
	mov.u32 	%r291, 0;
	mov.u64 	%rd2066, %rd86;
	bra.uni 	BB21_15;

BB21_11:
	mov.u64 	%rd2067, %rd2062;
	bra.uni 	BB21_16;

BB21_13:
	shr.u64 	%rd2067, %rd2062, 1;

BB21_15:
	and.b64  	%rd565, %rd2062, 1;
	setp.eq.b64	%p45, %rd565, 1;
	add.s32 	%r286, %r286, -1;

BB21_16:
	@%p45 bra 	BB21_17;
	bra.uni 	BB21_21;

BB21_17:
	mov.u64 	%rd2062, %rd2067;

BB21_18:
	mov.u32 	%r34, %r287;
	setp.eq.s32	%p18, %r286, 0;
	setp.gt.u32	%p19, %r34, 62;
	mov.pred 	%p46, 0;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	BB21_27;

	add.s32 	%r291, %r291, 1;
	setp.gt.u32	%p21, %r291, 63;
	@%p21 bra 	BB21_25;
	bra.uni 	BB21_20;

BB21_25:
	add.s64 	%rd223, %rd2066, 8;
	ld.global.u64 	%rd2071, [%rd2066+8];
	mov.u32 	%r291, 0;
	mov.u64 	%rd2066, %rd223;
	bra.uni 	BB21_26;

BB21_20:
	shr.u64 	%rd2071, %rd2062, 1;

BB21_26:
	and.b64  	%rd758, %rd2062, 1;
	setp.eq.b64	%p22, %rd758, 1;
	not.pred 	%p46, %p22;
	add.s32 	%r286, %r286, -1;
	mov.u64 	%rd2062, %rd2071;

BB21_27:
	add.s32 	%r287, %r34, 1;
	@%p46 bra 	BB21_18;
	bra.uni 	BB21_28;

BB21_21:
	and.b64  	%rd566, %rd2063, 1;
	shl.b64 	%rd567, %rd566, %r279;
	add.s64 	%rd2056, %rd2056, %rd567;
	bfe.u64 	%rd568, %rd2063, 1, 1;
	shl.b64 	%rd569, %rd568, %r279;
	add.s64 	%rd2055, %rd2055, %rd569;
	bfe.u64 	%rd570, %rd2063, 2, 1;
	shl.b64 	%rd571, %rd570, %r279;
	add.s64 	%rd2054, %rd2054, %rd571;
	bfe.u64 	%rd572, %rd2063, 3, 1;
	shl.b64 	%rd573, %rd572, %r279;
	add.s64 	%rd2053, %rd2053, %rd573;
	bfe.u64 	%rd574, %rd2063, 4, 1;
	shl.b64 	%rd575, %rd574, %r279;
	add.s64 	%rd2052, %rd2052, %rd575;
	bfe.u64 	%rd576, %rd2063, 5, 1;
	shl.b64 	%rd577, %rd576, %r279;
	add.s64 	%rd2051, %rd2051, %rd577;
	bfe.u64 	%rd578, %rd2063, 6, 1;
	shl.b64 	%rd579, %rd578, %r279;
	add.s64 	%rd2050, %rd2050, %rd579;
	bfe.u64 	%rd580, %rd2063, 7, 1;
	shl.b64 	%rd581, %rd580, %r279;
	add.s64 	%rd2049, %rd2049, %rd581;
	bfe.u64 	%rd582, %rd2063, 8, 1;
	shl.b64 	%rd583, %rd582, %r279;
	add.s64 	%rd2048, %rd2048, %rd583;
	bfe.u64 	%rd584, %rd2063, 9, 1;
	shl.b64 	%rd585, %rd584, %r279;
	add.s64 	%rd2047, %rd2047, %rd585;
	bfe.u64 	%rd586, %rd2063, 10, 1;
	shl.b64 	%rd587, %rd586, %r279;
	add.s64 	%rd2046, %rd2046, %rd587;
	bfe.u64 	%rd588, %rd2063, 11, 1;
	shl.b64 	%rd589, %rd588, %r279;
	add.s64 	%rd2045, %rd2045, %rd589;
	bfe.u64 	%rd590, %rd2063, 12, 1;
	shl.b64 	%rd591, %rd590, %r279;
	add.s64 	%rd2044, %rd2044, %rd591;
	bfe.u64 	%rd592, %rd2063, 13, 1;
	shl.b64 	%rd593, %rd592, %r279;
	add.s64 	%rd2043, %rd2043, %rd593;
	bfe.u64 	%rd594, %rd2063, 14, 1;
	shl.b64 	%rd595, %rd594, %r279;
	add.s64 	%rd2042, %rd2042, %rd595;
	bfe.u64 	%rd596, %rd2063, 15, 1;
	shl.b64 	%rd597, %rd596, %r279;
	add.s64 	%rd2041, %rd2041, %rd597;
	bfe.u64 	%rd598, %rd2063, 16, 1;
	shl.b64 	%rd599, %rd598, %r279;
	add.s64 	%rd2040, %rd2040, %rd599;
	bfe.u64 	%rd600, %rd2063, 17, 1;
	shl.b64 	%rd601, %rd600, %r279;
	add.s64 	%rd2039, %rd2039, %rd601;
	bfe.u64 	%rd602, %rd2063, 18, 1;
	shl.b64 	%rd603, %rd602, %r279;
	add.s64 	%rd2038, %rd2038, %rd603;
	bfe.u64 	%rd604, %rd2063, 19, 1;
	shl.b64 	%rd605, %rd604, %r279;
	add.s64 	%rd2037, %rd2037, %rd605;
	bfe.u64 	%rd606, %rd2063, 20, 1;
	shl.b64 	%rd607, %rd606, %r279;
	add.s64 	%rd2036, %rd2036, %rd607;
	bfe.u64 	%rd608, %rd2063, 21, 1;
	shl.b64 	%rd609, %rd608, %r279;
	add.s64 	%rd2035, %rd2035, %rd609;
	bfe.u64 	%rd610, %rd2063, 22, 1;
	shl.b64 	%rd611, %rd610, %r279;
	add.s64 	%rd2034, %rd2034, %rd611;
	bfe.u64 	%rd612, %rd2063, 23, 1;
	shl.b64 	%rd613, %rd612, %r279;
	add.s64 	%rd2033, %rd2033, %rd613;
	bfe.u64 	%rd614, %rd2063, 24, 1;
	shl.b64 	%rd615, %rd614, %r279;
	add.s64 	%rd2032, %rd2032, %rd615;
	bfe.u64 	%rd616, %rd2063, 25, 1;
	shl.b64 	%rd617, %rd616, %r279;
	add.s64 	%rd2031, %rd2031, %rd617;
	bfe.u64 	%rd618, %rd2063, 26, 1;
	shl.b64 	%rd619, %rd618, %r279;
	add.s64 	%rd2030, %rd2030, %rd619;
	bfe.u64 	%rd620, %rd2063, 27, 1;
	shl.b64 	%rd621, %rd620, %r279;
	add.s64 	%rd2029, %rd2029, %rd621;
	bfe.u64 	%rd622, %rd2063, 28, 1;
	shl.b64 	%rd623, %rd622, %r279;
	add.s64 	%rd2028, %rd2028, %rd623;
	bfe.u64 	%rd624, %rd2063, 29, 1;
	shl.b64 	%rd625, %rd624, %r279;
	add.s64 	%rd2027, %rd2027, %rd625;
	bfe.u64 	%rd626, %rd2063, 30, 1;
	shl.b64 	%rd627, %rd626, %r279;
	add.s64 	%rd2026, %rd2026, %rd627;
	bfe.u64 	%rd628, %rd2063, 31, 1;
	shl.b64 	%rd629, %rd628, %r279;
	add.s64 	%rd2025, %rd2025, %rd629;
	bfe.u64 	%rd630, %rd2063, 32, 1;
	shl.b64 	%rd631, %rd630, %r279;
	add.s64 	%rd2024, %rd2024, %rd631;
	bfe.u64 	%rd632, %rd2063, 33, 1;
	shl.b64 	%rd633, %rd632, %r279;
	add.s64 	%rd2023, %rd2023, %rd633;
	bfe.u64 	%rd634, %rd2063, 34, 1;
	shl.b64 	%rd635, %rd634, %r279;
	add.s64 	%rd2022, %rd2022, %rd635;
	bfe.u64 	%rd636, %rd2063, 35, 1;
	shl.b64 	%rd637, %rd636, %r279;
	add.s64 	%rd2021, %rd2021, %rd637;
	bfe.u64 	%rd638, %rd2063, 36, 1;
	shl.b64 	%rd639, %rd638, %r279;
	add.s64 	%rd2020, %rd2020, %rd639;
	bfe.u64 	%rd640, %rd2063, 37, 1;
	shl.b64 	%rd641, %rd640, %r279;
	add.s64 	%rd2019, %rd2019, %rd641;
	bfe.u64 	%rd642, %rd2063, 38, 1;
	shl.b64 	%rd643, %rd642, %r279;
	add.s64 	%rd2018, %rd2018, %rd643;
	bfe.u64 	%rd644, %rd2063, 39, 1;
	shl.b64 	%rd645, %rd644, %r279;
	add.s64 	%rd2017, %rd2017, %rd645;
	bfe.u64 	%rd646, %rd2063, 40, 1;
	shl.b64 	%rd647, %rd646, %r279;
	add.s64 	%rd2016, %rd2016, %rd647;
	bfe.u64 	%rd648, %rd2063, 41, 1;
	shl.b64 	%rd649, %rd648, %r279;
	add.s64 	%rd2015, %rd2015, %rd649;
	bfe.u64 	%rd650, %rd2063, 42, 1;
	shl.b64 	%rd651, %rd650, %r279;
	add.s64 	%rd2014, %rd2014, %rd651;
	bfe.u64 	%rd652, %rd2063, 43, 1;
	shl.b64 	%rd653, %rd652, %r279;
	add.s64 	%rd2013, %rd2013, %rd653;
	bfe.u64 	%rd654, %rd2063, 44, 1;
	shl.b64 	%rd655, %rd654, %r279;
	add.s64 	%rd2012, %rd2012, %rd655;
	bfe.u64 	%rd656, %rd2063, 45, 1;
	shl.b64 	%rd657, %rd656, %r279;
	add.s64 	%rd2011, %rd2011, %rd657;
	bfe.u64 	%rd658, %rd2063, 46, 1;
	shl.b64 	%rd659, %rd658, %r279;
	add.s64 	%rd2010, %rd2010, %rd659;
	bfe.u64 	%rd660, %rd2063, 47, 1;
	shl.b64 	%rd661, %rd660, %r279;
	add.s64 	%rd2009, %rd2009, %rd661;
	bfe.u64 	%rd662, %rd2063, 48, 1;
	shl.b64 	%rd663, %rd662, %r279;
	add.s64 	%rd2008, %rd2008, %rd663;
	bfe.u64 	%rd664, %rd2063, 49, 1;
	shl.b64 	%rd665, %rd664, %r279;
	add.s64 	%rd2007, %rd2007, %rd665;
	bfe.u64 	%rd666, %rd2063, 50, 1;
	shl.b64 	%rd667, %rd666, %r279;
	add.s64 	%rd2006, %rd2006, %rd667;
	bfe.u64 	%rd668, %rd2063, 51, 1;
	shl.b64 	%rd669, %rd668, %r279;
	add.s64 	%rd2005, %rd2005, %rd669;
	bfe.u64 	%rd670, %rd2063, 52, 1;
	shl.b64 	%rd671, %rd670, %r279;
	add.s64 	%rd2004, %rd2004, %rd671;
	bfe.u64 	%rd672, %rd2063, 53, 1;
	shl.b64 	%rd673, %rd672, %r279;
	add.s64 	%rd2003, %rd2003, %rd673;
	bfe.u64 	%rd674, %rd2063, 54, 1;
	shl.b64 	%rd675, %rd674, %r279;
	add.s64 	%rd2002, %rd2002, %rd675;
	bfe.u64 	%rd676, %rd2063, 55, 1;
	shl.b64 	%rd677, %rd676, %r279;
	add.s64 	%rd2001, %rd2001, %rd677;
	bfe.u64 	%rd678, %rd2063, 56, 1;
	shl.b64 	%rd679, %rd678, %r279;
	add.s64 	%rd2000, %rd2000, %rd679;
	bfe.u64 	%rd680, %rd2063, 57, 1;
	shl.b64 	%rd681, %rd680, %r279;
	add.s64 	%rd1999, %rd1999, %rd681;
	bfe.u64 	%rd682, %rd2063, 58, 1;
	shl.b64 	%rd683, %rd682, %r279;
	add.s64 	%rd1998, %rd1998, %rd683;
	bfe.u64 	%rd684, %rd2063, 59, 1;
	shl.b64 	%rd685, %rd684, %r279;
	add.s64 	%rd1997, %rd1997, %rd685;
	bfe.u64 	%rd686, %rd2063, 60, 1;
	shl.b64 	%rd687, %rd686, %r279;
	add.s64 	%rd1996, %rd1996, %rd687;
	bfe.u64 	%rd688, %rd2063, 61, 1;
	shl.b64 	%rd689, %rd688, %r279;
	add.s64 	%rd1995, %rd1995, %rd689;
	bfe.u64 	%rd690, %rd2063, 62, 1;
	shl.b64 	%rd691, %rd690, %r279;
	add.s64 	%rd1994, %rd1994, %rd691;
	shr.u64 	%rd692, %rd2063, 63;
	shl.b64 	%rd693, %rd692, %r279;
	add.s64 	%rd1993, %rd1993, %rd693;
	setp.ne.s32	%p14, %r286, 0;
	selp.b32	%r94, -1, 0, %p14;
	add.s32 	%r31, %r94, %r279;
	setp.ne.s32	%p15, %r279, 0;
	and.pred  	%p16, %p15, %p14;
	mov.u32 	%r279, %r31;
	@%p16 bra 	BB21_6;

	xor.b64  	%rd694, %rd2056, -6148914691236517206;
	add.s64 	%rd2137, %rd694, 6148914691236517206;
	xor.b64  	%rd695, %rd2055, -6148914691236517206;
	add.s64 	%rd2136, %rd695, 6148914691236517206;
	xor.b64  	%rd696, %rd2054, -6148914691236517206;
	add.s64 	%rd2135, %rd696, 6148914691236517206;
	xor.b64  	%rd697, %rd2053, -6148914691236517206;
	add.s64 	%rd2134, %rd697, 6148914691236517206;
	xor.b64  	%rd698, %rd2052, -6148914691236517206;
	add.s64 	%rd2133, %rd698, 6148914691236517206;
	xor.b64  	%rd699, %rd2051, -6148914691236517206;
	add.s64 	%rd2132, %rd699, 6148914691236517206;
	xor.b64  	%rd700, %rd2050, -6148914691236517206;
	add.s64 	%rd2131, %rd700, 6148914691236517206;
	xor.b64  	%rd701, %rd2049, -6148914691236517206;
	add.s64 	%rd2130, %rd701, 6148914691236517206;
	xor.b64  	%rd702, %rd2048, -6148914691236517206;
	add.s64 	%rd2129, %rd702, 6148914691236517206;
	xor.b64  	%rd703, %rd2047, -6148914691236517206;
	add.s64 	%rd2128, %rd703, 6148914691236517206;
	xor.b64  	%rd704, %rd2046, -6148914691236517206;
	add.s64 	%rd2127, %rd704, 6148914691236517206;
	xor.b64  	%rd705, %rd2045, -6148914691236517206;
	add.s64 	%rd2126, %rd705, 6148914691236517206;
	xor.b64  	%rd706, %rd2044, -6148914691236517206;
	add.s64 	%rd2125, %rd706, 6148914691236517206;
	xor.b64  	%rd707, %rd2043, -6148914691236517206;
	add.s64 	%rd2124, %rd707, 6148914691236517206;
	xor.b64  	%rd708, %rd2042, -6148914691236517206;
	add.s64 	%rd2123, %rd708, 6148914691236517206;
	xor.b64  	%rd709, %rd2041, -6148914691236517206;
	add.s64 	%rd2122, %rd709, 6148914691236517206;
	xor.b64  	%rd710, %rd2040, -6148914691236517206;
	add.s64 	%rd2121, %rd710, 6148914691236517206;
	xor.b64  	%rd711, %rd2039, -6148914691236517206;
	add.s64 	%rd2120, %rd711, 6148914691236517206;
	xor.b64  	%rd712, %rd2038, -6148914691236517206;
	add.s64 	%rd2119, %rd712, 6148914691236517206;
	xor.b64  	%rd713, %rd2037, -6148914691236517206;
	add.s64 	%rd2118, %rd713, 6148914691236517206;
	xor.b64  	%rd714, %rd2036, -6148914691236517206;
	add.s64 	%rd2117, %rd714, 6148914691236517206;
	xor.b64  	%rd715, %rd2035, -6148914691236517206;
	add.s64 	%rd2116, %rd715, 6148914691236517206;
	xor.b64  	%rd716, %rd2034, -6148914691236517206;
	add.s64 	%rd2115, %rd716, 6148914691236517206;
	xor.b64  	%rd717, %rd2033, -6148914691236517206;
	add.s64 	%rd2114, %rd717, 6148914691236517206;
	xor.b64  	%rd718, %rd2032, -6148914691236517206;
	add.s64 	%rd2113, %rd718, 6148914691236517206;
	xor.b64  	%rd719, %rd2031, -6148914691236517206;
	add.s64 	%rd2112, %rd719, 6148914691236517206;
	xor.b64  	%rd720, %rd2030, -6148914691236517206;
	add.s64 	%rd2111, %rd720, 6148914691236517206;
	xor.b64  	%rd721, %rd2029, -6148914691236517206;
	add.s64 	%rd2110, %rd721, 6148914691236517206;
	xor.b64  	%rd722, %rd2028, -6148914691236517206;
	add.s64 	%rd2109, %rd722, 6148914691236517206;
	xor.b64  	%rd723, %rd2027, -6148914691236517206;
	add.s64 	%rd2108, %rd723, 6148914691236517206;
	xor.b64  	%rd724, %rd2026, -6148914691236517206;
	add.s64 	%rd2107, %rd724, 6148914691236517206;
	xor.b64  	%rd725, %rd2025, -6148914691236517206;
	add.s64 	%rd2106, %rd725, 6148914691236517206;
	xor.b64  	%rd726, %rd2024, -6148914691236517206;
	add.s64 	%rd2105, %rd726, 6148914691236517206;
	xor.b64  	%rd727, %rd2023, -6148914691236517206;
	add.s64 	%rd2104, %rd727, 6148914691236517206;
	xor.b64  	%rd728, %rd2022, -6148914691236517206;
	add.s64 	%rd2103, %rd728, 6148914691236517206;
	xor.b64  	%rd729, %rd2021, -6148914691236517206;
	add.s64 	%rd2102, %rd729, 6148914691236517206;
	xor.b64  	%rd730, %rd2020, -6148914691236517206;
	add.s64 	%rd2101, %rd730, 6148914691236517206;
	xor.b64  	%rd731, %rd2019, -6148914691236517206;
	add.s64 	%rd2100, %rd731, 6148914691236517206;
	xor.b64  	%rd732, %rd2018, -6148914691236517206;
	add.s64 	%rd2099, %rd732, 6148914691236517206;
	xor.b64  	%rd733, %rd2017, -6148914691236517206;
	add.s64 	%rd2098, %rd733, 6148914691236517206;
	xor.b64  	%rd734, %rd2016, -6148914691236517206;
	add.s64 	%rd2097, %rd734, 6148914691236517206;
	xor.b64  	%rd735, %rd2015, -6148914691236517206;
	add.s64 	%rd2096, %rd735, 6148914691236517206;
	xor.b64  	%rd736, %rd2014, -6148914691236517206;
	add.s64 	%rd2095, %rd736, 6148914691236517206;
	xor.b64  	%rd737, %rd2013, -6148914691236517206;
	add.s64 	%rd2094, %rd737, 6148914691236517206;
	xor.b64  	%rd738, %rd2012, -6148914691236517206;
	add.s64 	%rd2093, %rd738, 6148914691236517206;
	xor.b64  	%rd739, %rd2011, -6148914691236517206;
	add.s64 	%rd2092, %rd739, 6148914691236517206;
	xor.b64  	%rd740, %rd2010, -6148914691236517206;
	add.s64 	%rd2091, %rd740, 6148914691236517206;
	xor.b64  	%rd741, %rd2009, -6148914691236517206;
	add.s64 	%rd2090, %rd741, 6148914691236517206;
	xor.b64  	%rd742, %rd2008, -6148914691236517206;
	add.s64 	%rd2089, %rd742, 6148914691236517206;
	xor.b64  	%rd743, %rd2007, -6148914691236517206;
	add.s64 	%rd2088, %rd743, 6148914691236517206;
	xor.b64  	%rd744, %rd2006, -6148914691236517206;
	add.s64 	%rd2087, %rd744, 6148914691236517206;
	xor.b64  	%rd745, %rd2005, -6148914691236517206;
	add.s64 	%rd2086, %rd745, 6148914691236517206;
	xor.b64  	%rd746, %rd2004, -6148914691236517206;
	add.s64 	%rd2085, %rd746, 6148914691236517206;
	xor.b64  	%rd747, %rd2003, -6148914691236517206;
	add.s64 	%rd2084, %rd747, 6148914691236517206;
	xor.b64  	%rd748, %rd2002, -6148914691236517206;
	add.s64 	%rd2083, %rd748, 6148914691236517206;
	xor.b64  	%rd749, %rd2001, -6148914691236517206;
	add.s64 	%rd2082, %rd749, 6148914691236517206;
	xor.b64  	%rd750, %rd2000, -6148914691236517206;
	add.s64 	%rd2081, %rd750, 6148914691236517206;
	xor.b64  	%rd751, %rd1999, -6148914691236517206;
	add.s64 	%rd2080, %rd751, 6148914691236517206;
	xor.b64  	%rd752, %rd1998, -6148914691236517206;
	add.s64 	%rd2079, %rd752, 6148914691236517206;
	xor.b64  	%rd753, %rd1997, -6148914691236517206;
	add.s64 	%rd2078, %rd753, 6148914691236517206;
	xor.b64  	%rd754, %rd1996, -6148914691236517206;
	add.s64 	%rd2077, %rd754, 6148914691236517206;
	xor.b64  	%rd755, %rd1995, -6148914691236517206;
	add.s64 	%rd2076, %rd755, 6148914691236517206;
	xor.b64  	%rd756, %rd1994, -6148914691236517206;
	add.s64 	%rd2075, %rd756, 6148914691236517206;
	xor.b64  	%rd757, %rd1993, -6148914691236517206;
	add.s64 	%rd1993, %rd757, 6148914691236517206;
	bra.uni 	BB21_23;

BB21_4:
	mov.u64 	%rd2075, %rd1993;
	mov.u64 	%rd2076, %rd1993;
	mov.u64 	%rd2077, %rd1993;
	mov.u64 	%rd2078, %rd1993;
	mov.u64 	%rd2079, %rd1993;
	mov.u64 	%rd2080, %rd1993;
	mov.u64 	%rd2081, %rd1993;
	mov.u64 	%rd2082, %rd1993;
	mov.u64 	%rd2083, %rd1993;
	mov.u64 	%rd2084, %rd1993;
	mov.u64 	%rd2085, %rd1993;
	mov.u64 	%rd2086, %rd1993;
	mov.u64 	%rd2087, %rd1993;
	mov.u64 	%rd2088, %rd1993;
	mov.u64 	%rd2089, %rd1993;
	mov.u64 	%rd2090, %rd1993;
	mov.u64 	%rd2091, %rd1993;
	mov.u64 	%rd2092, %rd1993;
	mov.u64 	%rd2093, %rd1993;
	mov.u64 	%rd2094, %rd1993;
	mov.u64 	%rd2095, %rd1993;
	mov.u64 	%rd2096, %rd1993;
	mov.u64 	%rd2097, %rd1993;
	mov.u64 	%rd2098, %rd1993;
	mov.u64 	%rd2099, %rd1993;
	mov.u64 	%rd2100, %rd1993;
	mov.u64 	%rd2101, %rd1993;
	mov.u64 	%rd2102, %rd1993;
	mov.u64 	%rd2103, %rd1993;
	mov.u64 	%rd2104, %rd1993;
	mov.u64 	%rd2105, %rd1993;
	mov.u64 	%rd2106, %rd1993;
	mov.u64 	%rd2107, %rd1993;
	mov.u64 	%rd2108, %rd1993;
	mov.u64 	%rd2109, %rd1993;
	mov.u64 	%rd2110, %rd1993;
	mov.u64 	%rd2111, %rd1993;
	mov.u64 	%rd2112, %rd1993;
	mov.u64 	%rd2113, %rd1993;
	mov.u64 	%rd2114, %rd1993;
	mov.u64 	%rd2115, %rd1993;
	mov.u64 	%rd2116, %rd1993;
	mov.u64 	%rd2117, %rd1993;
	mov.u64 	%rd2118, %rd1993;
	mov.u64 	%rd2119, %rd1993;
	mov.u64 	%rd2120, %rd1993;
	mov.u64 	%rd2121, %rd1993;
	mov.u64 	%rd2122, %rd1993;
	mov.u64 	%rd2123, %rd1993;
	mov.u64 	%rd2124, %rd1993;
	mov.u64 	%rd2125, %rd1993;
	mov.u64 	%rd2126, %rd1993;
	mov.u64 	%rd2127, %rd1993;
	mov.u64 	%rd2128, %rd1993;
	mov.u64 	%rd2129, %rd1993;
	mov.u64 	%rd2130, %rd1993;
	mov.u64 	%rd2131, %rd1993;
	mov.u64 	%rd2132, %rd1993;
	mov.u64 	%rd2133, %rd1993;
	mov.u64 	%rd2134, %rd1993;
	mov.u64 	%rd2135, %rd1993;
	mov.u64 	%rd2136, %rd1993;
	mov.u64 	%rd2137, %rd1993;

BB21_23:
	ld.param.u32 	%r276, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4];
	add.u64 	%rd1988, %SPL, 512;
	ld.const.u8 	%r96, [c_perm];
	mul.wide.u32 	%rd761, %r96, 8;
	add.u64 	%rd763, %SPL, 0;
	add.s64 	%rd764, %rd763, %rd761;
	st.local.u64 	[%rd764], %rd2137;
	ld.const.u8 	%r97, [c_perm+1];
	mul.wide.u32 	%rd765, %r97, 8;
	add.s64 	%rd766, %rd763, %rd765;
	st.local.u64 	[%rd766], %rd2136;
	ld.const.u8 	%r98, [c_perm+2];
	mul.wide.u32 	%rd767, %r98, 8;
	add.s64 	%rd768, %rd763, %rd767;
	st.local.u64 	[%rd768], %rd2135;
	ld.const.u8 	%r99, [c_perm+3];
	mul.wide.u32 	%rd769, %r99, 8;
	add.s64 	%rd770, %rd763, %rd769;
	st.local.u64 	[%rd770], %rd2134;
	ld.const.u8 	%r100, [c_perm+4];
	mul.wide.u32 	%rd771, %r100, 8;
	add.s64 	%rd772, %rd763, %rd771;
	st.local.u64 	[%rd772], %rd2133;
	ld.const.u8 	%r101, [c_perm+5];
	mul.wide.u32 	%rd773, %r101, 8;
	add.s64 	%rd774, %rd763, %rd773;
	st.local.u64 	[%rd774], %rd2132;
	ld.const.u8 	%r102, [c_perm+6];
	mul.wide.u32 	%rd775, %r102, 8;
	add.s64 	%rd776, %rd763, %rd775;
	st.local.u64 	[%rd776], %rd2131;
	ld.const.u8 	%r103, [c_perm+7];
	mul.wide.u32 	%rd777, %r103, 8;
	add.s64 	%rd778, %rd763, %rd777;
	st.local.u64 	[%rd778], %rd2130;
	ld.const.u8 	%r104, [c_perm+8];
	mul.wide.u32 	%rd779, %r104, 8;
	add.s64 	%rd780, %rd763, %rd779;
	st.local.u64 	[%rd780], %rd2129;
	ld.const.u8 	%r105, [c_perm+9];
	mul.wide.u32 	%rd781, %r105, 8;
	add.s64 	%rd782, %rd763, %rd781;
	st.local.u64 	[%rd782], %rd2128;
	ld.const.u8 	%r106, [c_perm+10];
	mul.wide.u32 	%rd783, %r106, 8;
	add.s64 	%rd784, %rd763, %rd783;
	st.local.u64 	[%rd784], %rd2127;
	ld.const.u8 	%r107, [c_perm+11];
	mul.wide.u32 	%rd785, %r107, 8;
	add.s64 	%rd786, %rd763, %rd785;
	st.local.u64 	[%rd786], %rd2126;
	ld.const.u8 	%r108, [c_perm+12];
	mul.wide.u32 	%rd787, %r108, 8;
	add.s64 	%rd788, %rd763, %rd787;
	st.local.u64 	[%rd788], %rd2125;
	ld.const.u8 	%r109, [c_perm+13];
	mul.wide.u32 	%rd789, %r109, 8;
	add.s64 	%rd790, %rd763, %rd789;
	st.local.u64 	[%rd790], %rd2124;
	ld.const.u8 	%r110, [c_perm+14];
	mul.wide.u32 	%rd791, %r110, 8;
	add.s64 	%rd792, %rd763, %rd791;
	st.local.u64 	[%rd792], %rd2123;
	ld.const.u8 	%r111, [c_perm+15];
	mul.wide.u32 	%rd793, %r111, 8;
	add.s64 	%rd794, %rd763, %rd793;
	st.local.u64 	[%rd794], %rd2122;
	ld.const.u8 	%r112, [c_perm+16];
	mul.wide.u32 	%rd795, %r112, 8;
	add.s64 	%rd796, %rd763, %rd795;
	st.local.u64 	[%rd796], %rd2121;
	ld.const.u8 	%r113, [c_perm+17];
	mul.wide.u32 	%rd797, %r113, 8;
	add.s64 	%rd798, %rd763, %rd797;
	st.local.u64 	[%rd798], %rd2120;
	ld.const.u8 	%r114, [c_perm+18];
	mul.wide.u32 	%rd799, %r114, 8;
	add.s64 	%rd800, %rd763, %rd799;
	st.local.u64 	[%rd800], %rd2119;
	ld.const.u8 	%r115, [c_perm+19];
	mul.wide.u32 	%rd801, %r115, 8;
	add.s64 	%rd802, %rd763, %rd801;
	st.local.u64 	[%rd802], %rd2118;
	ld.const.u8 	%r116, [c_perm+20];
	mul.wide.u32 	%rd803, %r116, 8;
	add.s64 	%rd804, %rd763, %rd803;
	st.local.u64 	[%rd804], %rd2117;
	ld.const.u8 	%r117, [c_perm+21];
	mul.wide.u32 	%rd805, %r117, 8;
	add.s64 	%rd806, %rd763, %rd805;
	st.local.u64 	[%rd806], %rd2116;
	ld.const.u8 	%r118, [c_perm+22];
	mul.wide.u32 	%rd807, %r118, 8;
	add.s64 	%rd808, %rd763, %rd807;
	st.local.u64 	[%rd808], %rd2115;
	ld.const.u8 	%r119, [c_perm+23];
	mul.wide.u32 	%rd809, %r119, 8;
	add.s64 	%rd810, %rd763, %rd809;
	st.local.u64 	[%rd810], %rd2114;
	ld.const.u8 	%r120, [c_perm+24];
	mul.wide.u32 	%rd811, %r120, 8;
	add.s64 	%rd812, %rd763, %rd811;
	st.local.u64 	[%rd812], %rd2113;
	ld.const.u8 	%r121, [c_perm+25];
	mul.wide.u32 	%rd813, %r121, 8;
	add.s64 	%rd814, %rd763, %rd813;
	st.local.u64 	[%rd814], %rd2112;
	ld.const.u8 	%r122, [c_perm+26];
	mul.wide.u32 	%rd815, %r122, 8;
	add.s64 	%rd816, %rd763, %rd815;
	st.local.u64 	[%rd816], %rd2111;
	ld.const.u8 	%r123, [c_perm+27];
	mul.wide.u32 	%rd817, %r123, 8;
	add.s64 	%rd818, %rd763, %rd817;
	st.local.u64 	[%rd818], %rd2110;
	ld.const.u8 	%r124, [c_perm+28];
	mul.wide.u32 	%rd819, %r124, 8;
	add.s64 	%rd820, %rd763, %rd819;
	st.local.u64 	[%rd820], %rd2109;
	ld.const.u8 	%r125, [c_perm+29];
	mul.wide.u32 	%rd821, %r125, 8;
	add.s64 	%rd822, %rd763, %rd821;
	st.local.u64 	[%rd822], %rd2108;
	ld.const.u8 	%r126, [c_perm+30];
	mul.wide.u32 	%rd823, %r126, 8;
	add.s64 	%rd824, %rd763, %rd823;
	st.local.u64 	[%rd824], %rd2107;
	ld.const.u8 	%r127, [c_perm+31];
	mul.wide.u32 	%rd825, %r127, 8;
	add.s64 	%rd826, %rd763, %rd825;
	st.local.u64 	[%rd826], %rd2106;
	ld.const.u8 	%r128, [c_perm+32];
	mul.wide.u32 	%rd827, %r128, 8;
	add.s64 	%rd828, %rd763, %rd827;
	st.local.u64 	[%rd828], %rd2105;
	ld.const.u8 	%r129, [c_perm+33];
	mul.wide.u32 	%rd829, %r129, 8;
	add.s64 	%rd830, %rd763, %rd829;
	st.local.u64 	[%rd830], %rd2104;
	ld.const.u8 	%r130, [c_perm+34];
	mul.wide.u32 	%rd831, %r130, 8;
	add.s64 	%rd832, %rd763, %rd831;
	st.local.u64 	[%rd832], %rd2103;
	ld.const.u8 	%r131, [c_perm+35];
	mul.wide.u32 	%rd833, %r131, 8;
	add.s64 	%rd834, %rd763, %rd833;
	st.local.u64 	[%rd834], %rd2102;
	ld.const.u8 	%r132, [c_perm+36];
	mul.wide.u32 	%rd835, %r132, 8;
	add.s64 	%rd836, %rd763, %rd835;
	st.local.u64 	[%rd836], %rd2101;
	ld.const.u8 	%r133, [c_perm+37];
	mul.wide.u32 	%rd837, %r133, 8;
	add.s64 	%rd838, %rd763, %rd837;
	st.local.u64 	[%rd838], %rd2100;
	ld.const.u8 	%r134, [c_perm+38];
	mul.wide.u32 	%rd839, %r134, 8;
	add.s64 	%rd840, %rd763, %rd839;
	st.local.u64 	[%rd840], %rd2099;
	ld.const.u8 	%r135, [c_perm+39];
	mul.wide.u32 	%rd841, %r135, 8;
	add.s64 	%rd842, %rd763, %rd841;
	st.local.u64 	[%rd842], %rd2098;
	ld.const.u8 	%r136, [c_perm+40];
	mul.wide.u32 	%rd843, %r136, 8;
	add.s64 	%rd844, %rd763, %rd843;
	st.local.u64 	[%rd844], %rd2097;
	ld.const.u8 	%r137, [c_perm+41];
	mul.wide.u32 	%rd845, %r137, 8;
	add.s64 	%rd846, %rd763, %rd845;
	st.local.u64 	[%rd846], %rd2096;
	ld.const.u8 	%r138, [c_perm+42];
	mul.wide.u32 	%rd847, %r138, 8;
	add.s64 	%rd848, %rd763, %rd847;
	st.local.u64 	[%rd848], %rd2095;
	ld.const.u8 	%r139, [c_perm+43];
	mul.wide.u32 	%rd849, %r139, 8;
	add.s64 	%rd850, %rd763, %rd849;
	st.local.u64 	[%rd850], %rd2094;
	ld.const.u8 	%r140, [c_perm+44];
	mul.wide.u32 	%rd851, %r140, 8;
	add.s64 	%rd852, %rd763, %rd851;
	st.local.u64 	[%rd852], %rd2093;
	ld.const.u8 	%r141, [c_perm+45];
	mul.wide.u32 	%rd853, %r141, 8;
	add.s64 	%rd854, %rd763, %rd853;
	st.local.u64 	[%rd854], %rd2092;
	ld.const.u8 	%r142, [c_perm+46];
	mul.wide.u32 	%rd855, %r142, 8;
	add.s64 	%rd856, %rd763, %rd855;
	st.local.u64 	[%rd856], %rd2091;
	ld.const.u8 	%r143, [c_perm+47];
	mul.wide.u32 	%rd857, %r143, 8;
	add.s64 	%rd858, %rd763, %rd857;
	st.local.u64 	[%rd858], %rd2090;
	ld.const.u8 	%r144, [c_perm+48];
	mul.wide.u32 	%rd859, %r144, 8;
	add.s64 	%rd860, %rd763, %rd859;
	st.local.u64 	[%rd860], %rd2089;
	ld.const.u8 	%r145, [c_perm+49];
	mul.wide.u32 	%rd861, %r145, 8;
	add.s64 	%rd862, %rd763, %rd861;
	st.local.u64 	[%rd862], %rd2088;
	ld.const.u8 	%r146, [c_perm+50];
	mul.wide.u32 	%rd863, %r146, 8;
	add.s64 	%rd864, %rd763, %rd863;
	st.local.u64 	[%rd864], %rd2087;
	ld.const.u8 	%r147, [c_perm+51];
	mul.wide.u32 	%rd865, %r147, 8;
	add.s64 	%rd866, %rd763, %rd865;
	st.local.u64 	[%rd866], %rd2086;
	ld.const.u8 	%r148, [c_perm+52];
	mul.wide.u32 	%rd867, %r148, 8;
	add.s64 	%rd868, %rd763, %rd867;
	st.local.u64 	[%rd868], %rd2085;
	ld.const.u8 	%r149, [c_perm+53];
	mul.wide.u32 	%rd869, %r149, 8;
	add.s64 	%rd870, %rd763, %rd869;
	st.local.u64 	[%rd870], %rd2084;
	ld.const.u8 	%r150, [c_perm+54];
	mul.wide.u32 	%rd871, %r150, 8;
	add.s64 	%rd872, %rd763, %rd871;
	st.local.u64 	[%rd872], %rd2083;
	ld.const.u8 	%r151, [c_perm+55];
	mul.wide.u32 	%rd873, %r151, 8;
	add.s64 	%rd874, %rd763, %rd873;
	st.local.u64 	[%rd874], %rd2082;
	ld.const.u8 	%r152, [c_perm+56];
	mul.wide.u32 	%rd875, %r152, 8;
	add.s64 	%rd876, %rd763, %rd875;
	st.local.u64 	[%rd876], %rd2081;
	ld.const.u8 	%r153, [c_perm+57];
	mul.wide.u32 	%rd877, %r153, 8;
	add.s64 	%rd878, %rd763, %rd877;
	st.local.u64 	[%rd878], %rd2080;
	ld.const.u8 	%r154, [c_perm+58];
	mul.wide.u32 	%rd879, %r154, 8;
	add.s64 	%rd880, %rd763, %rd879;
	st.local.u64 	[%rd880], %rd2079;
	ld.const.u8 	%r155, [c_perm+59];
	mul.wide.u32 	%rd881, %r155, 8;
	add.s64 	%rd882, %rd763, %rd881;
	st.local.u64 	[%rd882], %rd2078;
	ld.const.u8 	%r156, [c_perm+60];
	mul.wide.u32 	%rd883, %r156, 8;
	add.s64 	%rd884, %rd763, %rd883;
	st.local.u64 	[%rd884], %rd2077;
	ld.const.u8 	%r157, [c_perm+61];
	mul.wide.u32 	%rd885, %r157, 8;
	add.s64 	%rd886, %rd763, %rd885;
	st.local.u64 	[%rd886], %rd2076;
	ld.const.u8 	%r158, [c_perm+62];
	mul.wide.u32 	%rd887, %r158, 8;
	add.s64 	%rd888, %rd763, %rd887;
	st.local.u64 	[%rd888], %rd2075;
	ld.const.u8 	%r159, [c_perm+63];
	mul.wide.u32 	%rd889, %r159, 8;
	add.s64 	%rd890, %rd763, %rd889;
	st.local.u64 	[%rd890], %rd1993;
	ld.local.v2.u64 	{%rd891, %rd892}, [%rd763];
	ld.local.v2.u64 	{%rd895, %rd896}, [%rd763+128];
	ld.local.v2.u64 	{%rd899, %rd900}, [%rd763+256];
	ld.local.v2.u64 	{%rd903, %rd904}, [%rd763+384];
	shr.s64 	%rd907, %rd903, 1;
	add.s64 	%rd908, %rd907, %rd895;
	shr.s64 	%rd909, %rd908, 1;
	sub.s64 	%rd910, %rd903, %rd909;
	add.s64 	%rd911, %rd910, %rd908;
	shl.b64 	%rd912, %rd910, 1;
	sub.s64 	%rd913, %rd912, %rd911;
	add.s64 	%rd914, %rd899, %rd891;
	shl.b64 	%rd915, %rd891, 1;
	sub.s64 	%rd916, %rd915, %rd914;
	add.s64 	%rd917, %rd911, %rd914;
	shl.b64 	%rd918, %rd914, 1;
	sub.s64 	%rd919, %rd918, %rd917;
	add.s64 	%rd920, %rd913, %rd916;
	shl.b64 	%rd921, %rd916, 1;
	sub.s64 	%rd922, %rd921, %rd920;
	shr.s64 	%rd923, %rd904, 1;
	add.s64 	%rd924, %rd923, %rd896;
	shr.s64 	%rd925, %rd924, 1;
	sub.s64 	%rd926, %rd904, %rd925;
	add.s64 	%rd927, %rd926, %rd924;
	shl.b64 	%rd928, %rd926, 1;
	sub.s64 	%rd929, %rd928, %rd927;
	add.s64 	%rd930, %rd900, %rd892;
	shl.b64 	%rd931, %rd892, 1;
	sub.s64 	%rd932, %rd931, %rd930;
	add.s64 	%rd933, %rd927, %rd930;
	shl.b64 	%rd934, %rd930, 1;
	sub.s64 	%rd935, %rd934, %rd933;
	add.s64 	%rd936, %rd929, %rd932;
	shl.b64 	%rd937, %rd932, 1;
	sub.s64 	%rd938, %rd937, %rd936;
	ld.local.v2.u64 	{%rd939, %rd940}, [%rd763+16];
	ld.local.v2.u64 	{%rd943, %rd944}, [%rd763+144];
	ld.local.v2.u64 	{%rd947, %rd948}, [%rd763+272];
	ld.local.v2.u64 	{%rd951, %rd952}, [%rd763+400];
	shr.s64 	%rd955, %rd951, 1;
	add.s64 	%rd956, %rd955, %rd943;
	shr.s64 	%rd957, %rd956, 1;
	sub.s64 	%rd958, %rd951, %rd957;
	add.s64 	%rd959, %rd958, %rd956;
	shl.b64 	%rd960, %rd958, 1;
	sub.s64 	%rd961, %rd960, %rd959;
	add.s64 	%rd962, %rd947, %rd939;
	shl.b64 	%rd963, %rd939, 1;
	sub.s64 	%rd964, %rd963, %rd962;
	add.s64 	%rd965, %rd959, %rd962;
	shl.b64 	%rd966, %rd962, 1;
	sub.s64 	%rd967, %rd966, %rd965;
	add.s64 	%rd968, %rd961, %rd964;
	shl.b64 	%rd969, %rd964, 1;
	sub.s64 	%rd970, %rd969, %rd968;
	shr.s64 	%rd971, %rd952, 1;
	add.s64 	%rd972, %rd971, %rd944;
	shr.s64 	%rd973, %rd972, 1;
	sub.s64 	%rd974, %rd952, %rd973;
	add.s64 	%rd975, %rd974, %rd972;
	shl.b64 	%rd976, %rd974, 1;
	sub.s64 	%rd977, %rd976, %rd975;
	add.s64 	%rd978, %rd948, %rd940;
	shl.b64 	%rd979, %rd940, 1;
	sub.s64 	%rd980, %rd979, %rd978;
	add.s64 	%rd981, %rd975, %rd978;
	shl.b64 	%rd982, %rd978, 1;
	sub.s64 	%rd983, %rd982, %rd981;
	add.s64 	%rd984, %rd977, %rd980;
	shl.b64 	%rd985, %rd980, 1;
	sub.s64 	%rd986, %rd985, %rd984;
	ld.local.v2.u64 	{%rd987, %rd988}, [%rd763+32];
	ld.local.v2.u64 	{%rd991, %rd992}, [%rd763+160];
	ld.local.v2.u64 	{%rd995, %rd996}, [%rd763+288];
	ld.local.v2.u64 	{%rd999, %rd1000}, [%rd763+416];
	shr.s64 	%rd1003, %rd999, 1;
	add.s64 	%rd1004, %rd1003, %rd991;
	shr.s64 	%rd1005, %rd1004, 1;
	sub.s64 	%rd1006, %rd999, %rd1005;
	add.s64 	%rd1007, %rd1006, %rd1004;
	shl.b64 	%rd1008, %rd1006, 1;
	sub.s64 	%rd1009, %rd1008, %rd1007;
	add.s64 	%rd1010, %rd995, %rd987;
	shl.b64 	%rd1011, %rd987, 1;
	sub.s64 	%rd1012, %rd1011, %rd1010;
	add.s64 	%rd1013, %rd1007, %rd1010;
	shl.b64 	%rd1014, %rd1010, 1;
	sub.s64 	%rd1015, %rd1014, %rd1013;
	add.s64 	%rd1016, %rd1009, %rd1012;
	shl.b64 	%rd1017, %rd1012, 1;
	sub.s64 	%rd1018, %rd1017, %rd1016;
	shr.s64 	%rd1019, %rd1000, 1;
	add.s64 	%rd1020, %rd1019, %rd992;
	shr.s64 	%rd1021, %rd1020, 1;
	sub.s64 	%rd1022, %rd1000, %rd1021;
	add.s64 	%rd1023, %rd1022, %rd1020;
	shl.b64 	%rd1024, %rd1022, 1;
	sub.s64 	%rd1025, %rd1024, %rd1023;
	add.s64 	%rd1026, %rd996, %rd988;
	shl.b64 	%rd1027, %rd988, 1;
	sub.s64 	%rd1028, %rd1027, %rd1026;
	add.s64 	%rd1029, %rd1023, %rd1026;
	shl.b64 	%rd1030, %rd1026, 1;
	sub.s64 	%rd1031, %rd1030, %rd1029;
	add.s64 	%rd1032, %rd1025, %rd1028;
	shl.b64 	%rd1033, %rd1028, 1;
	sub.s64 	%rd1034, %rd1033, %rd1032;
	ld.local.v2.u64 	{%rd1035, %rd1036}, [%rd763+48];
	ld.local.v2.u64 	{%rd1039, %rd1040}, [%rd763+176];
	ld.local.v2.u64 	{%rd1043, %rd1044}, [%rd763+304];
	ld.local.v2.u64 	{%rd1047, %rd1048}, [%rd763+432];
	shr.s64 	%rd1051, %rd1047, 1;
	add.s64 	%rd1052, %rd1051, %rd1039;
	shr.s64 	%rd1053, %rd1052, 1;
	sub.s64 	%rd1054, %rd1047, %rd1053;
	add.s64 	%rd1055, %rd1054, %rd1052;
	shl.b64 	%rd1056, %rd1054, 1;
	sub.s64 	%rd1057, %rd1056, %rd1055;
	add.s64 	%rd1058, %rd1043, %rd1035;
	shl.b64 	%rd1059, %rd1035, 1;
	sub.s64 	%rd1060, %rd1059, %rd1058;
	add.s64 	%rd1061, %rd1055, %rd1058;
	shl.b64 	%rd1062, %rd1058, 1;
	sub.s64 	%rd1063, %rd1062, %rd1061;
	add.s64 	%rd1064, %rd1057, %rd1060;
	shl.b64 	%rd1065, %rd1060, 1;
	sub.s64 	%rd1066, %rd1065, %rd1064;
	shr.s64 	%rd1067, %rd1048, 1;
	add.s64 	%rd1068, %rd1067, %rd1040;
	shr.s64 	%rd1069, %rd1068, 1;
	sub.s64 	%rd1070, %rd1048, %rd1069;
	add.s64 	%rd1071, %rd1070, %rd1068;
	shl.b64 	%rd1072, %rd1070, 1;
	sub.s64 	%rd1073, %rd1072, %rd1071;
	add.s64 	%rd1074, %rd1044, %rd1036;
	shl.b64 	%rd1075, %rd1036, 1;
	sub.s64 	%rd1076, %rd1075, %rd1074;
	add.s64 	%rd1077, %rd1071, %rd1074;
	shl.b64 	%rd1078, %rd1074, 1;
	sub.s64 	%rd1079, %rd1078, %rd1077;
	add.s64 	%rd1080, %rd1073, %rd1076;
	shl.b64 	%rd1081, %rd1076, 1;
	sub.s64 	%rd1082, %rd1081, %rd1080;
	ld.local.v2.u64 	{%rd1083, %rd1084}, [%rd763+64];
	ld.local.v2.u64 	{%rd1087, %rd1088}, [%rd763+192];
	ld.local.v2.u64 	{%rd1091, %rd1092}, [%rd763+320];
	ld.local.v2.u64 	{%rd1095, %rd1096}, [%rd763+448];
	shr.s64 	%rd1099, %rd1095, 1;
	add.s64 	%rd1100, %rd1099, %rd1087;
	shr.s64 	%rd1101, %rd1100, 1;
	sub.s64 	%rd1102, %rd1095, %rd1101;
	add.s64 	%rd1103, %rd1102, %rd1100;
	shl.b64 	%rd1104, %rd1102, 1;
	sub.s64 	%rd1105, %rd1104, %rd1103;
	add.s64 	%rd1106, %rd1091, %rd1083;
	shl.b64 	%rd1107, %rd1083, 1;
	sub.s64 	%rd1108, %rd1107, %rd1106;
	add.s64 	%rd1109, %rd1103, %rd1106;
	shl.b64 	%rd1110, %rd1106, 1;
	sub.s64 	%rd1111, %rd1110, %rd1109;
	add.s64 	%rd1112, %rd1105, %rd1108;
	shl.b64 	%rd1113, %rd1108, 1;
	sub.s64 	%rd1114, %rd1113, %rd1112;
	shr.s64 	%rd1115, %rd1096, 1;
	add.s64 	%rd1116, %rd1115, %rd1088;
	shr.s64 	%rd1117, %rd1116, 1;
	sub.s64 	%rd1118, %rd1096, %rd1117;
	add.s64 	%rd1119, %rd1118, %rd1116;
	shl.b64 	%rd1120, %rd1118, 1;
	sub.s64 	%rd1121, %rd1120, %rd1119;
	add.s64 	%rd1122, %rd1092, %rd1084;
	shl.b64 	%rd1123, %rd1084, 1;
	sub.s64 	%rd1124, %rd1123, %rd1122;
	add.s64 	%rd1125, %rd1119, %rd1122;
	shl.b64 	%rd1126, %rd1122, 1;
	sub.s64 	%rd1127, %rd1126, %rd1125;
	add.s64 	%rd1128, %rd1121, %rd1124;
	shl.b64 	%rd1129, %rd1124, 1;
	sub.s64 	%rd1130, %rd1129, %rd1128;
	ld.local.v2.u64 	{%rd1131, %rd1132}, [%rd763+80];
	ld.local.v2.u64 	{%rd1135, %rd1136}, [%rd763+208];
	ld.local.v2.u64 	{%rd1139, %rd1140}, [%rd763+336];
	ld.local.v2.u64 	{%rd1143, %rd1144}, [%rd763+464];
	shr.s64 	%rd1147, %rd1143, 1;
	add.s64 	%rd1148, %rd1147, %rd1135;
	shr.s64 	%rd1149, %rd1148, 1;
	sub.s64 	%rd1150, %rd1143, %rd1149;
	add.s64 	%rd1151, %rd1150, %rd1148;
	shl.b64 	%rd1152, %rd1150, 1;
	sub.s64 	%rd1153, %rd1152, %rd1151;
	add.s64 	%rd1154, %rd1139, %rd1131;
	shl.b64 	%rd1155, %rd1131, 1;
	sub.s64 	%rd1156, %rd1155, %rd1154;
	add.s64 	%rd1157, %rd1151, %rd1154;
	shl.b64 	%rd1158, %rd1154, 1;
	sub.s64 	%rd1159, %rd1158, %rd1157;
	add.s64 	%rd1160, %rd1153, %rd1156;
	shl.b64 	%rd1161, %rd1156, 1;
	sub.s64 	%rd1162, %rd1161, %rd1160;
	shr.s64 	%rd1163, %rd1144, 1;
	add.s64 	%rd1164, %rd1163, %rd1136;
	shr.s64 	%rd1165, %rd1164, 1;
	sub.s64 	%rd1166, %rd1144, %rd1165;
	add.s64 	%rd1167, %rd1166, %rd1164;
	shl.b64 	%rd1168, %rd1166, 1;
	sub.s64 	%rd1169, %rd1168, %rd1167;
	add.s64 	%rd1170, %rd1140, %rd1132;
	shl.b64 	%rd1171, %rd1132, 1;
	sub.s64 	%rd1172, %rd1171, %rd1170;
	add.s64 	%rd1173, %rd1167, %rd1170;
	shl.b64 	%rd1174, %rd1170, 1;
	sub.s64 	%rd1175, %rd1174, %rd1173;
	add.s64 	%rd1176, %rd1169, %rd1172;
	shl.b64 	%rd1177, %rd1172, 1;
	sub.s64 	%rd1178, %rd1177, %rd1176;
	ld.local.v2.u64 	{%rd1179, %rd1180}, [%rd763+96];
	ld.local.v2.u64 	{%rd1183, %rd1184}, [%rd763+224];
	ld.local.v2.u64 	{%rd1187, %rd1188}, [%rd763+352];
	ld.local.v2.u64 	{%rd1191, %rd1192}, [%rd763+480];
	shr.s64 	%rd1195, %rd1191, 1;
	add.s64 	%rd1196, %rd1195, %rd1183;
	shr.s64 	%rd1197, %rd1196, 1;
	sub.s64 	%rd1198, %rd1191, %rd1197;
	add.s64 	%rd1199, %rd1198, %rd1196;
	shl.b64 	%rd1200, %rd1198, 1;
	sub.s64 	%rd1201, %rd1200, %rd1199;
	add.s64 	%rd1202, %rd1187, %rd1179;
	shl.b64 	%rd1203, %rd1179, 1;
	sub.s64 	%rd1204, %rd1203, %rd1202;
	add.s64 	%rd1205, %rd1199, %rd1202;
	shl.b64 	%rd1206, %rd1202, 1;
	sub.s64 	%rd1207, %rd1206, %rd1205;
	add.s64 	%rd1208, %rd1201, %rd1204;
	shl.b64 	%rd1209, %rd1204, 1;
	sub.s64 	%rd1210, %rd1209, %rd1208;
	shr.s64 	%rd1211, %rd1192, 1;
	add.s64 	%rd1212, %rd1211, %rd1184;
	shr.s64 	%rd1213, %rd1212, 1;
	sub.s64 	%rd1214, %rd1192, %rd1213;
	add.s64 	%rd1215, %rd1214, %rd1212;
	shl.b64 	%rd1216, %rd1214, 1;
	sub.s64 	%rd1217, %rd1216, %rd1215;
	add.s64 	%rd1218, %rd1188, %rd1180;
	shl.b64 	%rd1219, %rd1180, 1;
	sub.s64 	%rd1220, %rd1219, %rd1218;
	add.s64 	%rd1221, %rd1215, %rd1218;
	shl.b64 	%rd1222, %rd1218, 1;
	sub.s64 	%rd1223, %rd1222, %rd1221;
	add.s64 	%rd1224, %rd1217, %rd1220;
	shl.b64 	%rd1225, %rd1220, 1;
	sub.s64 	%rd1226, %rd1225, %rd1224;
	ld.local.v2.u64 	{%rd1227, %rd1228}, [%rd763+112];
	ld.local.v2.u64 	{%rd1231, %rd1232}, [%rd763+240];
	ld.local.v2.u64 	{%rd1235, %rd1236}, [%rd763+368];
	ld.local.v2.u64 	{%rd1239, %rd1240}, [%rd763+496];
	shr.s64 	%rd1243, %rd1239, 1;
	add.s64 	%rd1244, %rd1243, %rd1231;
	shr.s64 	%rd1245, %rd1244, 1;
	sub.s64 	%rd1246, %rd1239, %rd1245;
	add.s64 	%rd1247, %rd1246, %rd1244;
	shl.b64 	%rd1248, %rd1246, 1;
	sub.s64 	%rd1249, %rd1248, %rd1247;
	add.s64 	%rd1250, %rd1235, %rd1227;
	shl.b64 	%rd1251, %rd1227, 1;
	sub.s64 	%rd1252, %rd1251, %rd1250;
	add.s64 	%rd1253, %rd1247, %rd1250;
	shl.b64 	%rd1254, %rd1250, 1;
	sub.s64 	%rd1255, %rd1254, %rd1253;
	add.s64 	%rd1256, %rd1249, %rd1252;
	shl.b64 	%rd1257, %rd1252, 1;
	sub.s64 	%rd1258, %rd1257, %rd1256;
	shr.s64 	%rd1259, %rd1240, 1;
	add.s64 	%rd1260, %rd1259, %rd1232;
	shr.s64 	%rd1261, %rd1260, 1;
	sub.s64 	%rd1262, %rd1240, %rd1261;
	add.s64 	%rd1263, %rd1262, %rd1260;
	shl.b64 	%rd1264, %rd1262, 1;
	sub.s64 	%rd1265, %rd1264, %rd1263;
	add.s64 	%rd1266, %rd1236, %rd1228;
	shl.b64 	%rd1267, %rd1228, 1;
	sub.s64 	%rd1268, %rd1267, %rd1266;
	add.s64 	%rd1269, %rd1263, %rd1266;
	shl.b64 	%rd1270, %rd1266, 1;
	sub.s64 	%rd1271, %rd1270, %rd1269;
	add.s64 	%rd1272, %rd1265, %rd1268;
	shl.b64 	%rd1273, %rd1268, 1;
	sub.s64 	%rd1274, %rd1273, %rd1272;
	shr.s64 	%rd1275, %rd1210, 1;
	add.s64 	%rd1276, %rd1275, %rd1018;
	shr.s64 	%rd1277, %rd1276, 1;
	sub.s64 	%rd1278, %rd1210, %rd1277;
	add.s64 	%rd1279, %rd1278, %rd1276;
	shl.b64 	%rd1280, %rd1278, 1;
	sub.s64 	%rd1281, %rd1280, %rd1279;
	add.s64 	%rd1282, %rd1114, %rd922;
	shl.b64 	%rd1283, %rd922, 1;
	sub.s64 	%rd1284, %rd1283, %rd1282;
	add.s64 	%rd1285, %rd1279, %rd1282;
	shl.b64 	%rd1286, %rd1282, 1;
	sub.s64 	%rd1287, %rd1286, %rd1285;
	add.s64 	%rd1288, %rd1281, %rd1284;
	shl.b64 	%rd1289, %rd1284, 1;
	sub.s64 	%rd1290, %rd1289, %rd1288;
	shr.s64 	%rd1291, %rd1205, 1;
	add.s64 	%rd1292, %rd1291, %rd1013;
	shr.s64 	%rd1293, %rd1292, 1;
	sub.s64 	%rd1294, %rd1205, %rd1293;
	add.s64 	%rd1295, %rd1294, %rd1292;
	shl.b64 	%rd1296, %rd1294, 1;
	sub.s64 	%rd1297, %rd1296, %rd1295;
	add.s64 	%rd1298, %rd1109, %rd917;
	shl.b64 	%rd1299, %rd917, 1;
	sub.s64 	%rd1300, %rd1299, %rd1298;
	add.s64 	%rd1301, %rd1295, %rd1298;
	shl.b64 	%rd1302, %rd1298, 1;
	sub.s64 	%rd1303, %rd1302, %rd1301;
	add.s64 	%rd1304, %rd1297, %rd1300;
	shl.b64 	%rd1305, %rd1300, 1;
	sub.s64 	%rd1306, %rd1305, %rd1304;
	shr.s64 	%rd1307, %rd1207, 1;
	add.s64 	%rd1308, %rd1307, %rd1015;
	shr.s64 	%rd1309, %rd1308, 1;
	sub.s64 	%rd1310, %rd1207, %rd1309;
	add.s64 	%rd1311, %rd1310, %rd1308;
	shl.b64 	%rd1312, %rd1310, 1;
	sub.s64 	%rd1313, %rd1312, %rd1311;
	add.s64 	%rd1314, %rd1111, %rd919;
	shl.b64 	%rd1315, %rd919, 1;
	sub.s64 	%rd1316, %rd1315, %rd1314;
	add.s64 	%rd1317, %rd1311, %rd1314;
	shl.b64 	%rd1318, %rd1314, 1;
	sub.s64 	%rd1319, %rd1318, %rd1317;
	add.s64 	%rd1320, %rd1313, %rd1316;
	shl.b64 	%rd1321, %rd1316, 1;
	sub.s64 	%rd1322, %rd1321, %rd1320;
	shr.s64 	%rd1323, %rd1208, 1;
	add.s64 	%rd1324, %rd1323, %rd1016;
	shr.s64 	%rd1325, %rd1324, 1;
	sub.s64 	%rd1326, %rd1208, %rd1325;
	add.s64 	%rd1327, %rd1326, %rd1324;
	shl.b64 	%rd1328, %rd1326, 1;
	sub.s64 	%rd1329, %rd1328, %rd1327;
	add.s64 	%rd1330, %rd1112, %rd920;
	shl.b64 	%rd1331, %rd920, 1;
	sub.s64 	%rd1332, %rd1331, %rd1330;
	add.s64 	%rd1333, %rd1327, %rd1330;
	shl.b64 	%rd1334, %rd1330, 1;
	sub.s64 	%rd1335, %rd1334, %rd1333;
	add.s64 	%rd1336, %rd1329, %rd1332;
	shl.b64 	%rd1337, %rd1332, 1;
	sub.s64 	%rd1338, %rd1337, %rd1336;
	shr.s64 	%rd1339, %rd1226, 1;
	add.s64 	%rd1340, %rd1339, %rd1034;
	shr.s64 	%rd1341, %rd1340, 1;
	sub.s64 	%rd1342, %rd1226, %rd1341;
	add.s64 	%rd1343, %rd1342, %rd1340;
	shl.b64 	%rd1344, %rd1342, 1;
	sub.s64 	%rd1345, %rd1344, %rd1343;
	add.s64 	%rd1346, %rd1130, %rd938;
	shl.b64 	%rd1347, %rd938, 1;
	sub.s64 	%rd1348, %rd1347, %rd1346;
	add.s64 	%rd1349, %rd1343, %rd1346;
	shl.b64 	%rd1350, %rd1346, 1;
	sub.s64 	%rd1351, %rd1350, %rd1349;
	add.s64 	%rd1352, %rd1345, %rd1348;
	shl.b64 	%rd1353, %rd1348, 1;
	sub.s64 	%rd1354, %rd1353, %rd1352;
	shr.s64 	%rd1355, %rd1221, 1;
	add.s64 	%rd1356, %rd1355, %rd1029;
	shr.s64 	%rd1357, %rd1356, 1;
	sub.s64 	%rd1358, %rd1221, %rd1357;
	add.s64 	%rd1359, %rd1358, %rd1356;
	shl.b64 	%rd1360, %rd1358, 1;
	sub.s64 	%rd1361, %rd1360, %rd1359;
	add.s64 	%rd1362, %rd1125, %rd933;
	shl.b64 	%rd1363, %rd933, 1;
	sub.s64 	%rd1364, %rd1363, %rd1362;
	add.s64 	%rd1365, %rd1359, %rd1362;
	shl.b64 	%rd1366, %rd1362, 1;
	sub.s64 	%rd1367, %rd1366, %rd1365;
	add.s64 	%rd1368, %rd1361, %rd1364;
	shl.b64 	%rd1369, %rd1364, 1;
	sub.s64 	%rd1370, %rd1369, %rd1368;
	shr.s64 	%rd1371, %rd1223, 1;
	add.s64 	%rd1372, %rd1371, %rd1031;
	shr.s64 	%rd1373, %rd1372, 1;
	sub.s64 	%rd1374, %rd1223, %rd1373;
	add.s64 	%rd1375, %rd1374, %rd1372;
	shl.b64 	%rd1376, %rd1374, 1;
	sub.s64 	%rd1377, %rd1376, %rd1375;
	add.s64 	%rd1378, %rd1127, %rd935;
	shl.b64 	%rd1379, %rd935, 1;
	sub.s64 	%rd1380, %rd1379, %rd1378;
	add.s64 	%rd1381, %rd1375, %rd1378;
	shl.b64 	%rd1382, %rd1378, 1;
	sub.s64 	%rd1383, %rd1382, %rd1381;
	add.s64 	%rd1384, %rd1377, %rd1380;
	shl.b64 	%rd1385, %rd1380, 1;
	sub.s64 	%rd1386, %rd1385, %rd1384;
	shr.s64 	%rd1387, %rd1224, 1;
	add.s64 	%rd1388, %rd1387, %rd1032;
	shr.s64 	%rd1389, %rd1388, 1;
	sub.s64 	%rd1390, %rd1224, %rd1389;
	add.s64 	%rd1391, %rd1390, %rd1388;
	shl.b64 	%rd1392, %rd1390, 1;
	sub.s64 	%rd1393, %rd1392, %rd1391;
	add.s64 	%rd1394, %rd1128, %rd936;
	shl.b64 	%rd1395, %rd936, 1;
	sub.s64 	%rd1396, %rd1395, %rd1394;
	add.s64 	%rd1397, %rd1391, %rd1394;
	shl.b64 	%rd1398, %rd1394, 1;
	sub.s64 	%rd1399, %rd1398, %rd1397;
	add.s64 	%rd1400, %rd1393, %rd1396;
	shl.b64 	%rd1401, %rd1396, 1;
	sub.s64 	%rd1402, %rd1401, %rd1400;
	shr.s64 	%rd1403, %rd1258, 1;
	add.s64 	%rd1404, %rd1403, %rd1066;
	shr.s64 	%rd1405, %rd1404, 1;
	sub.s64 	%rd1406, %rd1258, %rd1405;
	add.s64 	%rd1407, %rd1406, %rd1404;
	shl.b64 	%rd1408, %rd1406, 1;
	sub.s64 	%rd1409, %rd1408, %rd1407;
	add.s64 	%rd1410, %rd1162, %rd970;
	shl.b64 	%rd1411, %rd970, 1;
	sub.s64 	%rd1412, %rd1411, %rd1410;
	add.s64 	%rd1413, %rd1407, %rd1410;
	shl.b64 	%rd1414, %rd1410, 1;
	sub.s64 	%rd1415, %rd1414, %rd1413;
	add.s64 	%rd1416, %rd1409, %rd1412;
	shl.b64 	%rd1417, %rd1412, 1;
	sub.s64 	%rd1418, %rd1417, %rd1416;
	shr.s64 	%rd1419, %rd1253, 1;
	add.s64 	%rd1420, %rd1419, %rd1061;
	shr.s64 	%rd1421, %rd1420, 1;
	sub.s64 	%rd1422, %rd1253, %rd1421;
	add.s64 	%rd1423, %rd1422, %rd1420;
	shl.b64 	%rd1424, %rd1422, 1;
	sub.s64 	%rd1425, %rd1424, %rd1423;
	add.s64 	%rd1426, %rd1157, %rd965;
	shl.b64 	%rd1427, %rd965, 1;
	sub.s64 	%rd1428, %rd1427, %rd1426;
	add.s64 	%rd1429, %rd1423, %rd1426;
	shl.b64 	%rd1430, %rd1426, 1;
	sub.s64 	%rd1431, %rd1430, %rd1429;
	add.s64 	%rd1432, %rd1425, %rd1428;
	shl.b64 	%rd1433, %rd1428, 1;
	sub.s64 	%rd1434, %rd1433, %rd1432;
	shr.s64 	%rd1435, %rd1255, 1;
	add.s64 	%rd1436, %rd1435, %rd1063;
	shr.s64 	%rd1437, %rd1436, 1;
	sub.s64 	%rd1438, %rd1255, %rd1437;
	add.s64 	%rd1439, %rd1438, %rd1436;
	shl.b64 	%rd1440, %rd1438, 1;
	sub.s64 	%rd1441, %rd1440, %rd1439;
	add.s64 	%rd1442, %rd1159, %rd967;
	shl.b64 	%rd1443, %rd967, 1;
	sub.s64 	%rd1444, %rd1443, %rd1442;
	add.s64 	%rd1445, %rd1439, %rd1442;
	shl.b64 	%rd1446, %rd1442, 1;
	sub.s64 	%rd1447, %rd1446, %rd1445;
	add.s64 	%rd1448, %rd1441, %rd1444;
	shl.b64 	%rd1449, %rd1444, 1;
	sub.s64 	%rd1450, %rd1449, %rd1448;
	shr.s64 	%rd1451, %rd1256, 1;
	add.s64 	%rd1452, %rd1451, %rd1064;
	shr.s64 	%rd1453, %rd1452, 1;
	sub.s64 	%rd1454, %rd1256, %rd1453;
	add.s64 	%rd1455, %rd1454, %rd1452;
	shl.b64 	%rd1456, %rd1454, 1;
	sub.s64 	%rd1457, %rd1456, %rd1455;
	add.s64 	%rd1458, %rd1160, %rd968;
	shl.b64 	%rd1459, %rd968, 1;
	sub.s64 	%rd1460, %rd1459, %rd1458;
	add.s64 	%rd1461, %rd1455, %rd1458;
	shl.b64 	%rd1462, %rd1458, 1;
	sub.s64 	%rd1463, %rd1462, %rd1461;
	add.s64 	%rd1464, %rd1457, %rd1460;
	shl.b64 	%rd1465, %rd1460, 1;
	sub.s64 	%rd1466, %rd1465, %rd1464;
	shr.s64 	%rd1467, %rd1274, 1;
	add.s64 	%rd1468, %rd1467, %rd1082;
	shr.s64 	%rd1469, %rd1468, 1;
	sub.s64 	%rd1470, %rd1274, %rd1469;
	add.s64 	%rd1471, %rd1470, %rd1468;
	shl.b64 	%rd1472, %rd1470, 1;
	sub.s64 	%rd1473, %rd1472, %rd1471;
	add.s64 	%rd1474, %rd1178, %rd986;
	shl.b64 	%rd1475, %rd986, 1;
	sub.s64 	%rd1476, %rd1475, %rd1474;
	add.s64 	%rd1477, %rd1471, %rd1474;
	shl.b64 	%rd1478, %rd1474, 1;
	sub.s64 	%rd1479, %rd1478, %rd1477;
	add.s64 	%rd1480, %rd1473, %rd1476;
	shl.b64 	%rd1481, %rd1476, 1;
	sub.s64 	%rd1482, %rd1481, %rd1480;
	shr.s64 	%rd1483, %rd1269, 1;
	add.s64 	%rd1484, %rd1483, %rd1077;
	shr.s64 	%rd1485, %rd1484, 1;
	sub.s64 	%rd1486, %rd1269, %rd1485;
	add.s64 	%rd1487, %rd1486, %rd1484;
	shl.b64 	%rd1488, %rd1486, 1;
	sub.s64 	%rd1489, %rd1488, %rd1487;
	add.s64 	%rd1490, %rd1173, %rd981;
	shl.b64 	%rd1491, %rd981, 1;
	sub.s64 	%rd1492, %rd1491, %rd1490;
	add.s64 	%rd1493, %rd1487, %rd1490;
	shl.b64 	%rd1494, %rd1490, 1;
	sub.s64 	%rd1495, %rd1494, %rd1493;
	add.s64 	%rd1496, %rd1489, %rd1492;
	shl.b64 	%rd1497, %rd1492, 1;
	sub.s64 	%rd1498, %rd1497, %rd1496;
	shr.s64 	%rd1499, %rd1271, 1;
	add.s64 	%rd1500, %rd1499, %rd1079;
	shr.s64 	%rd1501, %rd1500, 1;
	sub.s64 	%rd1502, %rd1271, %rd1501;
	add.s64 	%rd1503, %rd1502, %rd1500;
	shl.b64 	%rd1504, %rd1502, 1;
	sub.s64 	%rd1505, %rd1504, %rd1503;
	add.s64 	%rd1506, %rd1175, %rd983;
	shl.b64 	%rd1507, %rd983, 1;
	sub.s64 	%rd1508, %rd1507, %rd1506;
	add.s64 	%rd1509, %rd1503, %rd1506;
	shl.b64 	%rd1510, %rd1506, 1;
	sub.s64 	%rd1511, %rd1510, %rd1509;
	add.s64 	%rd1512, %rd1505, %rd1508;
	shl.b64 	%rd1513, %rd1508, 1;
	sub.s64 	%rd1514, %rd1513, %rd1512;
	shr.s64 	%rd1515, %rd1272, 1;
	add.s64 	%rd1516, %rd1515, %rd1080;
	shr.s64 	%rd1517, %rd1516, 1;
	sub.s64 	%rd1518, %rd1272, %rd1517;
	add.s64 	%rd1519, %rd1518, %rd1516;
	shl.b64 	%rd1520, %rd1518, 1;
	sub.s64 	%rd1521, %rd1520, %rd1519;
	add.s64 	%rd1522, %rd1176, %rd984;
	shl.b64 	%rd1523, %rd984, 1;
	sub.s64 	%rd1524, %rd1523, %rd1522;
	add.s64 	%rd1525, %rd1519, %rd1522;
	shl.b64 	%rd1526, %rd1522, 1;
	sub.s64 	%rd1527, %rd1526, %rd1525;
	add.s64 	%rd1528, %rd1521, %rd1524;
	shl.b64 	%rd1529, %rd1524, 1;
	sub.s64 	%rd1530, %rd1529, %rd1528;
	shr.s64 	%rd1531, %rd1482, 1;
	add.s64 	%rd1532, %rd1531, %rd1354;
	shr.s64 	%rd1533, %rd1532, 1;
	sub.s64 	%rd1534, %rd1482, %rd1533;
	add.s64 	%rd1535, %rd1534, %rd1532;
	shl.b64 	%rd1536, %rd1534, 1;
	sub.s64 	%rd1537, %rd1536, %rd1535;
	add.s64 	%rd1538, %rd1418, %rd1290;
	shl.b64 	%rd1539, %rd1290, 1;
	sub.s64 	%rd1540, %rd1539, %rd1538;
	add.s64 	%rd294, %rd1535, %rd1538;
	shl.b64 	%rd1541, %rd1538, 1;
	sub.s64 	%rd295, %rd1541, %rd294;
	add.s64 	%rd296, %rd1537, %rd1540;
	shl.b64 	%rd1542, %rd1540, 1;
	sub.s64 	%rd297, %rd1542, %rd296;
	st.local.v2.u64 	[%rd763+16], {%rd295, %rd296};
	st.local.u64 	[%rd763+8], %rd294;
	shr.s64 	%rd1543, %rd1477, 1;
	add.s64 	%rd1544, %rd1543, %rd1349;
	shr.s64 	%rd1545, %rd1544, 1;
	sub.s64 	%rd1546, %rd1477, %rd1545;
	add.s64 	%rd1547, %rd1546, %rd1544;
	shl.b64 	%rd1548, %rd1546, 1;
	sub.s64 	%rd1549, %rd1548, %rd1547;
	add.s64 	%rd1550, %rd1413, %rd1285;
	shl.b64 	%rd1551, %rd1285, 1;
	sub.s64 	%rd1552, %rd1551, %rd1550;
	add.s64 	%rd298, %rd1547, %rd1550;
	shl.b64 	%rd1553, %rd1550, 1;
	sub.s64 	%rd299, %rd1553, %rd298;
	add.s64 	%rd300, %rd1549, %rd1552;
	shl.b64 	%rd1554, %rd1552, 1;
	sub.s64 	%rd301, %rd1554, %rd300;
	st.local.v2.u64 	[%rd763+48], {%rd299, %rd300};
	st.local.v2.u64 	[%rd763+32], {%rd301, %rd298};
	shr.s64 	%rd1555, %rd1479, 1;
	add.s64 	%rd1556, %rd1555, %rd1351;
	shr.s64 	%rd1557, %rd1556, 1;
	sub.s64 	%rd1558, %rd1479, %rd1557;
	add.s64 	%rd1559, %rd1558, %rd1556;
	shl.b64 	%rd1560, %rd1558, 1;
	sub.s64 	%rd1561, %rd1560, %rd1559;
	add.s64 	%rd1562, %rd1415, %rd1287;
	shl.b64 	%rd1563, %rd1287, 1;
	sub.s64 	%rd1564, %rd1563, %rd1562;
	add.s64 	%rd302, %rd1559, %rd1562;
	shl.b64 	%rd1565, %rd1562, 1;
	sub.s64 	%rd303, %rd1565, %rd302;
	add.s64 	%rd304, %rd1561, %rd1564;
	shl.b64 	%rd1566, %rd1564, 1;
	sub.s64 	%rd305, %rd1566, %rd304;
	st.local.v2.u64 	[%rd763+80], {%rd303, %rd304};
	st.local.v2.u64 	[%rd763+64], {%rd305, %rd302};
	shr.s64 	%rd1567, %rd1480, 1;
	add.s64 	%rd1568, %rd1567, %rd1352;
	shr.s64 	%rd1569, %rd1568, 1;
	sub.s64 	%rd1570, %rd1480, %rd1569;
	add.s64 	%rd1571, %rd1570, %rd1568;
	shl.b64 	%rd1572, %rd1570, 1;
	sub.s64 	%rd1573, %rd1572, %rd1571;
	add.s64 	%rd1574, %rd1416, %rd1288;
	shl.b64 	%rd1575, %rd1288, 1;
	sub.s64 	%rd1576, %rd1575, %rd1574;
	add.s64 	%rd306, %rd1571, %rd1574;
	shl.b64 	%rd1577, %rd1574, 1;
	sub.s64 	%rd307, %rd1577, %rd306;
	add.s64 	%rd308, %rd1573, %rd1576;
	shl.b64 	%rd1578, %rd1576, 1;
	sub.s64 	%rd309, %rd1578, %rd308;
	st.local.v2.u64 	[%rd763+112], {%rd307, %rd308};
	st.local.v2.u64 	[%rd763+96], {%rd309, %rd306};
	shr.s64 	%rd1579, %rd1498, 1;
	add.s64 	%rd1580, %rd1579, %rd1370;
	shr.s64 	%rd1581, %rd1580, 1;
	sub.s64 	%rd1582, %rd1498, %rd1581;
	add.s64 	%rd1583, %rd1582, %rd1580;
	shl.b64 	%rd1584, %rd1582, 1;
	sub.s64 	%rd1585, %rd1584, %rd1583;
	add.s64 	%rd1586, %rd1434, %rd1306;
	shl.b64 	%rd1587, %rd1306, 1;
	sub.s64 	%rd1588, %rd1587, %rd1586;
	add.s64 	%rd310, %rd1583, %rd1586;
	shl.b64 	%rd1589, %rd1586, 1;
	sub.s64 	%rd311, %rd1589, %rd310;
	add.s64 	%rd312, %rd1585, %rd1588;
	shl.b64 	%rd1590, %rd1588, 1;
	sub.s64 	%rd313, %rd1590, %rd312;
	st.local.v2.u64 	[%rd763+144], {%rd311, %rd312};
	st.local.v2.u64 	[%rd763+128], {%rd313, %rd310};
	shr.s64 	%rd1591, %rd1493, 1;
	add.s64 	%rd1592, %rd1591, %rd1365;
	shr.s64 	%rd1593, %rd1592, 1;
	sub.s64 	%rd1594, %rd1493, %rd1593;
	add.s64 	%rd1595, %rd1594, %rd1592;
	shl.b64 	%rd1596, %rd1594, 1;
	sub.s64 	%rd1597, %rd1596, %rd1595;
	add.s64 	%rd1598, %rd1429, %rd1301;
	shl.b64 	%rd1599, %rd1301, 1;
	sub.s64 	%rd1600, %rd1599, %rd1598;
	add.s64 	%rd314, %rd1595, %rd1598;
	shl.b64 	%rd1601, %rd1598, 1;
	sub.s64 	%rd315, %rd1601, %rd314;
	add.s64 	%rd316, %rd1597, %rd1600;
	shl.b64 	%rd1602, %rd1600, 1;
	sub.s64 	%rd317, %rd1602, %rd316;
	st.local.v2.u64 	[%rd763+176], {%rd315, %rd316};
	st.local.v2.u64 	[%rd763+160], {%rd317, %rd314};
	shr.s64 	%rd1603, %rd1495, 1;
	add.s64 	%rd1604, %rd1603, %rd1367;
	shr.s64 	%rd1605, %rd1604, 1;
	sub.s64 	%rd1606, %rd1495, %rd1605;
	add.s64 	%rd1607, %rd1606, %rd1604;
	shl.b64 	%rd1608, %rd1606, 1;
	sub.s64 	%rd1609, %rd1608, %rd1607;
	add.s64 	%rd1610, %rd1431, %rd1303;
	shl.b64 	%rd1611, %rd1303, 1;
	sub.s64 	%rd1612, %rd1611, %rd1610;
	add.s64 	%rd318, %rd1607, %rd1610;
	shl.b64 	%rd1613, %rd1610, 1;
	sub.s64 	%rd319, %rd1613, %rd318;
	add.s64 	%rd320, %rd1609, %rd1612;
	shl.b64 	%rd1614, %rd1612, 1;
	sub.s64 	%rd321, %rd1614, %rd320;
	st.local.v2.u64 	[%rd763+208], {%rd319, %rd320};
	st.local.v2.u64 	[%rd763+192], {%rd321, %rd318};
	shr.s64 	%rd1615, %rd1496, 1;
	add.s64 	%rd1616, %rd1615, %rd1368;
	shr.s64 	%rd1617, %rd1616, 1;
	sub.s64 	%rd1618, %rd1496, %rd1617;
	add.s64 	%rd1619, %rd1618, %rd1616;
	shl.b64 	%rd1620, %rd1618, 1;
	sub.s64 	%rd1621, %rd1620, %rd1619;
	add.s64 	%rd1622, %rd1432, %rd1304;
	shl.b64 	%rd1623, %rd1304, 1;
	sub.s64 	%rd1624, %rd1623, %rd1622;
	add.s64 	%rd322, %rd1619, %rd1622;
	shl.b64 	%rd1625, %rd1622, 1;
	sub.s64 	%rd323, %rd1625, %rd322;
	add.s64 	%rd324, %rd1621, %rd1624;
	shl.b64 	%rd1626, %rd1624, 1;
	sub.s64 	%rd325, %rd1626, %rd324;
	st.local.v2.u64 	[%rd763+240], {%rd323, %rd324};
	st.local.v2.u64 	[%rd763+224], {%rd325, %rd322};
	shr.s64 	%rd1627, %rd1514, 1;
	add.s64 	%rd1628, %rd1627, %rd1386;
	shr.s64 	%rd1629, %rd1628, 1;
	sub.s64 	%rd1630, %rd1514, %rd1629;
	add.s64 	%rd1631, %rd1630, %rd1628;
	shl.b64 	%rd1632, %rd1630, 1;
	sub.s64 	%rd1633, %rd1632, %rd1631;
	add.s64 	%rd1634, %rd1450, %rd1322;
	shl.b64 	%rd1635, %rd1322, 1;
	sub.s64 	%rd1636, %rd1635, %rd1634;
	add.s64 	%rd326, %rd1631, %rd1634;
	shl.b64 	%rd1637, %rd1634, 1;
	sub.s64 	%rd327, %rd1637, %rd326;
	add.s64 	%rd328, %rd1633, %rd1636;
	shl.b64 	%rd1638, %rd1636, 1;
	sub.s64 	%rd329, %rd1638, %rd328;
	st.local.v2.u64 	[%rd763+272], {%rd327, %rd328};
	st.local.v2.u64 	[%rd763+256], {%rd329, %rd326};
	shr.s64 	%rd1639, %rd1509, 1;
	add.s64 	%rd1640, %rd1639, %rd1381;
	shr.s64 	%rd1641, %rd1640, 1;
	sub.s64 	%rd1642, %rd1509, %rd1641;
	add.s64 	%rd1643, %rd1642, %rd1640;
	shl.b64 	%rd1644, %rd1642, 1;
	sub.s64 	%rd1645, %rd1644, %rd1643;
	add.s64 	%rd1646, %rd1445, %rd1317;
	shl.b64 	%rd1647, %rd1317, 1;
	sub.s64 	%rd1648, %rd1647, %rd1646;
	add.s64 	%rd330, %rd1643, %rd1646;
	shl.b64 	%rd1649, %rd1646, 1;
	sub.s64 	%rd331, %rd1649, %rd330;
	add.s64 	%rd332, %rd1645, %rd1648;
	shl.b64 	%rd1650, %rd1648, 1;
	sub.s64 	%rd333, %rd1650, %rd332;
	st.local.v2.u64 	[%rd763+304], {%rd331, %rd332};
	st.local.v2.u64 	[%rd763+288], {%rd333, %rd330};
	shr.s64 	%rd1651, %rd1511, 1;
	add.s64 	%rd1652, %rd1651, %rd1383;
	shr.s64 	%rd1653, %rd1652, 1;
	sub.s64 	%rd1654, %rd1511, %rd1653;
	add.s64 	%rd1655, %rd1654, %rd1652;
	shl.b64 	%rd1656, %rd1654, 1;
	sub.s64 	%rd1657, %rd1656, %rd1655;
	add.s64 	%rd1658, %rd1447, %rd1319;
	shl.b64 	%rd1659, %rd1319, 1;
	sub.s64 	%rd1660, %rd1659, %rd1658;
	add.s64 	%rd334, %rd1655, %rd1658;
	shl.b64 	%rd1661, %rd1658, 1;
	sub.s64 	%rd335, %rd1661, %rd334;
	add.s64 	%rd336, %rd1657, %rd1660;
	shl.b64 	%rd1662, %rd1660, 1;
	sub.s64 	%rd337, %rd1662, %rd336;
	st.local.v2.u64 	[%rd763+336], {%rd335, %rd336};
	st.local.v2.u64 	[%rd763+320], {%rd337, %rd334};
	shr.s64 	%rd1663, %rd1512, 1;
	add.s64 	%rd1664, %rd1663, %rd1384;
	shr.s64 	%rd1665, %rd1664, 1;
	sub.s64 	%rd1666, %rd1512, %rd1665;
	add.s64 	%rd1667, %rd1666, %rd1664;
	shl.b64 	%rd1668, %rd1666, 1;
	sub.s64 	%rd1669, %rd1668, %rd1667;
	add.s64 	%rd1670, %rd1448, %rd1320;
	shl.b64 	%rd1671, %rd1320, 1;
	sub.s64 	%rd1672, %rd1671, %rd1670;
	add.s64 	%rd338, %rd1667, %rd1670;
	shl.b64 	%rd1673, %rd1670, 1;
	sub.s64 	%rd339, %rd1673, %rd338;
	add.s64 	%rd340, %rd1669, %rd1672;
	shl.b64 	%rd1674, %rd1672, 1;
	sub.s64 	%rd341, %rd1674, %rd340;
	st.local.v2.u64 	[%rd763+368], {%rd339, %rd340};
	st.local.v2.u64 	[%rd763+352], {%rd341, %rd338};
	shr.s64 	%rd1675, %rd1530, 1;
	add.s64 	%rd1676, %rd1675, %rd1402;
	shr.s64 	%rd1677, %rd1676, 1;
	sub.s64 	%rd1678, %rd1530, %rd1677;
	add.s64 	%rd1679, %rd1678, %rd1676;
	shl.b64 	%rd1680, %rd1678, 1;
	sub.s64 	%rd1681, %rd1680, %rd1679;
	add.s64 	%rd1682, %rd1466, %rd1338;
	shl.b64 	%rd1683, %rd1338, 1;
	sub.s64 	%rd1684, %rd1683, %rd1682;
	add.s64 	%rd342, %rd1679, %rd1682;
	shl.b64 	%rd1685, %rd1682, 1;
	sub.s64 	%rd343, %rd1685, %rd342;
	add.s64 	%rd344, %rd1681, %rd1684;
	shl.b64 	%rd1686, %rd1684, 1;
	sub.s64 	%rd345, %rd1686, %rd344;
	st.local.v2.u64 	[%rd763+400], {%rd343, %rd344};
	st.local.v2.u64 	[%rd763+384], {%rd345, %rd342};
	shr.s64 	%rd1687, %rd1525, 1;
	add.s64 	%rd1688, %rd1687, %rd1397;
	shr.s64 	%rd1689, %rd1688, 1;
	sub.s64 	%rd1690, %rd1525, %rd1689;
	add.s64 	%rd1691, %rd1690, %rd1688;
	shl.b64 	%rd1692, %rd1690, 1;
	sub.s64 	%rd1693, %rd1692, %rd1691;
	add.s64 	%rd1694, %rd1461, %rd1333;
	shl.b64 	%rd1695, %rd1333, 1;
	sub.s64 	%rd1696, %rd1695, %rd1694;
	add.s64 	%rd346, %rd1691, %rd1694;
	shl.b64 	%rd1697, %rd1694, 1;
	sub.s64 	%rd347, %rd1697, %rd346;
	add.s64 	%rd348, %rd1693, %rd1696;
	shl.b64 	%rd1698, %rd1696, 1;
	sub.s64 	%rd349, %rd1698, %rd348;
	st.local.v2.u64 	[%rd763+432], {%rd347, %rd348};
	st.local.v2.u64 	[%rd763+416], {%rd349, %rd346};
	shr.s64 	%rd1699, %rd1527, 1;
	add.s64 	%rd1700, %rd1699, %rd1399;
	shr.s64 	%rd1701, %rd1700, 1;
	sub.s64 	%rd1702, %rd1527, %rd1701;
	add.s64 	%rd1703, %rd1702, %rd1700;
	shl.b64 	%rd1704, %rd1702, 1;
	sub.s64 	%rd1705, %rd1704, %rd1703;
	add.s64 	%rd1706, %rd1463, %rd1335;
	shl.b64 	%rd1707, %rd1335, 1;
	sub.s64 	%rd1708, %rd1707, %rd1706;
	add.s64 	%rd350, %rd1703, %rd1706;
	shl.b64 	%rd1709, %rd1706, 1;
	sub.s64 	%rd351, %rd1709, %rd350;
	add.s64 	%rd352, %rd1705, %rd1708;
	shl.b64 	%rd1710, %rd1708, 1;
	sub.s64 	%rd353, %rd1710, %rd352;
	st.local.v2.u64 	[%rd763+464], {%rd351, %rd352};
	st.local.v2.u64 	[%rd763+448], {%rd353, %rd350};
	shr.s64 	%rd1711, %rd1528, 1;
	add.s64 	%rd1712, %rd1711, %rd1400;
	shr.s64 	%rd1713, %rd1712, 1;
	sub.s64 	%rd1714, %rd1528, %rd1713;
	add.s64 	%rd1715, %rd1714, %rd1712;
	shl.b64 	%rd1716, %rd1714, 1;
	sub.s64 	%rd1717, %rd1716, %rd1715;
	add.s64 	%rd1718, %rd1464, %rd1336;
	shl.b64 	%rd1719, %rd1336, 1;
	sub.s64 	%rd1720, %rd1719, %rd1718;
	add.s64 	%rd354, %rd1715, %rd1718;
	shl.b64 	%rd1721, %rd1718, 1;
	sub.s64 	%rd355, %rd1721, %rd354;
	add.s64 	%rd356, %rd1717, %rd1720;
	shl.b64 	%rd1722, %rd1720, 1;
	sub.s64 	%rd357, %rd1722, %rd356;
	st.local.v2.u64 	[%rd763+496], {%rd355, %rd356};
	st.local.v2.u64 	[%rd763+480], {%rd357, %rd354};
	add.u64 	%rd1724, %SPL, 512;
	st.local.v2.u64 	[%rd1724], {%rd297, %rd294};
	st.local.v2.u64 	[%rd1988+16], {%rd295, %rd296};
	st.local.v2.u64 	[%rd1988+32], {%rd301, %rd298};
	st.local.v2.u64 	[%rd1988+48], {%rd299, %rd300};
	st.local.v2.u64 	[%rd1988+64], {%rd305, %rd302};
	st.local.v2.u64 	[%rd1988+80], {%rd303, %rd304};
	st.local.v2.u64 	[%rd1988+96], {%rd309, %rd306};
	st.local.v2.u64 	[%rd1988+112], {%rd307, %rd308};
	st.local.v2.u64 	[%rd1988+128], {%rd313, %rd310};
	st.local.v2.u64 	[%rd1988+144], {%rd311, %rd312};
	st.local.v2.u64 	[%rd1988+160], {%rd317, %rd314};
	st.local.v2.u64 	[%rd1988+176], {%rd315, %rd316};
	st.local.v2.u64 	[%rd1988+192], {%rd321, %rd318};
	st.local.v2.u64 	[%rd1988+208], {%rd319, %rd320};
	st.local.v2.u64 	[%rd1988+224], {%rd325, %rd322};
	st.local.v2.u64 	[%rd1988+240], {%rd323, %rd324};
	st.local.v2.u64 	[%rd1988+256], {%rd329, %rd326};
	st.local.v2.u64 	[%rd1988+272], {%rd327, %rd328};
	st.local.v2.u64 	[%rd1988+288], {%rd333, %rd330};
	st.local.v2.u64 	[%rd1988+304], {%rd331, %rd332};
	st.local.v2.u64 	[%rd1988+320], {%rd337, %rd334};
	st.local.v2.u64 	[%rd1988+336], {%rd335, %rd336};
	st.local.v2.u64 	[%rd1988+352], {%rd341, %rd338};
	st.local.v2.u64 	[%rd1988+368], {%rd339, %rd340};
	st.local.v2.u64 	[%rd1988+384], {%rd345, %rd342};
	st.local.v2.u64 	[%rd1988+400], {%rd343, %rd344};
	st.local.v2.u64 	[%rd1988+416], {%rd349, %rd346};
	st.local.v2.u64 	[%rd1988+432], {%rd347, %rd348};
	st.local.v2.u64 	[%rd1988+448], {%rd353, %rd350};
	st.local.v2.u64 	[%rd1988+464], {%rd351, %rd352};
	st.local.v2.u64 	[%rd1988+480], {%rd357, %rd354};
	st.local.v2.u64 	[%rd1988+496], {%rd355, %rd356};
	shr.u32 	%r160, %r276, 2;
	cvt.u64.u32	%rd358, %r160;
	and.b64  	%rd1728, %rd2, -4294967296;
	setp.eq.s64	%p23, %rd1728, 0;
	@%p23 bra 	BB21_29;

	div.u64 	%rd2138, %rd2, %rd358;
	rem.u64 	%rd2139, %rd2, %rd358;
	bra.uni 	BB21_30;

BB21_29:
	cvt.u32.u64	%r274, %rd2;
	cvt.u32.u64	%r179, %rd358;
	div.u32 	%r190, %r274, %r179;
	rem.u32 	%r191, %r274, %r179;
	cvt.u64.u32	%rd2138, %r190;
	cvt.u64.u32	%rd2139, %r191;

BB21_30:
	ld.param.u32 	%r254, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	shr.u32 	%r253, %r254, 2;
	shl.b64 	%rd365, %rd2139, 2;
	cvt.u32.u64	%r42, %rd365;
	cvt.u64.u32	%rd366, %r253;
	and.b64  	%rd1735, %rd2138, -4294967296;
	setp.eq.s64	%p24, %rd1735, 0;
	@%p24 bra 	BB21_32;

	rem.u64 	%rd2140, %rd2138, %rd366;
	bra.uni 	BB21_33;

BB21_32:
	cvt.u32.u64	%r192, %rd366;
	cvt.u32.u64	%r193, %rd2138;
	rem.u32 	%r194, %r193, %r192;
	cvt.u64.u32	%rd2140, %r194;

BB21_33:
	and.b64  	%rd1991, %rd2, -4294967296;
	setp.eq.s64	%p44, %rd1991, 0;
	ld.param.u32 	%r256, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_4+4];
	shr.u32 	%r255, %r256, 2;
	shl.b64 	%rd370, %rd2140, 2;
	cvt.u32.u64	%r43, %rd370;
	cvt.u32.u64	%r195, %rd358;
	mul.lo.s32 	%r196, %r195, %r255;
	cvt.u64.u32	%rd371, %r196;
	@%p44 bra 	BB21_35;

	div.u64 	%rd2141, %rd2, %rd371;
	bra.uni 	BB21_36;

BB21_35:
	cvt.u32.u64	%r273, %rd2;
	cvt.u32.u64	%r215, %rd371;
	div.u32 	%r226, %r273, %r215;
	cvt.u64.u32	%rd2141, %r226;

BB21_36:
	ld.param.u64 	%rd1985, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_1];
	ld.param.u32 	%r262, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r261, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r260, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r259, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r258, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r257, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b64 	%rd1746, %rd2141, 2;
	cvt.u32.u64	%r44, %rd1746;
	cvt.s64.s32	%rd375, %r257;
	mul.lo.s64 	%rd1747, %rd365, %rd375;
	cvt.s64.s32	%rd1748, %r258;
	mul.lo.s64 	%rd1749, %rd370, %rd1748;
	add.s64 	%rd1750, %rd1749, %rd1747;
	and.b64  	%rd1751, %rd1746, 4294967292;
	cvt.s64.s32	%rd1752, %r259;
	mul.lo.s64 	%rd1753, %rd1751, %rd1752;
	add.s64 	%rd376, %rd1750, %rd1753;
	add.s32 	%r45, %r42, 4;
	setp.le.u32	%p26, %r45, %r260;
	add.s32 	%r46, %r43, 4;
	setp.le.u32	%p27, %r46, %r261;
	and.pred  	%p28, %p27, %p26;
	add.s32 	%r47, %r44, 4;
	setp.le.u32	%p29, %r47, %r262;
	and.pred  	%p30, %p28, %p29;
	cvta.to.global.u64 	%rd1754, %rd1985;
	shl.b64 	%rd1755, %rd376, 3;
	add.s64 	%rd387, %rd1754, %rd1755;
	@%p30 bra 	BB21_53;
	bra.uni 	BB21_37;

BB21_53:
	ld.param.u32 	%r272, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r271, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r270, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3];
	shl.b32 	%r249, %r270, 2;
	sub.s32 	%r250, %r271, %r249;
	cvt.s64.s32	%rd1775, %r250;
	add.s64 	%rd1776, %rd375, %rd1775;
	shl.b32 	%r251, %r271, 2;
	sub.s32 	%r252, %r272, %r251;
	cvt.s64.s32	%rd1777, %r252;
	add.s64 	%rd1778, %rd1776, %rd1777;
	st.global.u64 	[%rd387], %rd297;
	add.s64 	%rd1780, %rd376, %rd375;
	shl.b64 	%rd1781, %rd1780, 3;
	add.s64 	%rd1782, %rd1754, %rd1781;
	st.global.u64 	[%rd1782], %rd294;
	add.s64 	%rd1783, %rd1780, %rd375;
	shl.b64 	%rd1784, %rd1783, 3;
	add.s64 	%rd1785, %rd1754, %rd1784;
	st.global.u64 	[%rd1785], %rd295;
	add.s64 	%rd1786, %rd1783, %rd375;
	shl.b64 	%rd1787, %rd1786, 3;
	add.s64 	%rd1788, %rd1754, %rd1787;
	st.global.u64 	[%rd1788], %rd296;
	mul.lo.s64 	%rd1789, %rd375, 3;
	add.s64 	%rd1790, %rd376, %rd1789;
	add.s64 	%rd1791, %rd1790, %rd1776;
	shl.b64 	%rd1792, %rd1791, 3;
	add.s64 	%rd1793, %rd1754, %rd1792;
	st.global.u64 	[%rd1793], %rd301;
	add.s64 	%rd1794, %rd1791, %rd375;
	shl.b64 	%rd1795, %rd1794, 3;
	add.s64 	%rd1796, %rd1754, %rd1795;
	st.global.u64 	[%rd1796], %rd298;
	add.s64 	%rd1797, %rd1794, %rd375;
	shl.b64 	%rd1798, %rd1797, 3;
	add.s64 	%rd1799, %rd1754, %rd1798;
	st.global.u64 	[%rd1799], %rd299;
	add.s64 	%rd1800, %rd1797, %rd375;
	shl.b64 	%rd1801, %rd1800, 3;
	add.s64 	%rd1802, %rd1754, %rd1801;
	st.global.u64 	[%rd1802], %rd300;
	add.s64 	%rd1803, %rd1791, %rd1789;
	add.s64 	%rd1804, %rd1803, %rd1776;
	shl.b64 	%rd1805, %rd1804, 3;
	add.s64 	%rd1806, %rd1754, %rd1805;
	st.global.u64 	[%rd1806], %rd305;
	add.s64 	%rd1807, %rd1804, %rd375;
	shl.b64 	%rd1808, %rd1807, 3;
	add.s64 	%rd1809, %rd1754, %rd1808;
	st.global.u64 	[%rd1809], %rd302;
	add.s64 	%rd1810, %rd1807, %rd375;
	shl.b64 	%rd1811, %rd1810, 3;
	add.s64 	%rd1812, %rd1754, %rd1811;
	st.global.u64 	[%rd1812], %rd303;
	add.s64 	%rd1813, %rd1810, %rd375;
	shl.b64 	%rd1814, %rd1813, 3;
	add.s64 	%rd1815, %rd1754, %rd1814;
	st.global.u64 	[%rd1815], %rd304;
	add.s64 	%rd1816, %rd1804, %rd1789;
	add.s64 	%rd1817, %rd1816, %rd1776;
	shl.b64 	%rd1818, %rd1817, 3;
	add.s64 	%rd1819, %rd1754, %rd1818;
	st.global.u64 	[%rd1819], %rd309;
	add.s64 	%rd1820, %rd1817, %rd375;
	shl.b64 	%rd1821, %rd1820, 3;
	add.s64 	%rd1822, %rd1754, %rd1821;
	st.global.u64 	[%rd1822], %rd306;
	add.s64 	%rd1823, %rd1820, %rd375;
	shl.b64 	%rd1824, %rd1823, 3;
	add.s64 	%rd1825, %rd1754, %rd1824;
	st.global.u64 	[%rd1825], %rd307;
	add.s64 	%rd1826, %rd1823, %rd375;
	shl.b64 	%rd1827, %rd1826, 3;
	add.s64 	%rd1828, %rd1754, %rd1827;
	st.global.u64 	[%rd1828], %rd308;
	add.s64 	%rd1829, %rd1817, %rd1789;
	add.s64 	%rd1830, %rd1829, %rd1778;
	shl.b64 	%rd1831, %rd1830, 3;
	add.s64 	%rd1832, %rd1754, %rd1831;
	st.global.u64 	[%rd1832], %rd313;
	add.s64 	%rd1833, %rd1830, %rd375;
	shl.b64 	%rd1834, %rd1833, 3;
	add.s64 	%rd1835, %rd1754, %rd1834;
	st.global.u64 	[%rd1835], %rd310;
	add.s64 	%rd1836, %rd1833, %rd375;
	shl.b64 	%rd1837, %rd1836, 3;
	add.s64 	%rd1838, %rd1754, %rd1837;
	st.global.u64 	[%rd1838], %rd311;
	add.s64 	%rd1839, %rd1836, %rd375;
	shl.b64 	%rd1840, %rd1839, 3;
	add.s64 	%rd1841, %rd1754, %rd1840;
	st.global.u64 	[%rd1841], %rd312;
	add.s64 	%rd1842, %rd1830, %rd1789;
	add.s64 	%rd1843, %rd1842, %rd1776;
	shl.b64 	%rd1844, %rd1843, 3;
	add.s64 	%rd1845, %rd1754, %rd1844;
	st.global.u64 	[%rd1845], %rd317;
	add.s64 	%rd1846, %rd1843, %rd375;
	shl.b64 	%rd1847, %rd1846, 3;
	add.s64 	%rd1848, %rd1754, %rd1847;
	st.global.u64 	[%rd1848], %rd314;
	add.s64 	%rd1849, %rd1846, %rd375;
	shl.b64 	%rd1850, %rd1849, 3;
	add.s64 	%rd1851, %rd1754, %rd1850;
	st.global.u64 	[%rd1851], %rd315;
	add.s64 	%rd1852, %rd1849, %rd375;
	shl.b64 	%rd1853, %rd1852, 3;
	add.s64 	%rd1854, %rd1754, %rd1853;
	st.global.u64 	[%rd1854], %rd316;
	add.s64 	%rd1855, %rd1843, %rd1789;
	add.s64 	%rd1856, %rd1855, %rd1776;
	shl.b64 	%rd1857, %rd1856, 3;
	add.s64 	%rd1858, %rd1754, %rd1857;
	st.global.u64 	[%rd1858], %rd321;
	add.s64 	%rd1859, %rd1856, %rd375;
	shl.b64 	%rd1860, %rd1859, 3;
	add.s64 	%rd1861, %rd1754, %rd1860;
	st.global.u64 	[%rd1861], %rd318;
	add.s64 	%rd1862, %rd1859, %rd375;
	shl.b64 	%rd1863, %rd1862, 3;
	add.s64 	%rd1864, %rd1754, %rd1863;
	st.global.u64 	[%rd1864], %rd319;
	add.s64 	%rd1865, %rd1862, %rd375;
	shl.b64 	%rd1866, %rd1865, 3;
	add.s64 	%rd1867, %rd1754, %rd1866;
	st.global.u64 	[%rd1867], %rd320;
	add.s64 	%rd1868, %rd1856, %rd1789;
	add.s64 	%rd1869, %rd1868, %rd1776;
	shl.b64 	%rd1870, %rd1869, 3;
	add.s64 	%rd1871, %rd1754, %rd1870;
	st.global.u64 	[%rd1871], %rd325;
	add.s64 	%rd1872, %rd1869, %rd375;
	shl.b64 	%rd1873, %rd1872, 3;
	add.s64 	%rd1874, %rd1754, %rd1873;
	st.global.u64 	[%rd1874], %rd322;
	add.s64 	%rd1875, %rd1872, %rd375;
	shl.b64 	%rd1876, %rd1875, 3;
	add.s64 	%rd1877, %rd1754, %rd1876;
	st.global.u64 	[%rd1877], %rd323;
	add.s64 	%rd1878, %rd1875, %rd375;
	shl.b64 	%rd1879, %rd1878, 3;
	add.s64 	%rd1880, %rd1754, %rd1879;
	st.global.u64 	[%rd1880], %rd324;
	add.s64 	%rd1881, %rd1869, %rd1789;
	add.s64 	%rd1882, %rd1881, %rd1778;
	shl.b64 	%rd1883, %rd1882, 3;
	add.s64 	%rd1884, %rd1754, %rd1883;
	st.global.u64 	[%rd1884], %rd329;
	add.s64 	%rd1885, %rd1882, %rd375;
	shl.b64 	%rd1886, %rd1885, 3;
	add.s64 	%rd1887, %rd1754, %rd1886;
	st.global.u64 	[%rd1887], %rd326;
	add.s64 	%rd1888, %rd1885, %rd375;
	shl.b64 	%rd1889, %rd1888, 3;
	add.s64 	%rd1890, %rd1754, %rd1889;
	st.global.u64 	[%rd1890], %rd327;
	add.s64 	%rd1891, %rd1888, %rd375;
	shl.b64 	%rd1892, %rd1891, 3;
	add.s64 	%rd1893, %rd1754, %rd1892;
	st.global.u64 	[%rd1893], %rd328;
	add.s64 	%rd1894, %rd1882, %rd1789;
	add.s64 	%rd1895, %rd1894, %rd1776;
	shl.b64 	%rd1896, %rd1895, 3;
	add.s64 	%rd1897, %rd1754, %rd1896;
	st.global.u64 	[%rd1897], %rd333;
	add.s64 	%rd1898, %rd1895, %rd375;
	shl.b64 	%rd1899, %rd1898, 3;
	add.s64 	%rd1900, %rd1754, %rd1899;
	st.global.u64 	[%rd1900], %rd330;
	add.s64 	%rd1901, %rd1898, %rd375;
	shl.b64 	%rd1902, %rd1901, 3;
	add.s64 	%rd1903, %rd1754, %rd1902;
	st.global.u64 	[%rd1903], %rd331;
	add.s64 	%rd1904, %rd1901, %rd375;
	shl.b64 	%rd1905, %rd1904, 3;
	add.s64 	%rd1906, %rd1754, %rd1905;
	st.global.u64 	[%rd1906], %rd332;
	add.s64 	%rd1907, %rd1895, %rd1789;
	add.s64 	%rd1908, %rd1907, %rd1776;
	shl.b64 	%rd1909, %rd1908, 3;
	add.s64 	%rd1910, %rd1754, %rd1909;
	st.global.u64 	[%rd1910], %rd337;
	add.s64 	%rd1911, %rd1908, %rd375;
	shl.b64 	%rd1912, %rd1911, 3;
	add.s64 	%rd1913, %rd1754, %rd1912;
	st.global.u64 	[%rd1913], %rd334;
	add.s64 	%rd1914, %rd1911, %rd375;
	shl.b64 	%rd1915, %rd1914, 3;
	add.s64 	%rd1916, %rd1754, %rd1915;
	st.global.u64 	[%rd1916], %rd335;
	add.s64 	%rd1917, %rd1914, %rd375;
	shl.b64 	%rd1918, %rd1917, 3;
	add.s64 	%rd1919, %rd1754, %rd1918;
	st.global.u64 	[%rd1919], %rd336;
	add.s64 	%rd1920, %rd1908, %rd1789;
	add.s64 	%rd1921, %rd1920, %rd1776;
	shl.b64 	%rd1922, %rd1921, 3;
	add.s64 	%rd1923, %rd1754, %rd1922;
	st.global.u64 	[%rd1923], %rd341;
	add.s64 	%rd1924, %rd1921, %rd375;
	shl.b64 	%rd1925, %rd1924, 3;
	add.s64 	%rd1926, %rd1754, %rd1925;
	st.global.u64 	[%rd1926], %rd338;
	add.s64 	%rd1927, %rd1924, %rd375;
	shl.b64 	%rd1928, %rd1927, 3;
	add.s64 	%rd1929, %rd1754, %rd1928;
	st.global.u64 	[%rd1929], %rd339;
	add.s64 	%rd1930, %rd1927, %rd375;
	shl.b64 	%rd1931, %rd1930, 3;
	add.s64 	%rd1932, %rd1754, %rd1931;
	st.global.u64 	[%rd1932], %rd340;
	add.s64 	%rd1933, %rd1921, %rd1789;
	add.s64 	%rd1934, %rd1933, %rd1778;
	shl.b64 	%rd1935, %rd1934, 3;
	add.s64 	%rd1936, %rd1754, %rd1935;
	st.global.u64 	[%rd1936], %rd345;
	add.s64 	%rd1937, %rd1934, %rd375;
	shl.b64 	%rd1938, %rd1937, 3;
	add.s64 	%rd1939, %rd1754, %rd1938;
	st.global.u64 	[%rd1939], %rd342;
	add.s64 	%rd1940, %rd1937, %rd375;
	shl.b64 	%rd1941, %rd1940, 3;
	add.s64 	%rd1942, %rd1754, %rd1941;
	st.global.u64 	[%rd1942], %rd343;
	add.s64 	%rd1943, %rd1940, %rd375;
	shl.b64 	%rd1944, %rd1943, 3;
	add.s64 	%rd1945, %rd1754, %rd1944;
	st.global.u64 	[%rd1945], %rd344;
	add.s64 	%rd1946, %rd1934, %rd1789;
	add.s64 	%rd1947, %rd1946, %rd1776;
	shl.b64 	%rd1948, %rd1947, 3;
	add.s64 	%rd1949, %rd1754, %rd1948;
	st.global.u64 	[%rd1949], %rd349;
	add.s64 	%rd1950, %rd1947, %rd375;
	shl.b64 	%rd1951, %rd1950, 3;
	add.s64 	%rd1952, %rd1754, %rd1951;
	st.global.u64 	[%rd1952], %rd346;
	add.s64 	%rd1953, %rd1950, %rd375;
	shl.b64 	%rd1954, %rd1953, 3;
	add.s64 	%rd1955, %rd1754, %rd1954;
	st.global.u64 	[%rd1955], %rd347;
	add.s64 	%rd1956, %rd1953, %rd375;
	shl.b64 	%rd1957, %rd1956, 3;
	add.s64 	%rd1958, %rd1754, %rd1957;
	st.global.u64 	[%rd1958], %rd348;
	add.s64 	%rd1959, %rd1947, %rd1789;
	add.s64 	%rd1960, %rd1959, %rd1776;
	shl.b64 	%rd1961, %rd1960, 3;
	add.s64 	%rd1962, %rd1754, %rd1961;
	st.global.u64 	[%rd1962], %rd353;
	add.s64 	%rd1963, %rd1960, %rd375;
	shl.b64 	%rd1964, %rd1963, 3;
	add.s64 	%rd1965, %rd1754, %rd1964;
	st.global.u64 	[%rd1965], %rd350;
	add.s64 	%rd1966, %rd1963, %rd375;
	shl.b64 	%rd1967, %rd1966, 3;
	add.s64 	%rd1968, %rd1754, %rd1967;
	st.global.u64 	[%rd1968], %rd351;
	add.s64 	%rd1969, %rd1966, %rd375;
	shl.b64 	%rd1970, %rd1969, 3;
	add.s64 	%rd1971, %rd1754, %rd1970;
	st.global.u64 	[%rd1971], %rd352;
	add.s64 	%rd1972, %rd1960, %rd1789;
	add.s64 	%rd1973, %rd1972, %rd1776;
	shl.b64 	%rd1974, %rd1973, 3;
	add.s64 	%rd1975, %rd1754, %rd1974;
	st.global.u64 	[%rd1975], %rd357;
	add.s64 	%rd1976, %rd1973, %rd375;
	shl.b64 	%rd1977, %rd1976, 3;
	add.s64 	%rd1978, %rd1754, %rd1977;
	st.global.u64 	[%rd1978], %rd354;
	add.s64 	%rd1979, %rd1976, %rd375;
	shl.b64 	%rd1980, %rd1979, 3;
	add.s64 	%rd1981, %rd1754, %rd1980;
	st.global.u64 	[%rd1981], %rd355;
	add.s64 	%rd1982, %rd1979, %rd375;
	shl.b64 	%rd1983, %rd1982, 3;
	add.s64 	%rd1984, %rd1754, %rd1983;
	st.global.u64 	[%rd1984], %rd356;
	bra.uni 	BB21_54;

BB21_37:
	ld.param.u32 	%r265, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2+8];
	ld.param.u32 	%r264, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2+4];
	ld.param.u32 	%r263, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2];
	setp.gt.u32	%p31, %r45, %r263;
	sub.s32 	%r227, %r263, %r42;
	selp.b32	%r48, %r227, 4, %p31;
	sub.s32 	%r228, %r264, %r43;
	setp.gt.u32	%p32, %r46, %r264;
	selp.b32	%r49, %r228, 4, %p32;
	sub.s32 	%r229, %r265, %r44;
	setp.gt.u32	%p33, %r47, %r265;
	selp.b32	%r50, %r229, 4, %p33;
	setp.eq.s32	%p34, %r50, 0;
	@%p34 bra 	BB21_54;

	ld.param.u32 	%r269, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_2];
	ld.param.u32 	%r268, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3+8];
	ld.param.u32 	%r267, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3+4];
	ld.param.u32 	%r266, [_ZN5cuZFP11cudaDecode3IxLi64EEEvPyPT_5uint34int3S4_j_param_3];
	add.u64 	%rd388, %SPL, 512;
	mul.lo.s32 	%r231, %r49, %r267;
	sub.s32 	%r232, %r268, %r231;
	cvt.s64.s32	%rd379, %r232;
	mov.u32 	%r233, 4;
	sub.s32 	%r234, %r233, %r49;
	shl.b32 	%r235, %r234, 2;
	cvt.s64.s32	%rd380, %r235;
	mul.lo.s32 	%r236, %r48, %r266;
	sub.s32 	%r237, %r267, %r236;
	cvt.s64.s32	%rd381, %r237;
	sub.s32 	%r238, %r233, %r48;
	cvt.s64.s32	%rd382, %r238;
	mov.u32 	%r239, -5;
	sub.s32 	%r240, %r239, %r42;
	not.b32 	%r241, %r269;
	max.u32 	%r242, %r241, %r240;
	not.b32 	%r243, %r242;
	sub.s32 	%r51, %r243, %r42;
	and.b32  	%r52, %r51, 3;
	mul.wide.s32 	%rd383, %r266, 32;
	mul.wide.s32 	%rd384, %r266, 8;
	mov.u32 	%r230, 0;
	shl.b64 	%rd1773, %rd379, 3;
	shl.b64 	%rd1774, %rd380, 3;
	shl.b64 	%rd1771, %rd381, 3;
	shl.b64 	%rd1772, %rd382, 3;
	mov.u32 	%r297, %r230;

BB21_39:
	setp.eq.s32	%p35, %r49, 0;
	mov.u32 	%r298, %r230;
	@%p35 bra 	BB21_52;

BB21_40:
	setp.eq.s32	%p36, %r48, 0;
	@%p36 bra 	BB21_41;
	bra.uni 	BB21_42;

BB21_41:
	mov.u64 	%rd2156, %rd387;
	mov.u64 	%rd2157, %rd388;
	bra.uni 	BB21_51;

BB21_42:
	setp.eq.s32	%p37, %r52, 0;
	mov.u64 	%rd2157, 0;
	mov.u32 	%r302, 0;
	@%p37 bra 	BB21_43;
	bra.uni 	BB21_44;

BB21_43:
	mov.u64 	%rd2156, %rd2157;
	bra.uni 	BB21_49;

BB21_44:
	setp.eq.s32	%p38, %r52, 1;
	mov.u32 	%r300, 0;
	@%p38 bra 	BB21_48;

	setp.eq.s32	%p39, %r52, 2;
	mov.u32 	%r300, 1;
	@%p39 bra 	BB21_47;

	ld.local.u64 	%rd1758, [%rd388];
	st.global.u64 	[%rd387], %rd1758;
	shl.b64 	%rd1759, %rd375, 3;
	add.s64 	%rd387, %rd387, %rd1759;
	add.s64 	%rd388, %rd388, 8;
	mov.u32 	%r300, 2;

BB21_47:
	ld.local.u64 	%rd1760, [%rd388];
	st.global.u64 	[%rd387], %rd1760;
	shl.b64 	%rd1761, %rd375, 3;
	add.s64 	%rd387, %rd387, %rd1761;
	add.s64 	%rd388, %rd388, 8;

BB21_48:
	ld.local.u64 	%rd1762, [%rd388];
	st.global.u64 	[%rd387], %rd1762;
	add.s32 	%r302, %r300, 1;
	shl.b64 	%rd1763, %rd375, 3;
	add.s64 	%rd387, %rd387, %rd1763;
	add.s64 	%rd388, %rd388, 8;
	mov.u64 	%rd2157, %rd388;
	mov.u64 	%rd2156, %rd387;

BB21_49:
	setp.lt.u32	%p40, %r51, 4;
	@%p40 bra 	BB21_51;

BB21_50:
	ld.local.u64 	%rd1764, [%rd388];
	ld.local.u64 	%rd1765, [%rd388+8];
	ld.local.u64 	%rd1766, [%rd388+16];
	ld.local.u64 	%rd1767, [%rd388+24];
	st.global.u64 	[%rd387], %rd1764;
	add.s64 	%rd1768, %rd387, %rd384;
	st.global.u64 	[%rd1768], %rd1765;
	add.s64 	%rd1769, %rd1768, %rd384;
	st.global.u64 	[%rd1769], %rd1766;
	add.s64 	%rd1770, %rd1769, %rd384;
	st.global.u64 	[%rd1770], %rd1767;
	add.s64 	%rd388, %rd388, 32;
	add.s64 	%rd2156, %rd387, %rd383;
	add.s32 	%r302, %r302, 4;
	setp.lt.u32	%p41, %r302, %r48;
	add.s64 	%rd387, %rd1770, %rd384;
	mov.u64 	%rd2157, %rd388;
	@%p41 bra 	BB21_50;

BB21_51:
	add.s64 	%rd387, %rd2156, %rd1771;
	add.s64 	%rd388, %rd2157, %rd1772;
	add.s32 	%r298, %r298, 1;
	setp.lt.u32	%p42, %r298, %r49;
	@%p42 bra 	BB21_40;

BB21_52:
	add.s64 	%rd387, %rd387, %rd1773;
	add.s64 	%rd388, %rd388, %rd1774;
	add.s32 	%r297, %r297, 1;
	setp.lt.u32	%p43, %r297, %r50;
	@%p43 bra 	BB21_39;

BB21_54:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj
.visible .entry _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj(
	.param .u64 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_1,
	.param .u32 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_2,
	.param .u32 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_3,
	.param .u32 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_4,
	.param .u32 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_5,
	.param .u32 _ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_6
)
{
	.local .align 16 .b8 	__local_depot22[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<31>;
	.reg .b32 	%r<120>;
	.reg .b64 	%rd<218>;


	mov.u64 	%SPL, __local_depot22;
	add.u64 	%rd1, %SPL, 32;
	mov.u32 	%r43, %ctaid.z;
	mov.u32 	%r44, %nctaid.y;
	mov.u32 	%r45, %ctaid.y;
	mad.lo.s32 	%r46, %r43, %r44, %r45;
	mov.u32 	%r47, %nctaid.x;
	mov.u32 	%r48, %ctaid.x;
	mad.lo.s32 	%r49, %r46, %r47, %r48;
	mov.u32 	%r50, %ntid.x;
	mul.wide.u32 	%rd82, %r49, %r50;
	mov.u32 	%r51, %tid.x;
	cvt.u64.u32	%rd83, %r51;
	add.s64 	%rd2, %rd82, %rd83;
	ld.param.u32 	%rd84, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_5];
	setp.ge.u64	%p5, %rd2, %rd84;
	@%p5 bra 	BB22_39;

	ld.param.u32 	%r97, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_6];
	ld.param.u64 	%rd182, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_0];
	cvta.to.global.u64 	%rd93, %rd182;
	cvt.u32.u64	%r54, %rd2;
	mul.lo.s32 	%r55, %r54, %r97;
	cvt.s64.s32	%rd94, %r55;
	shr.s64 	%rd95, %rd94, 6;
	shl.b64 	%rd96, %rd95, 3;
	add.s64 	%rd197, %rd93, %rd96;
	and.b32  	%r110, %r55, 63;
	ld.global.u64 	%rd97, [%rd197];
	mov.u64 	%rd183, 0;
	st.local.v2.u64 	[%rd1], {%rd183, %rd183};
	st.local.v2.u64 	[%rd1+16], {%rd183, %rd183};
	setp.eq.s32	%p6, %r97, 0;
	mov.u32 	%r53, 0;
	@%p6 bra 	BB22_2;

	shr.u64 	%rd196, %rd97, %r110;
	mov.u32 	%r98, 63;
	ld.param.u32 	%r105, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_6];
	mov.u64 	%rd184, %rd183;
	mov.u64 	%rd185, %rd183;
	mov.u64 	%rd186, %rd183;
	mov.u32 	%r106, %r53;

BB22_4:
	min.u32 	%r6, %r106, %r105;
	mov.u32 	%r57, 64;
	sub.s32 	%r58, %r57, %r110;
	min.u32 	%r59, %r58, %r6;
	cvt.u64.u32	%rd11, %r59;
	shr.u64 	%rd189, %rd196, %r6;
	add.s32 	%r102, %r59, %r110;
	setp.lt.u32	%p7, %r6, %r58;
	@%p7 bra 	BB22_5;
	bra.uni 	BB22_6;

BB22_5:
	mov.u32 	%r103, %r53;
	bra.uni 	BB22_7;

BB22_6:
	cvt.u32.u64	%r61, %rd11;
	add.s64 	%rd13, %rd197, 8;
	ld.global.u64 	%rd189, [%rd197+8];
	sub.s32 	%r103, %r6, %r61;
	mov.u32 	%r102, 0;
	mov.u64 	%rd197, %rd13;

BB22_7:
	mov.u64 	%rd100, 1;
	shl.b64 	%rd101, %rd100, %r103;
	add.s64 	%rd102, %rd101, -1;
	and.b64  	%rd103, %rd102, %rd189;
	cvt.u32.u64	%r62, %rd11;
	shl.b64 	%rd104, %rd103, %r62;
	shl.b64 	%rd105, %rd100, %r62;
	add.s64 	%rd106, %rd105, -1;
	and.b64  	%rd107, %rd106, %rd196;
	add.s64 	%rd193, %rd104, %rd107;
	shr.u64 	%rd191, %rd189, %r103;
	add.s32 	%r110, %r103, %r102;
	sub.s32 	%r105, %r105, %r6;
	bra.uni 	BB22_8;

BB22_26:
	add.s32 	%r106, %r24, 1;
	mov.u64 	%rd181, 1;
	add.s32 	%r66, %r106, -1;
	shl.b64 	%rd123, %rd181, %r66;
	add.s64 	%rd193, %rd123, %rd193;

BB22_8:
	setp.eq.s32	%p9, %r105, 0;
	setp.gt.u32	%p10, %r106, 3;
	mov.pred 	%p29, 0;
	or.pred  	%p11, %p10, %p9;
	@%p11 bra 	BB22_9;

	add.s32 	%r110, %r110, 1;
	setp.gt.u32	%p12, %r110, 63;
	@%p12 bra 	BB22_12;
	bra.uni 	BB22_11;

BB22_12:
	add.s64 	%rd23, %rd197, 8;
	ld.global.u64 	%rd196, [%rd197+8];
	mov.u32 	%r110, 0;
	mov.u64 	%rd197, %rd23;
	bra.uni 	BB22_13;

BB22_9:
	mov.u64 	%rd196, %rd191;
	bra.uni 	BB22_14;

BB22_11:
	shr.u64 	%rd196, %rd191, 1;

BB22_13:
	and.b64  	%rd108, %rd191, 1;
	setp.eq.b64	%p29, %rd108, 1;
	add.s32 	%r105, %r105, -1;

BB22_14:
	@%p29 bra 	BB22_15;
	bra.uni 	BB22_19;

BB22_15:
	mov.u64 	%rd191, %rd196;

BB22_16:
	mov.u32 	%r24, %r106;
	setp.eq.s32	%p17, %r105, 0;
	setp.gt.u32	%p18, %r24, 2;
	mov.pred 	%p30, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB22_25;

	add.s32 	%r110, %r110, 1;
	setp.gt.u32	%p20, %r110, 63;
	@%p20 bra 	BB22_23;
	bra.uni 	BB22_18;

BB22_23:
	add.s64 	%rd40, %rd197, 8;
	ld.global.u64 	%rd200, [%rd197+8];
	mov.u32 	%r110, 0;
	mov.u64 	%rd197, %rd40;
	bra.uni 	BB22_24;

BB22_18:
	shr.u64 	%rd200, %rd191, 1;

BB22_24:
	and.b64  	%rd121, %rd191, 1;
	setp.eq.b64	%p21, %rd121, 1;
	not.pred 	%p30, %p21;
	add.s32 	%r105, %r105, -1;
	mov.u64 	%rd191, %rd200;

BB22_25:
	add.s32 	%r106, %r24, 1;
	@%p30 bra 	BB22_16;
	bra.uni 	BB22_26;

BB22_19:
	and.b64  	%rd109, %rd193, 1;
	shl.b64 	%rd110, %rd109, %r98;
	add.s64 	%rd186, %rd186, %rd110;
	bfe.u64 	%rd111, %rd193, 1, 1;
	shl.b64 	%rd112, %rd111, %r98;
	add.s64 	%rd185, %rd185, %rd112;
	bfe.u64 	%rd113, %rd193, 2, 1;
	shl.b64 	%rd114, %rd113, %r98;
	add.s64 	%rd184, %rd184, %rd114;
	bfe.u64 	%rd115, %rd193, 3, 1;
	shl.b64 	%rd116, %rd115, %r98;
	add.s64 	%rd183, %rd183, %rd116;
	setp.ne.s32	%p13, %r105, 0;
	selp.b32	%r64, -1, 0, %p13;
	add.s32 	%r21, %r64, %r98;
	setp.ne.s32	%p14, %r98, 0;
	and.pred  	%p15, %p14, %p13;
	mov.u32 	%r98, %r21;
	@%p15 bra 	BB22_4;

	xor.b64  	%rd117, %rd186, -6148914691236517206;
	add.s64 	%rd207, %rd117, 6148914691236517206;
	xor.b64  	%rd118, %rd185, -6148914691236517206;
	add.s64 	%rd206, %rd118, 6148914691236517206;
	xor.b64  	%rd119, %rd184, -6148914691236517206;
	add.s64 	%rd205, %rd119, 6148914691236517206;
	xor.b64  	%rd120, %rd183, -6148914691236517206;
	add.s64 	%rd183, %rd120, 6148914691236517206;
	bra.uni 	BB22_21;

BB22_2:
	mov.u64 	%rd205, %rd183;
	mov.u64 	%rd206, %rd183;
	mov.u64 	%rd207, %rd183;

BB22_21:
	ld.param.u64 	%rd179, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_1];
	ld.param.u32 	%r89, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_2];
	ld.param.u32 	%r88, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_3];
	ld.const.u8 	%r67, [c_perm_1];
	mul.wide.u32 	%rd124, %r67, 8;
	add.u64 	%rd126, %SPL, 0;
	add.s64 	%rd127, %rd126, %rd124;
	st.local.u64 	[%rd127], %rd207;
	ld.const.u8 	%r68, [c_perm_1+1];
	mul.wide.u32 	%rd128, %r68, 8;
	add.s64 	%rd129, %rd126, %rd128;
	st.local.u64 	[%rd129], %rd206;
	ld.const.u8 	%r69, [c_perm_1+2];
	mul.wide.u32 	%rd130, %r69, 8;
	add.s64 	%rd131, %rd126, %rd130;
	st.local.u64 	[%rd131], %rd205;
	ld.const.u8 	%r70, [c_perm_1+3];
	mul.wide.u32 	%rd132, %r70, 8;
	add.s64 	%rd133, %rd126, %rd132;
	st.local.u64 	[%rd133], %rd183;
	ld.local.v2.u64 	{%rd134, %rd135}, [%rd126];
	ld.local.v2.u64 	{%rd138, %rd139}, [%rd126+16];
	shr.s64 	%rd142, %rd139, 1;
	add.s64 	%rd143, %rd142, %rd135;
	shr.s64 	%rd144, %rd143, 1;
	sub.s64 	%rd145, %rd139, %rd144;
	add.s64 	%rd146, %rd145, %rd143;
	shl.b64 	%rd147, %rd145, 1;
	sub.s64 	%rd148, %rd147, %rd146;
	add.s64 	%rd149, %rd138, %rd134;
	shl.b64 	%rd150, %rd134, 1;
	sub.s64 	%rd151, %rd150, %rd149;
	add.s64 	%rd51, %rd146, %rd149;
	shl.b64 	%rd152, %rd149, 1;
	sub.s64 	%rd52, %rd152, %rd51;
	add.s64 	%rd53, %rd148, %rd151;
	shl.b64 	%rd153, %rd151, 1;
	sub.s64 	%rd54, %rd153, %rd53;
	st.local.v2.u64 	[%rd126+16], {%rd52, %rd53};
	st.local.u64 	[%rd126+8], %rd51;
	st.local.v2.u64 	[%rd1], {%rd54, %rd51};
	st.local.v2.u64 	[%rd1+16], {%rd52, %rd53};
	shl.b64 	%rd159, %rd2, 2;
	cvt.u32.u64	%r80, %rd159;
	and.b64  	%rd160, %rd159, 4294967292;
	cvt.s64.s32	%rd55, %r88;
	mul.lo.s64 	%rd56, %rd160, %rd55;
	add.s32 	%r81, %r80, 4;
	setp.gt.u32	%p22, %r81, %r89;
	cvta.to.global.u64 	%rd161, %rd179;
	shl.b64 	%rd162, %rd56, 3;
	add.s64 	%rd57, %rd161, %rd162;
	@%p22 bra 	BB22_27;
	bra.uni 	BB22_22;

BB22_27:
	ld.param.u32 	%r92, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_4];
	ld.param.u32 	%r91, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_2];
	add.s32 	%r82, %r91, 4;
	sub.s32 	%r31, %r82, %r92;
	setp.eq.s32	%p23, %r82, %r92;
	@%p23 bra 	BB22_39;

	mov.u32 	%r117, 1;
	max.u32 	%r32, %r31, %r117;
	and.b32  	%r86, %r32, 3;
	mov.u32 	%r119, 0;
	setp.eq.s32	%p24, %r86, 0;
	@%p24 bra 	BB22_36;

	setp.eq.s32	%p25, %r86, 1;
	@%p25 bra 	BB22_30;
	bra.uni 	BB22_31;

BB22_30:
	mov.u32 	%r117, %r119;
	mov.u64 	%rd213, %rd1;
	bra.uni 	BB22_35;

BB22_22:
	ld.param.u32 	%r90, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_3];
	st.global.u64 	[%rd57], %rd54;
	mul.wide.s32 	%rd163, %r90, 8;
	add.s64 	%rd164, %rd57, %rd163;
	st.global.u64 	[%rd164], %rd51;
	add.s64 	%rd165, %rd164, %rd163;
	st.global.u64 	[%rd165], %rd52;
	add.s64 	%rd166, %rd165, %rd163;
	st.global.u64 	[%rd166], %rd53;
	bra.uni 	BB22_39;

BB22_31:
	setp.eq.s32	%p26, %r86, 2;
	@%p26 bra 	BB22_32;
	bra.uni 	BB22_33;

BB22_32:
	mov.u64 	%rd51, %rd54;
	bra.uni 	BB22_34;

BB22_33:
	st.global.u64 	[%rd57], %rd54;
	add.s64 	%rd168, %rd56, %rd55;
	shl.b64 	%rd169, %rd168, 3;
	add.s64 	%rd57, %rd161, %rd169;
	add.s64 	%rd1, %rd1, 8;
	mov.u32 	%r117, 2;

BB22_34:
	st.global.u64 	[%rd57], %rd51;
	shl.b64 	%rd170, %rd55, 3;
	add.s64 	%rd57, %rd57, %rd170;
	add.s64 	%rd213, %rd1, 8;
	ld.local.u64 	%rd54, [%rd1+8];

BB22_35:
	st.global.u64 	[%rd57], %rd54;
	add.s64 	%rd1, %rd213, 8;
	add.s32 	%r119, %r117, 1;
	shl.b64 	%rd171, %rd55, 3;
	add.s64 	%rd57, %rd57, %rd171;

BB22_36:
	setp.lt.u32	%p27, %r32, 4;
	@%p27 bra 	BB22_39;

	ld.param.u32 	%r93, [_ZN5cuZFP11cudaDecode1IxEEvPyPT_jijjj_param_3];
	mul.wide.s32 	%rd74, %r93, 8;

BB22_38:
	ld.local.u64 	%rd172, [%rd1];
	ld.local.u64 	%rd173, [%rd1+8];
	ld.local.u64 	%rd174, [%rd1+16];
	ld.local.u64 	%rd175, [%rd1+24];
	st.global.u64 	[%rd57], %rd172;
	add.s64 	%rd176, %rd57, %rd74;
	st.global.u64 	[%rd176], %rd173;
	add.s64 	%rd177, %rd176, %rd74;
	st.global.u64 	[%rd177], %rd174;
	add.s64 	%rd178, %rd177, %rd74;
	add.s64 	%rd57, %rd178, %rd74;
	st.global.u64 	[%rd178], %rd175;
	add.s64 	%rd1, %rd1, 32;
	add.s32 	%r119, %r119, 4;
	setp.lt.u32	%p28, %r119, %r31;
	@%p28 bra 	BB22_38;

BB22_39:
	ret;
}

	// .globl	_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j
.visible .entry _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j(
	.param .u64 _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_0,
	.param .u64 _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_1,
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_2[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_3[8],
	.param .align 8 .b8 _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_4[8],
	.param .u32 _ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_5
)
{
	.local .align 16 .b8 	__local_depot23[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .b32 	%r<190>;
	.reg .b64 	%rd<611>;


	mov.u64 	%SPL, __local_depot23;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd163, [_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_0];
	ld.param.v2.u32 	{%r60, %r61}, [_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_2];
	ld.param.v2.u32 	{%r62, %r63}, [_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_3];
	ld.param.v2.u32 	{%r64, %r65}, [_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_4];
	ld.param.u32 	%r174, [_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_5];
	add.u64 	%rd165, %SP, 128;
	mov.u32 	%r66, %ctaid.z;
	mov.u32 	%r67, %nctaid.y;
	mov.u32 	%r68, %ctaid.y;
	mad.lo.s32 	%r69, %r66, %r67, %r68;
	mov.u32 	%r70, %nctaid.x;
	mov.u32 	%r71, %ctaid.x;
	mad.lo.s32 	%r72, %r69, %r70, %r71;
	mov.u32 	%r73, %ntid.x;
	mul.wide.u32 	%rd166, %r72, %r73;
	mov.u32 	%r74, %tid.x;
	cvt.u64.u32	%rd167, %r74;
	add.s64 	%rd2, %rd166, %rd167;
	mul.lo.s32 	%r75, %r64, %r65;
	shr.u32 	%r76, %r75, 4;
	cvt.u64.u32	%rd168, %r76;
	setp.ge.u64	%p5, %rd2, %rd168;
	@%p5 bra 	BB23_49;

	cvta.to.global.u64 	%rd169, %rd163;
	cvt.u32.u64	%r78, %rd2;
	mul.lo.s32 	%r79, %r78, %r174;
	cvt.s64.s32	%rd170, %r79;
	shr.s64 	%rd171, %rd170, 6;
	shl.b64 	%rd172, %rd171, 3;
	add.s64 	%rd570, %rd169, %rd172;
	and.b32  	%r179, %r79, 63;
	ld.global.u64 	%rd173, [%rd570];
	shr.u64 	%rd571, %rd173, %r179;
	cvta.to.local.u64 	%rd544, %rd165;
	mov.u32 	%r77, 0;
	mov.u32 	%r166, %r77;

BB23_2:
	st.local.v2.u32 	[%rd544], {%r77, %r77};
	add.s64 	%rd544, %rd544, 8;
	add.s32 	%r166, %r166, 1;
	setp.lt.u32	%p6, %r166, 16;
	@%p6 bra 	BB23_2;

	setp.eq.s32	%p7, %r174, 0;
	mov.u32 	%r82, 0;
	mov.u32 	%r167, 63;
	mov.u64 	%rd545, 0;
	@%p7 bra 	BB23_4;

	mov.u64 	%rd546, %rd545;
	mov.u64 	%rd547, %rd545;
	mov.u64 	%rd548, %rd545;
	mov.u64 	%rd549, %rd545;
	mov.u64 	%rd550, %rd545;
	mov.u64 	%rd551, %rd545;
	mov.u64 	%rd552, %rd545;
	mov.u64 	%rd553, %rd545;
	mov.u64 	%rd554, %rd545;
	mov.u64 	%rd555, %rd545;
	mov.u64 	%rd556, %rd545;
	mov.u64 	%rd557, %rd545;
	mov.u64 	%rd558, %rd545;
	mov.u64 	%rd559, %rd545;
	mov.u64 	%rd560, %rd545;
	mov.u32 	%r175, %r82;

BB23_6:
	min.u32 	%r14, %r175, %r174;
	mov.u32 	%r84, 64;
	sub.s32 	%r85, %r84, %r179;
	min.u32 	%r86, %r85, %r14;
	cvt.u64.u32	%rd26, %r86;
	shr.u64 	%rd564, %rd571, %r14;
	add.s32 	%r171, %r86, %r179;
	setp.lt.u32	%p8, %r14, %r85;
	@%p8 bra 	BB23_7;
	bra.uni 	BB23_8;

BB23_7:
	mov.u32 	%r172, %r82;
	bra.uni 	BB23_9;

BB23_8:
	cvt.u32.u64	%r88, %rd26;
	add.s64 	%rd28, %rd570, 8;
	ld.global.u64 	%rd564, [%rd570+8];
	sub.s32 	%r172, %r14, %r88;
	mov.u32 	%r171, 0;
	mov.u64 	%rd570, %rd28;

BB23_9:
	mov.u64 	%rd207, 1;
	shl.b64 	%rd208, %rd207, %r172;
	add.s64 	%rd209, %rd208, -1;
	and.b64  	%rd210, %rd209, %rd564;
	cvt.u32.u64	%r89, %rd26;
	shl.b64 	%rd211, %rd210, %r89;
	shl.b64 	%rd212, %rd207, %r89;
	add.s64 	%rd213, %rd212, -1;
	and.b64  	%rd214, %rd213, %rd571;
	add.s64 	%rd567, %rd211, %rd214;
	shr.u64 	%rd566, %rd564, %r172;
	add.s32 	%r179, %r172, %r171;
	sub.s32 	%r174, %r174, %r14;
	bra.uni 	BB23_10;

BB23_28:
	add.s32 	%r175, %r32, 1;
	mov.u64 	%rd543, 1;
	add.s32 	%r93, %r175, -1;
	shl.b64 	%rd266, %rd543, %r93;
	add.s64 	%rd567, %rd266, %rd567;

BB23_10:
	setp.eq.s32	%p10, %r174, 0;
	setp.gt.u32	%p11, %r175, 15;
	mov.pred 	%p38, 0;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB23_11;

	add.s32 	%r179, %r179, 1;
	setp.gt.u32	%p13, %r179, 63;
	@%p13 bra 	BB23_14;
	bra.uni 	BB23_13;

BB23_14:
	add.s64 	%rd38, %rd570, 8;
	ld.global.u64 	%rd571, [%rd570+8];
	mov.u32 	%r179, 0;
	mov.u64 	%rd570, %rd38;
	bra.uni 	BB23_15;

BB23_11:
	mov.u64 	%rd571, %rd566;
	bra.uni 	BB23_16;

BB23_13:
	shr.u64 	%rd571, %rd566, 1;

BB23_15:
	and.b64  	%rd215, %rd566, 1;
	setp.eq.b64	%p38, %rd215, 1;
	add.s32 	%r174, %r174, -1;

BB23_16:
	@%p38 bra 	BB23_17;
	bra.uni 	BB23_21;

BB23_17:
	mov.u64 	%rd566, %rd571;

BB23_18:
	mov.u32 	%r32, %r175;
	setp.eq.s32	%p18, %r174, 0;
	setp.gt.u32	%p19, %r32, 14;
	mov.pred 	%p39, 0;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	BB23_27;

	add.s32 	%r179, %r179, 1;
	setp.gt.u32	%p21, %r179, 63;
	@%p21 bra 	BB23_25;
	bra.uni 	BB23_20;

BB23_25:
	add.s64 	%rd79, %rd570, 8;
	ld.global.u64 	%rd575, [%rd570+8];
	mov.u32 	%r179, 0;
	mov.u64 	%rd570, %rd79;
	bra.uni 	BB23_26;

BB23_20:
	shr.u64 	%rd575, %rd566, 1;

BB23_26:
	and.b64  	%rd264, %rd566, 1;
	setp.eq.b64	%p22, %rd264, 1;
	not.pred 	%p39, %p22;
	add.s32 	%r174, %r174, -1;
	mov.u64 	%rd566, %rd575;

BB23_27:
	add.s32 	%r175, %r32, 1;
	@%p39 bra 	BB23_18;
	bra.uni 	BB23_28;

BB23_21:
	and.b64  	%rd216, %rd567, 1;
	shl.b64 	%rd217, %rd216, %r167;
	add.s64 	%rd560, %rd560, %rd217;
	bfe.u64 	%rd218, %rd567, 1, 1;
	shl.b64 	%rd219, %rd218, %r167;
	add.s64 	%rd559, %rd559, %rd219;
	bfe.u64 	%rd220, %rd567, 2, 1;
	shl.b64 	%rd221, %rd220, %r167;
	add.s64 	%rd558, %rd558, %rd221;
	bfe.u64 	%rd222, %rd567, 3, 1;
	shl.b64 	%rd223, %rd222, %r167;
	add.s64 	%rd557, %rd557, %rd223;
	bfe.u64 	%rd224, %rd567, 4, 1;
	shl.b64 	%rd225, %rd224, %r167;
	add.s64 	%rd556, %rd556, %rd225;
	bfe.u64 	%rd226, %rd567, 5, 1;
	shl.b64 	%rd227, %rd226, %r167;
	add.s64 	%rd555, %rd555, %rd227;
	bfe.u64 	%rd228, %rd567, 6, 1;
	shl.b64 	%rd229, %rd228, %r167;
	add.s64 	%rd554, %rd554, %rd229;
	bfe.u64 	%rd230, %rd567, 7, 1;
	shl.b64 	%rd231, %rd230, %r167;
	add.s64 	%rd553, %rd553, %rd231;
	bfe.u64 	%rd232, %rd567, 8, 1;
	shl.b64 	%rd233, %rd232, %r167;
	add.s64 	%rd552, %rd552, %rd233;
	bfe.u64 	%rd234, %rd567, 9, 1;
	shl.b64 	%rd235, %rd234, %r167;
	add.s64 	%rd551, %rd551, %rd235;
	bfe.u64 	%rd236, %rd567, 10, 1;
	shl.b64 	%rd237, %rd236, %r167;
	add.s64 	%rd550, %rd550, %rd237;
	bfe.u64 	%rd238, %rd567, 11, 1;
	shl.b64 	%rd239, %rd238, %r167;
	add.s64 	%rd549, %rd549, %rd239;
	bfe.u64 	%rd240, %rd567, 12, 1;
	shl.b64 	%rd241, %rd240, %r167;
	add.s64 	%rd548, %rd548, %rd241;
	bfe.u64 	%rd242, %rd567, 13, 1;
	shl.b64 	%rd243, %rd242, %r167;
	add.s64 	%rd547, %rd547, %rd243;
	bfe.u64 	%rd244, %rd567, 14, 1;
	shl.b64 	%rd245, %rd244, %r167;
	add.s64 	%rd546, %rd546, %rd245;
	bfe.u64 	%rd246, %rd567, 15, 1;
	shl.b64 	%rd247, %rd246, %r167;
	add.s64 	%rd545, %rd545, %rd247;
	setp.ne.s32	%p14, %r174, 0;
	selp.b32	%r91, -1, 0, %p14;
	add.s32 	%r29, %r91, %r167;
	setp.ne.s32	%p15, %r167, 0;
	and.pred  	%p16, %p15, %p14;
	mov.u32 	%r167, %r29;
	@%p16 bra 	BB23_6;

	xor.b64  	%rd248, %rd560, -6148914691236517206;
	add.s64 	%rd593, %rd248, 6148914691236517206;
	xor.b64  	%rd249, %rd559, -6148914691236517206;
	add.s64 	%rd592, %rd249, 6148914691236517206;
	xor.b64  	%rd250, %rd558, -6148914691236517206;
	add.s64 	%rd591, %rd250, 6148914691236517206;
	xor.b64  	%rd251, %rd557, -6148914691236517206;
	add.s64 	%rd590, %rd251, 6148914691236517206;
	xor.b64  	%rd252, %rd556, -6148914691236517206;
	add.s64 	%rd589, %rd252, 6148914691236517206;
	xor.b64  	%rd253, %rd555, -6148914691236517206;
	add.s64 	%rd588, %rd253, 6148914691236517206;
	xor.b64  	%rd254, %rd554, -6148914691236517206;
	add.s64 	%rd587, %rd254, 6148914691236517206;
	xor.b64  	%rd255, %rd553, -6148914691236517206;
	add.s64 	%rd586, %rd255, 6148914691236517206;
	xor.b64  	%rd256, %rd552, -6148914691236517206;
	add.s64 	%rd585, %rd256, 6148914691236517206;
	xor.b64  	%rd257, %rd551, -6148914691236517206;
	add.s64 	%rd584, %rd257, 6148914691236517206;
	xor.b64  	%rd258, %rd550, -6148914691236517206;
	add.s64 	%rd583, %rd258, 6148914691236517206;
	xor.b64  	%rd259, %rd549, -6148914691236517206;
	add.s64 	%rd582, %rd259, 6148914691236517206;
	xor.b64  	%rd260, %rd548, -6148914691236517206;
	add.s64 	%rd581, %rd260, 6148914691236517206;
	xor.b64  	%rd261, %rd547, -6148914691236517206;
	add.s64 	%rd580, %rd261, 6148914691236517206;
	xor.b64  	%rd262, %rd546, -6148914691236517206;
	add.s64 	%rd579, %rd262, 6148914691236517206;
	xor.b64  	%rd263, %rd545, -6148914691236517206;
	add.s64 	%rd545, %rd263, 6148914691236517206;
	bra.uni 	BB23_23;

BB23_4:
	mov.u64 	%rd579, %rd545;
	mov.u64 	%rd580, %rd545;
	mov.u64 	%rd581, %rd545;
	mov.u64 	%rd582, %rd545;
	mov.u64 	%rd583, %rd545;
	mov.u64 	%rd584, %rd545;
	mov.u64 	%rd585, %rd545;
	mov.u64 	%rd586, %rd545;
	mov.u64 	%rd587, %rd545;
	mov.u64 	%rd588, %rd545;
	mov.u64 	%rd589, %rd545;
	mov.u64 	%rd590, %rd545;
	mov.u64 	%rd591, %rd545;
	mov.u64 	%rd592, %rd545;
	mov.u64 	%rd593, %rd545;

BB23_23:
	add.u64 	%rd539, %SPL, 128;
	ld.const.u8 	%r94, [c_perm_2];
	mul.wide.u32 	%rd267, %r94, 8;
	add.u64 	%rd269, %SPL, 0;
	add.s64 	%rd270, %rd269, %rd267;
	st.local.u64 	[%rd270], %rd593;
	ld.const.u8 	%r95, [c_perm_2+1];
	mul.wide.u32 	%rd271, %r95, 8;
	add.s64 	%rd272, %rd269, %rd271;
	st.local.u64 	[%rd272], %rd592;
	ld.const.u8 	%r96, [c_perm_2+2];
	mul.wide.u32 	%rd273, %r96, 8;
	add.s64 	%rd274, %rd269, %rd273;
	st.local.u64 	[%rd274], %rd591;
	ld.const.u8 	%r97, [c_perm_2+3];
	mul.wide.u32 	%rd275, %r97, 8;
	add.s64 	%rd276, %rd269, %rd275;
	st.local.u64 	[%rd276], %rd590;
	ld.const.u8 	%r98, [c_perm_2+4];
	mul.wide.u32 	%rd277, %r98, 8;
	add.s64 	%rd278, %rd269, %rd277;
	st.local.u64 	[%rd278], %rd589;
	ld.const.u8 	%r99, [c_perm_2+5];
	mul.wide.u32 	%rd279, %r99, 8;
	add.s64 	%rd280, %rd269, %rd279;
	st.local.u64 	[%rd280], %rd588;
	ld.const.u8 	%r100, [c_perm_2+6];
	mul.wide.u32 	%rd281, %r100, 8;
	add.s64 	%rd282, %rd269, %rd281;
	st.local.u64 	[%rd282], %rd587;
	ld.const.u8 	%r101, [c_perm_2+7];
	mul.wide.u32 	%rd283, %r101, 8;
	add.s64 	%rd284, %rd269, %rd283;
	st.local.u64 	[%rd284], %rd586;
	ld.const.u8 	%r102, [c_perm_2+8];
	mul.wide.u32 	%rd285, %r102, 8;
	add.s64 	%rd286, %rd269, %rd285;
	st.local.u64 	[%rd286], %rd585;
	ld.const.u8 	%r103, [c_perm_2+9];
	mul.wide.u32 	%rd287, %r103, 8;
	add.s64 	%rd288, %rd269, %rd287;
	st.local.u64 	[%rd288], %rd584;
	ld.const.u8 	%r104, [c_perm_2+10];
	mul.wide.u32 	%rd289, %r104, 8;
	add.s64 	%rd290, %rd269, %rd289;
	st.local.u64 	[%rd290], %rd583;
	ld.const.u8 	%r105, [c_perm_2+11];
	mul.wide.u32 	%rd291, %r105, 8;
	add.s64 	%rd292, %rd269, %rd291;
	st.local.u64 	[%rd292], %rd582;
	ld.const.u8 	%r106, [c_perm_2+12];
	mul.wide.u32 	%rd293, %r106, 8;
	add.s64 	%rd294, %rd269, %rd293;
	st.local.u64 	[%rd294], %rd581;
	ld.const.u8 	%r107, [c_perm_2+13];
	mul.wide.u32 	%rd295, %r107, 8;
	add.s64 	%rd296, %rd269, %rd295;
	st.local.u64 	[%rd296], %rd580;
	ld.const.u8 	%r108, [c_perm_2+14];
	mul.wide.u32 	%rd297, %r108, 8;
	add.s64 	%rd298, %rd269, %rd297;
	st.local.u64 	[%rd298], %rd579;
	ld.const.u8 	%r109, [c_perm_2+15];
	mul.wide.u32 	%rd299, %r109, 8;
	add.s64 	%rd300, %rd269, %rd299;
	st.local.u64 	[%rd300], %rd545;
	ld.local.v2.u64 	{%rd301, %rd302}, [%rd269];
	ld.local.v2.u64 	{%rd305, %rd306}, [%rd269+32];
	ld.local.v2.u64 	{%rd309, %rd310}, [%rd269+64];
	ld.local.v2.u64 	{%rd313, %rd314}, [%rd269+96];
	shr.s64 	%rd317, %rd313, 1;
	add.s64 	%rd318, %rd317, %rd305;
	shr.s64 	%rd319, %rd318, 1;
	sub.s64 	%rd320, %rd313, %rd319;
	add.s64 	%rd321, %rd320, %rd318;
	shl.b64 	%rd322, %rd320, 1;
	sub.s64 	%rd323, %rd322, %rd321;
	add.s64 	%rd324, %rd309, %rd301;
	shl.b64 	%rd325, %rd301, 1;
	sub.s64 	%rd326, %rd325, %rd324;
	add.s64 	%rd327, %rd321, %rd324;
	shl.b64 	%rd328, %rd324, 1;
	sub.s64 	%rd329, %rd328, %rd327;
	add.s64 	%rd330, %rd323, %rd326;
	shl.b64 	%rd331, %rd326, 1;
	sub.s64 	%rd332, %rd331, %rd330;
	shr.s64 	%rd333, %rd314, 1;
	add.s64 	%rd334, %rd333, %rd306;
	shr.s64 	%rd335, %rd334, 1;
	sub.s64 	%rd336, %rd314, %rd335;
	add.s64 	%rd337, %rd336, %rd334;
	shl.b64 	%rd338, %rd336, 1;
	sub.s64 	%rd339, %rd338, %rd337;
	add.s64 	%rd340, %rd310, %rd302;
	shl.b64 	%rd341, %rd302, 1;
	sub.s64 	%rd342, %rd341, %rd340;
	add.s64 	%rd343, %rd337, %rd340;
	shl.b64 	%rd344, %rd340, 1;
	sub.s64 	%rd345, %rd344, %rd343;
	add.s64 	%rd346, %rd339, %rd342;
	shl.b64 	%rd347, %rd342, 1;
	sub.s64 	%rd348, %rd347, %rd346;
	ld.local.v2.u64 	{%rd349, %rd350}, [%rd269+16];
	ld.local.v2.u64 	{%rd353, %rd354}, [%rd269+48];
	ld.local.v2.u64 	{%rd357, %rd358}, [%rd269+80];
	ld.local.v2.u64 	{%rd361, %rd362}, [%rd269+112];
	shr.s64 	%rd365, %rd361, 1;
	add.s64 	%rd366, %rd365, %rd353;
	shr.s64 	%rd367, %rd366, 1;
	sub.s64 	%rd368, %rd361, %rd367;
	add.s64 	%rd369, %rd368, %rd366;
	shl.b64 	%rd370, %rd368, 1;
	sub.s64 	%rd371, %rd370, %rd369;
	add.s64 	%rd372, %rd357, %rd349;
	shl.b64 	%rd373, %rd349, 1;
	sub.s64 	%rd374, %rd373, %rd372;
	add.s64 	%rd375, %rd369, %rd372;
	shl.b64 	%rd376, %rd372, 1;
	sub.s64 	%rd377, %rd376, %rd375;
	add.s64 	%rd378, %rd371, %rd374;
	shl.b64 	%rd379, %rd374, 1;
	sub.s64 	%rd380, %rd379, %rd378;
	shr.s64 	%rd381, %rd362, 1;
	add.s64 	%rd382, %rd381, %rd354;
	shr.s64 	%rd383, %rd382, 1;
	sub.s64 	%rd384, %rd362, %rd383;
	add.s64 	%rd385, %rd384, %rd382;
	shl.b64 	%rd386, %rd384, 1;
	sub.s64 	%rd387, %rd386, %rd385;
	add.s64 	%rd388, %rd358, %rd350;
	shl.b64 	%rd389, %rd350, 1;
	sub.s64 	%rd390, %rd389, %rd388;
	add.s64 	%rd391, %rd385, %rd388;
	shl.b64 	%rd392, %rd388, 1;
	sub.s64 	%rd393, %rd392, %rd391;
	add.s64 	%rd394, %rd387, %rd390;
	shl.b64 	%rd395, %rd390, 1;
	sub.s64 	%rd396, %rd395, %rd394;
	shr.s64 	%rd397, %rd396, 1;
	add.s64 	%rd398, %rd397, %rd348;
	shr.s64 	%rd399, %rd398, 1;
	sub.s64 	%rd400, %rd396, %rd399;
	add.s64 	%rd401, %rd400, %rd398;
	shl.b64 	%rd402, %rd400, 1;
	sub.s64 	%rd403, %rd402, %rd401;
	add.s64 	%rd404, %rd380, %rd332;
	shl.b64 	%rd405, %rd332, 1;
	sub.s64 	%rd406, %rd405, %rd404;
	add.s64 	%rd102, %rd401, %rd404;
	shl.b64 	%rd407, %rd404, 1;
	sub.s64 	%rd103, %rd407, %rd102;
	add.s64 	%rd104, %rd403, %rd406;
	shl.b64 	%rd408, %rd406, 1;
	sub.s64 	%rd105, %rd408, %rd104;
	st.local.v2.u64 	[%rd269+16], {%rd103, %rd104};
	st.local.u64 	[%rd269+8], %rd102;
	shr.s64 	%rd409, %rd391, 1;
	add.s64 	%rd410, %rd409, %rd343;
	shr.s64 	%rd411, %rd410, 1;
	sub.s64 	%rd412, %rd391, %rd411;
	add.s64 	%rd413, %rd412, %rd410;
	shl.b64 	%rd414, %rd412, 1;
	sub.s64 	%rd415, %rd414, %rd413;
	add.s64 	%rd416, %rd375, %rd327;
	shl.b64 	%rd417, %rd327, 1;
	sub.s64 	%rd418, %rd417, %rd416;
	add.s64 	%rd106, %rd413, %rd416;
	shl.b64 	%rd419, %rd416, 1;
	sub.s64 	%rd107, %rd419, %rd106;
	add.s64 	%rd108, %rd415, %rd418;
	shl.b64 	%rd420, %rd418, 1;
	sub.s64 	%rd109, %rd420, %rd108;
	st.local.v2.u64 	[%rd269+48], {%rd107, %rd108};
	st.local.v2.u64 	[%rd269+32], {%rd109, %rd106};
	shr.s64 	%rd421, %rd393, 1;
	add.s64 	%rd422, %rd421, %rd345;
	shr.s64 	%rd423, %rd422, 1;
	sub.s64 	%rd424, %rd393, %rd423;
	add.s64 	%rd425, %rd424, %rd422;
	shl.b64 	%rd426, %rd424, 1;
	sub.s64 	%rd427, %rd426, %rd425;
	add.s64 	%rd428, %rd377, %rd329;
	shl.b64 	%rd429, %rd329, 1;
	sub.s64 	%rd430, %rd429, %rd428;
	add.s64 	%rd110, %rd425, %rd428;
	shl.b64 	%rd431, %rd428, 1;
	sub.s64 	%rd111, %rd431, %rd110;
	add.s64 	%rd112, %rd427, %rd430;
	shl.b64 	%rd432, %rd430, 1;
	sub.s64 	%rd113, %rd432, %rd112;
	st.local.v2.u64 	[%rd269+80], {%rd111, %rd112};
	st.local.v2.u64 	[%rd269+64], {%rd113, %rd110};
	shr.s64 	%rd433, %rd394, 1;
	add.s64 	%rd434, %rd433, %rd346;
	shr.s64 	%rd435, %rd434, 1;
	sub.s64 	%rd436, %rd394, %rd435;
	add.s64 	%rd437, %rd436, %rd434;
	shl.b64 	%rd438, %rd436, 1;
	sub.s64 	%rd439, %rd438, %rd437;
	add.s64 	%rd440, %rd378, %rd330;
	shl.b64 	%rd441, %rd330, 1;
	sub.s64 	%rd442, %rd441, %rd440;
	add.s64 	%rd114, %rd437, %rd440;
	shl.b64 	%rd443, %rd440, 1;
	sub.s64 	%rd115, %rd443, %rd114;
	add.s64 	%rd116, %rd439, %rd442;
	shl.b64 	%rd444, %rd442, 1;
	sub.s64 	%rd117, %rd444, %rd116;
	st.local.v2.u64 	[%rd269+112], {%rd115, %rd116};
	st.local.v2.u64 	[%rd269+96], {%rd117, %rd114};
	add.u64 	%rd446, %SPL, 128;
	st.local.v2.u64 	[%rd446], {%rd105, %rd102};
	st.local.v2.u64 	[%rd539+16], {%rd103, %rd104};
	st.local.v2.u64 	[%rd539+32], {%rd109, %rd106};
	st.local.v2.u64 	[%rd539+48], {%rd107, %rd108};
	st.local.v2.u64 	[%rd539+64], {%rd113, %rd110};
	st.local.v2.u64 	[%rd539+80], {%rd111, %rd112};
	st.local.v2.u64 	[%rd539+96], {%rd117, %rd114};
	st.local.v2.u64 	[%rd539+112], {%rd115, %rd116};
	shr.u32 	%r110, %r64, 2;
	cvt.u64.u32	%rd118, %r110;
	and.b64  	%rd450, %rd2, -4294967296;
	setp.eq.s64	%p23, %rd450, 0;
	@%p23 bra 	BB23_29;

	div.u64 	%rd594, %rd2, %rd118;
	rem.u64 	%rd595, %rd2, %rd118;
	bra.uni 	BB23_30;

BB23_29:
	cvt.u32.u64	%r164, %rd2;
	cvt.u32.u64	%r129, %rd118;
	div.u32 	%r140, %r164, %r129;
	rem.u32 	%r141, %r164, %r129;
	cvt.u64.u32	%rd594, %r140;
	cvt.u64.u32	%rd595, %r141;

BB23_30:
	shl.b64 	%rd125, %rd595, 2;
	cvt.u32.u64	%r39, %rd125;
	shr.u32 	%r142, %r65, 2;
	cvt.u64.u32	%rd126, %r142;
	and.b64  	%rd457, %rd594, -4294967296;
	setp.eq.s64	%p24, %rd457, 0;
	@%p24 bra 	BB23_32;

	rem.u64 	%rd596, %rd594, %rd126;
	bra.uni 	BB23_33;

BB23_32:
	cvt.u32.u64	%r143, %rd126;
	cvt.u32.u64	%r144, %rd594;
	rem.u32 	%r145, %r144, %r143;
	cvt.u64.u32	%rd596, %r145;

BB23_33:
	ld.param.u64 	%rd538, [_ZN5cuZFP11cudaDecode2IxLi16EEEvPyPT_5uint24int2S4_j_param_1];
	shl.b64 	%rd458, %rd596, 2;
	cvt.u32.u64	%r40, %rd458;
	cvt.s64.s32	%rd130, %r62;
	mul.lo.s64 	%rd459, %rd125, %rd130;
	cvt.s64.s32	%rd460, %r63;
	mul.lo.s64 	%rd461, %rd458, %rd460;
	add.s64 	%rd131, %rd461, %rd459;
	add.s32 	%r41, %r40, 4;
	add.s32 	%r42, %r39, 4;
	setp.le.u32	%p25, %r42, %r60;
	setp.le.u32	%p26, %r41, %r61;
	and.pred  	%p27, %p26, %p25;
	cvta.to.global.u64 	%rd462, %rd538;
	shl.b64 	%rd463, %rd131, 3;
	add.s64 	%rd139, %rd462, %rd463;
	@%p27 bra 	BB23_48;
	bra.uni 	BB23_34;

BB23_48:
	shl.b32 	%r162, %r62, 2;
	sub.s32 	%r163, %r63, %r162;
	cvt.s64.s32	%rd485, %r163;
	add.s64 	%rd486, %rd130, %rd485;
	st.global.u64 	[%rd139], %rd105;
	add.s64 	%rd488, %rd131, %rd130;
	shl.b64 	%rd489, %rd488, 3;
	add.s64 	%rd490, %rd462, %rd489;
	st.global.u64 	[%rd490], %rd102;
	add.s64 	%rd491, %rd488, %rd130;
	shl.b64 	%rd492, %rd491, 3;
	add.s64 	%rd493, %rd462, %rd492;
	st.global.u64 	[%rd493], %rd103;
	add.s64 	%rd494, %rd491, %rd130;
	shl.b64 	%rd495, %rd494, 3;
	add.s64 	%rd496, %rd462, %rd495;
	st.global.u64 	[%rd496], %rd104;
	mul.lo.s64 	%rd497, %rd130, 3;
	add.s64 	%rd498, %rd131, %rd497;
	add.s64 	%rd499, %rd498, %rd486;
	shl.b64 	%rd500, %rd499, 3;
	add.s64 	%rd501, %rd462, %rd500;
	st.global.u64 	[%rd501], %rd109;
	add.s64 	%rd502, %rd499, %rd130;
	shl.b64 	%rd503, %rd502, 3;
	add.s64 	%rd504, %rd462, %rd503;
	st.global.u64 	[%rd504], %rd106;
	add.s64 	%rd505, %rd502, %rd130;
	shl.b64 	%rd506, %rd505, 3;
	add.s64 	%rd507, %rd462, %rd506;
	st.global.u64 	[%rd507], %rd107;
	add.s64 	%rd508, %rd505, %rd130;
	shl.b64 	%rd509, %rd508, 3;
	add.s64 	%rd510, %rd462, %rd509;
	st.global.u64 	[%rd510], %rd108;
	add.s64 	%rd511, %rd499, %rd497;
	add.s64 	%rd512, %rd511, %rd486;
	shl.b64 	%rd513, %rd512, 3;
	add.s64 	%rd514, %rd462, %rd513;
	st.global.u64 	[%rd514], %rd113;
	add.s64 	%rd515, %rd512, %rd130;
	shl.b64 	%rd516, %rd515, 3;
	add.s64 	%rd517, %rd462, %rd516;
	st.global.u64 	[%rd517], %rd110;
	add.s64 	%rd518, %rd515, %rd130;
	shl.b64 	%rd519, %rd518, 3;
	add.s64 	%rd520, %rd462, %rd519;
	st.global.u64 	[%rd520], %rd111;
	add.s64 	%rd521, %rd518, %rd130;
	shl.b64 	%rd522, %rd521, 3;
	add.s64 	%rd523, %rd462, %rd522;
	st.global.u64 	[%rd523], %rd112;
	add.s64 	%rd524, %rd512, %rd497;
	add.s64 	%rd525, %rd524, %rd486;
	shl.b64 	%rd526, %rd525, 3;
	add.s64 	%rd527, %rd462, %rd526;
	st.global.u64 	[%rd527], %rd117;
	add.s64 	%rd528, %rd525, %rd130;
	shl.b64 	%rd529, %rd528, 3;
	add.s64 	%rd530, %rd462, %rd529;
	st.global.u64 	[%rd530], %rd114;
	add.s64 	%rd531, %rd528, %rd130;
	shl.b64 	%rd532, %rd531, 3;
	add.s64 	%rd533, %rd462, %rd532;
	st.global.u64 	[%rd533], %rd115;
	add.s64 	%rd534, %rd531, %rd130;
	shl.b64 	%rd535, %rd534, 3;
	add.s64 	%rd536, %rd462, %rd535;
	st.global.u64 	[%rd536], %rd116;
	bra.uni 	BB23_49;

BB23_34:
	setp.gt.u32	%p28, %r42, %r60;
	sub.s32 	%r146, %r60, %r39;
	selp.b32	%r43, %r146, 4, %p28;
	sub.s32 	%r147, %r61, %r40;
	setp.gt.u32	%p29, %r41, %r61;
	selp.b32	%r44, %r147, 4, %p29;
	setp.eq.s32	%p30, %r44, 0;
	@%p30 bra 	BB23_49;

	add.u64 	%rd140, %SPL, 128;
	mul.lo.s32 	%r149, %r43, %r62;
	sub.s32 	%r150, %r63, %r149;
	cvt.s64.s32	%rd134, %r150;
	mov.u32 	%r151, 4;
	sub.s32 	%r152, %r151, %r43;
	cvt.s64.s32	%rd135, %r152;
	mov.u32 	%r153, -5;
	sub.s32 	%r154, %r153, %r39;
	not.b32 	%r155, %r60;
	max.u32 	%r156, %r155, %r154;
	not.b32 	%r157, %r156;
	sub.s32 	%r45, %r157, %r39;
	and.b32  	%r46, %r45, 3;
	add.s64 	%rd136, %rd130, %rd130;
	add.s64 	%rd137, %rd136, %rd130;
	add.s64 	%rd138, %rd137, %rd130;
	mov.u32 	%r185, 0;
	shl.b64 	%rd483, %rd134, 3;
	shl.b64 	%rd484, %rd135, 3;
	shl.b64 	%rd482, %rd138, 3;

BB23_36:
	setp.eq.s32	%p31, %r43, 0;
	@%p31 bra 	BB23_37;
	bra.uni 	BB23_38;

BB23_37:
	mov.u64 	%rd609, %rd139;
	mov.u64 	%rd610, %rd140;
	bra.uni 	BB23_47;

BB23_38:
	setp.eq.s32	%p32, %r46, 0;
	mov.u64 	%rd610, 0;
	mov.u32 	%r189, 0;
	@%p32 bra 	BB23_39;
	bra.uni 	BB23_40;

BB23_39:
	mov.u64 	%rd609, %rd610;
	bra.uni 	BB23_45;

BB23_40:
	setp.eq.s32	%p33, %r46, 1;
	mov.u32 	%r187, 0;
	@%p33 bra 	BB23_44;

	setp.eq.s32	%p34, %r46, 2;
	mov.u32 	%r187, 1;
	@%p34 bra 	BB23_43;

	ld.local.u64 	%rd466, [%rd140];
	st.global.u64 	[%rd139], %rd466;
	shl.b64 	%rd467, %rd130, 3;
	add.s64 	%rd139, %rd139, %rd467;
	add.s64 	%rd140, %rd140, 8;
	mov.u32 	%r187, 2;

BB23_43:
	ld.local.u64 	%rd468, [%rd140];
	st.global.u64 	[%rd139], %rd468;
	shl.b64 	%rd469, %rd130, 3;
	add.s64 	%rd139, %rd139, %rd469;
	add.s64 	%rd140, %rd140, 8;

BB23_44:
	ld.local.u64 	%rd470, [%rd140];
	st.global.u64 	[%rd139], %rd470;
	add.s32 	%r189, %r187, 1;
	shl.b64 	%rd471, %rd130, 3;
	add.s64 	%rd139, %rd139, %rd471;
	add.s64 	%rd140, %rd140, 8;
	mov.u64 	%rd610, %rd140;
	mov.u64 	%rd609, %rd139;

BB23_45:
	setp.lt.u32	%p35, %r45, 4;
	@%p35 bra 	BB23_47;

BB23_46:
	ld.local.u64 	%rd472, [%rd140];
	ld.local.u64 	%rd473, [%rd140+8];
	ld.local.u64 	%rd474, [%rd140+16];
	ld.local.u64 	%rd475, [%rd140+24];
	st.global.u64 	[%rd139], %rd472;
	shl.b64 	%rd476, %rd130, 3;
	add.s64 	%rd477, %rd139, %rd476;
	st.global.u64 	[%rd477], %rd473;
	shl.b64 	%rd478, %rd136, 3;
	add.s64 	%rd479, %rd139, %rd478;
	st.global.u64 	[%rd479], %rd474;
	shl.b64 	%rd480, %rd137, 3;
	add.s64 	%rd481, %rd139, %rd480;
	st.global.u64 	[%rd481], %rd475;
	add.s64 	%rd139, %rd139, %rd482;
	add.s64 	%rd140, %rd140, 32;
	add.s32 	%r189, %r189, 4;
	setp.lt.u32	%p36, %r189, %r43;
	mov.u64 	%rd609, %rd139;
	mov.u64 	%rd610, %rd140;
	@%p36 bra 	BB23_46;

BB23_47:
	add.s64 	%rd139, %rd609, %rd483;
	add.s64 	%rd140, %rd610, %rd484;
	add.s32 	%r185, %r185, 1;
	setp.lt.u32	%p37, %r185, %r44;
	@%p37 bra 	BB23_36;

BB23_49:
	ret;
}


