

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb 25 13:49:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.712 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138|  1.380 us|  1.380 us|  139|  139|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_loop_fu_78  |fir_Pipeline_loop  |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   2|    202|    226|    -|
|Memory           |        1|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    104|    -|
|Register         |        -|   -|     93|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|   3|    295|    330|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   3|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |           Instance          |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_loop_fu_78  |fir_Pipeline_loop   |        1|   1|  122|  116|    0|
    |fir_io_s_axi_U               |fir_io_s_axi        |        0|   0|   80|  104|    0|
    |mul_16s_7ns_22_1_1_U7        |mul_16s_7ns_22_1_1  |        0|   1|    0|    6|    0|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                        |                    |        1|   2|  202|  226|    0|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_6ns_31s_31_4_1_U8  |mac_muladd_16s_6ns_31s_31_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   16|     1|         2048|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        1|  0|   0|    0|   128|   16|     1|         2048|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  42|          8|    1|          8|
    |shift_reg_address0  |  20|          4|    7|         28|
    |shift_reg_ce0       |  14|          3|    1|          3|
    |shift_reg_d0        |  14|          3|   16|         48|
    |shift_reg_we0       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 104|         21|   26|         90|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |acc_2_loc_fu_54                           |  31|   0|   31|          0|
    |ap_CS_fsm                                 |   7|   0|    7|          0|
    |data_in_read_reg_139                      |  16|   0|   16|          0|
    |grp_fir_Pipeline_loop_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln12_reg_134                          |  22|   0|   22|          0|
    |shift_reg_load_reg_129                    |  16|   0|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  93|   0|   93|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           fir|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

