Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Sep 12 20:07:37 2023
| Host              : DESKTOP-P6SHRJL running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
AVAL-324   Critical Warning  Hard_block_needs_LOC                            3           
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           2           
LUTAR-1    Warning           LUT drives async reset alert                    14          
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-18  Warning           Missing input or output delay                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.943       -5.421                     33                 3788        0.011        0.000                      0                 3772        0.046        0.000                       0                  2203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
freerun_clk                                                                                          {0.000 2.000}          4.000           250.000         
ref_clk_rx_p                                                                                         {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]                                                                                 {0.000 0.062}          0.125           8000.000        
    gtwiz_userclk_rx_srcclk_out[0]                                                                   {0.000 1.000}          2.000           500.000         
    gtwiz_userclk_tx_srcclk_out[0]                                                                   {0.000 1.000}          2.000           500.000         
    rxoutclkpcs_out[0]                                                                               {0.000 1.000}          2.000           500.000         
  qpll0outrefclk_out[0]                                                                              {0.000 5.000}          10.000          100.000         
ref_clk_tx_p                                                                                         {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]_1                                                                               {0.000 0.062}          0.125           8000.000        
    gtwiz_userclk_rx_srcclk_out[0]_1                                                                 {0.000 1.000}          2.000           500.000         
    gtwiz_userclk_tx_srcclk_out[0]_1                                                                 {0.000 1.000}          2.000           500.000         
    rxoutclkpcs_out[0]_1                                                                             {0.000 1.000}          2.000           500.000         
  qpll0outrefclk_out[0]_1                                                                            {0.000 5.000}          10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.375        0.000                      0                  997        0.015        0.000                      0                  997       24.468        0.000                       0                   483  
freerun_clk                                                                                                2.540        0.000                      0                  615        0.029        0.000                      0                  615        1.725        0.000                       0                   378  
    gtwiz_userclk_rx_srcclk_out[0]                                                                        -0.272       -4.422                     28                  259        0.013        0.000                      0                  259        0.046        0.000                       0                   202  
    gtwiz_userclk_tx_srcclk_out[0]                                                                                                                                                                                                                     0.046        0.000                       0                     5  
    rxoutclkpcs_out[0]                                                                                     0.872        0.000                      0                   34        0.065        0.000                      0                   34        0.725        0.000                       0                    15  
    gtwiz_userclk_rx_srcclk_out[0]_1                                                                       0.299        0.000                      0                 1409        0.011        0.000                      0                 1409        0.046        0.000                       0                  1079  
    gtwiz_userclk_tx_srcclk_out[0]_1                                                                      -0.018       -0.056                      4                   64        0.024        0.000                      0                   64        0.046        0.000                       0                    26  
    rxoutclkpcs_out[0]_1                                                                                   1.012        0.000                      0                   34        0.094        0.000                      0                   34        0.725        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gtwiz_userclk_rx_srcclk_out[0]_1                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        1.624        0.000                      0                    8                                                                        
freerun_clk                                                                                          gtwiz_userclk_rx_srcclk_out[0]                                                                            -0.943       -0.943                      1                    1        1.116        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  gtwiz_userclk_rx_srcclk_out[0]_1                                                                          49.427        0.000                      0                    8                                                                        
gtwiz_userclk_tx_srcclk_out[0]_1                                                                     gtwiz_userclk_rx_srcclk_out[0]_1                                                                           0.178        0.000                      0                   10        0.086        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.216        0.000                      0                  100        0.121        0.000                      0                  100  
**async_default**                                                                                    gtwiz_userclk_rx_srcclk_out[0]                                                                       gtwiz_userclk_rx_srcclk_out[0]                                                                             0.639        0.000                      0                  139        0.208        0.000                      0                  139  
**async_default**                                                                                    gtwiz_userclk_rx_srcclk_out[0]_1                                                                     gtwiz_userclk_rx_srcclk_out[0]_1                                                                           0.979        0.000                      0                  111        0.105        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]_1                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    freerun_clk                                                                                          
(none)                                                                                               freerun_clk                                                                                          freerun_clk                                                                                          
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]                                                                       freerun_clk                                                                                          
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]_1                                                                     freerun_clk                                                                                          
(none)                                                                                               gtwiz_userclk_tx_srcclk_out[0]                                                                       freerun_clk                                                                                          
(none)                                                                                               gtwiz_userclk_tx_srcclk_out[0]_1                                                                     freerun_clk                                                                                          
(none)                                                                                                                                                                                                    gtwiz_userclk_rx_srcclk_out[0]                                                                       
(none)                                                                                               freerun_clk                                                                                          gtwiz_userclk_rx_srcclk_out[0]                                                                       
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]                                                                       gtwiz_userclk_rx_srcclk_out[0]                                                                       
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]_1                                                                     gtwiz_userclk_rx_srcclk_out[0]                                                                       
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  gtwiz_userclk_rx_srcclk_out[0]_1                                                                     
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]                                                                       gtwiz_userclk_rx_srcclk_out[0]_1                                                                     
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]_1                                                                     gtwiz_userclk_rx_srcclk_out[0]_1                                                                     
(none)                                                                                                                                                                                                    gtwiz_userclk_tx_srcclk_out[0]                                                                       
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]                                                                       gtwiz_userclk_tx_srcclk_out[0]                                                                       
(none)                                                                                               gtwiz_userclk_tx_srcclk_out[0]                                                                       gtwiz_userclk_tx_srcclk_out[0]                                                                       
(none)                                                                                                                                                                                                    gtwiz_userclk_tx_srcclk_out[0]_1                                                                     
(none)                                                                                               freerun_clk                                                                                          gtwiz_userclk_tx_srcclk_out[0]_1                                                                     
(none)                                                                                               gtwiz_userclk_rx_srcclk_out[0]_1                                                                     gtwiz_userclk_tx_srcclk_out[0]_1                                                                     
(none)                                                                                               gtwiz_userclk_tx_srcclk_out[0]_1                                                                     gtwiz_userclk_tx_srcclk_out[0]_1                                                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    gtwiz_userclk_rx_srcclk_out[0]                                                                       
(none)                                                                                                                                                                                                    gtwiz_userclk_rx_srcclk_out[0]_1                                                                     
(none)                                                                                                                                                                                                    gtwiz_userclk_tx_srcclk_out[0]_1                                                                     
(none)                                                                                                                                                                                                    rxoutclkpcs_out[0]                                                                                   
(none)                                                                                                                                                                                                    rxoutclkpcs_out[0]_1                                                                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.254ns (11.684%)  route 1.920ns (88.316%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -10.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    10.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.038ns (routing 1.991ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.038    10.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X103Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y32        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.185    11.480    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X101Y157       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    11.604 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.252    11.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X100Y160       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    11.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.483    12.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 12.375    

Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.888ns  (logic 5.289ns (76.790%)  route 1.599ns (23.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 53.619 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.655ns (routing 1.078ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.075    31.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.119    31.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y33        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.061    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.655    53.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.619    
                         clock uncertainty           -0.235    53.383    
    SLICE_X102Y31        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.044    53.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.339    
                         arrival time                         -31.888    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.888ns  (logic 5.289ns (76.790%)  route 1.599ns (23.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 53.619 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.655ns (routing 1.078ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.075    31.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.119    31.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y33        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.061    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.655    53.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.619    
                         clock uncertainty           -0.235    53.383    
    SLICE_X102Y31        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.044    53.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.339    
                         arrival time                         -31.888    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.888ns  (logic 5.289ns (76.790%)  route 1.599ns (23.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 53.619 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.655ns (routing 1.078ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.075    31.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.119    31.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y33        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.061    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.655    53.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.619    
                         clock uncertainty           -0.235    53.383    
    SLICE_X102Y31        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    53.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.339    
                         arrival time                         -31.888    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.888ns  (logic 5.289ns (76.790%)  route 1.599ns (23.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 53.619 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.655ns (routing 1.078ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.075    31.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.119    31.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y33        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.061    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.655    53.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.619    
                         clock uncertainty           -0.235    53.383    
    SLICE_X102Y31        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.044    53.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.339    
                         arrival time                         -31.888    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.888ns  (logic 5.289ns (76.790%)  route 1.599ns (23.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 53.619 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.655ns (routing 1.078ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.075    31.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.119    31.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y33        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.061    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.655    53.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.619    
                         clock uncertainty           -0.235    53.383    
    SLICE_X102Y31        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.044    53.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.339    
                         arrival time                         -31.888    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.888ns  (logic 5.289ns (76.790%)  route 1.599ns (23.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 53.619 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.655ns (routing 1.078ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.075    31.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.119    31.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y33        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.061    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.118    31.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.655    53.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.619    
                         clock uncertainty           -0.235    53.383    
    SLICE_X102Y31        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    53.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.339    
                         arrival time                         -31.888    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.822ns  (logic 5.213ns (76.419%)  route 1.609ns (23.581%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 53.614 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.650ns (routing 1.078ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.060    31.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.247    31.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X102Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.650    53.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    53.614    
                         clock uncertainty           -0.235    53.379    
    SLICE_X102Y30        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    53.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         53.335    
                         arrival time                         -31.822    
  -------------------------------------------------------------------
                         slack                                 21.513    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.790ns  (logic 5.213ns (76.779%)  route 1.577ns (23.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 53.620 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.656ns (routing 1.078ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.060    31.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.215    31.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X103Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.656    53.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X103Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.620    
                         clock uncertainty           -0.235    53.384    
    SLICE_X103Y30        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    53.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         53.340    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                 21.551    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.790ns  (logic 5.213ns (76.779%)  route 1.577ns (23.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 53.620 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.656ns (routing 1.078ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.576    30.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X101Y152       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.053    30.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.786    31.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X102Y33        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.060    31.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.215    31.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X103Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482    51.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.656    53.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X103Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    53.620    
                         clock uncertainty           -0.235    53.384    
    SLICE_X103Y30        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    53.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         53.340    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                 21.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.833%)  route 0.113ns (66.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.219ns
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    4.964ns
  Clock Net Delay (Source):      2.713ns (routing 1.813ns, distribution 0.900ns)
  Clock Net Delay (Destination): 3.041ns (routing 1.991ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.713     5.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X102Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y34        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.113     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/D[0]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.041    10.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism             -4.964     5.255    
    SLICE_X103Y34        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.315    
                         arrival time                           5.329    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.146ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    4.514ns
  Clock Net Delay (Source):      1.663ns (routing 1.078ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.875ns (routing 1.205ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.663     3.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y26        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.033     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X108Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.875     8.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -4.514     3.633    
    SLICE_X108Y26        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.143ns
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    4.514ns
  Clock Net Delay (Source):      1.659ns (routing 1.078ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.205ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.659     3.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.035     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.872     8.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.514     3.629    
    SLICE_X102Y33        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.141ns
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    4.513ns
  Clock Net Delay (Source):      1.659ns (routing 1.078ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.870ns (routing 1.205ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.659     3.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.870     8.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.513     3.629    
    SLICE_X103Y34        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    4.510ns
  Clock Net Delay (Source):      1.660ns (routing 1.078ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.205ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.660     3.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y152       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/Q
                         net (fo=2, routed)           0.035     3.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[19]
    SLICE_X100Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.869     8.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                         clock pessimism             -4.510     3.630    
    SLICE_X100Y152       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.148ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Net Delay (Source):      1.668ns (routing 1.078ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.877ns (routing 1.205ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.668     3.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.035     3.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X100Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.877     8.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -4.511     3.638    
    SLICE_X100Y158       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.129ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    4.510ns
  Clock Net Delay (Source):      1.650ns (routing 1.078ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.858ns (routing 1.205ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.650     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/Q
                         net (fo=2, routed)           0.035     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[23]
    SLICE_X98Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.858     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism             -4.510     3.620    
    SLICE_X98Y152        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.821%)  route 0.071ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.220ns
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    5.016ns
  Clock Net Delay (Source):      2.713ns (routing 1.813ns, distribution 0.900ns)
  Clock Net Delay (Destination): 3.042ns (routing 1.991ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.713     5.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X102Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y34        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.071     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/D[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.042    10.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism             -5.016     5.204    
    SLICE_X102Y33        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.266    
                         arrival time                           5.287    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.629%)  route 0.107ns (64.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.207ns
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    4.964ns
  Clock Net Delay (Source):      2.717ns (routing 1.813ns, distribution 0.904ns)
  Clock Net Delay (Destination): 3.029ns (routing 1.991ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.717     5.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/Q
                         net (fo=2, routed)           0.107     5.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[27]
    SLICE_X98Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.029    10.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                         clock pessimism             -4.964     5.243    
    SLICE_X98Y152        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.305    
                         arrival time                           5.327    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.131ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.510ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.205ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/Q
                         net (fo=2, routed)           0.039     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]
    SLICE_X99Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.860     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/C
                         clock pessimism             -4.510     3.622    
    SLICE_X99Y153        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X109Y25  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  freerun_clk
  To Clock:  freerun_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.404ns (31.716%)  route 0.870ns (68.284%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 6.632 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.012ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y5         FDSE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y5         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.239     3.743    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X111Y4         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     3.884 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.340     4.224    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X110Y4         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.372 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.039     4.411    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X110Y4         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.447 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.252     4.699    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.941     6.632    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.703     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X110Y3         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.240    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.404ns (31.716%)  route 0.870ns (68.284%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 6.632 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.012ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y5         FDSE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y5         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.239     3.743    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X111Y4         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     3.884 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.340     4.224    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X110Y4         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.372 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.039     4.411    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X110Y4         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.447 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.252     4.699    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.941     6.632    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.703     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X110Y3         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.240    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.404ns (31.716%)  route 0.870ns (68.284%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 6.632 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.012ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y5         FDSE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y5         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.239     3.743    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X111Y4         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     3.884 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.340     4.224    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X110Y4         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.372 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.039     4.411    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X110Y4         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.447 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.252     4.699    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.941     6.632    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.703     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X110Y3         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.240    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.341ns (27.194%)  route 0.913ns (72.806%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 6.639 - 4.000 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.189ns (routing 1.116ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.012ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.189     3.427    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y3         FDSE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.507 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/Q
                         net (fo=10, routed)          0.336     3.842    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0
    SLICE_X111Y2         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.964 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_7/O
                         net (fo=3, routed)           0.093     4.057    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X111Y1         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.088     4.234    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X110Y1         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.284 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.396     4.681    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2
    SLICE_X110Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.947     6.639    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.703     7.342    
                         clock uncertainty           -0.035     7.306    
    SLICE_X110Y2         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.246    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.341ns (27.238%)  route 0.911ns (72.762%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 6.639 - 4.000 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.189ns (routing 1.116ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.012ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.189     3.427    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y3         FDSE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.507 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/Q
                         net (fo=10, routed)          0.336     3.842    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0
    SLICE_X111Y2         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.964 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_7/O
                         net (fo=3, routed)           0.093     4.057    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X111Y1         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.088     4.234    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X110Y1         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.284 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.394     4.679    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2
    SLICE_X110Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.947     6.639    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.703     7.342    
                         clock uncertainty           -0.035     7.306    
    SLICE_X110Y2         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.246    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.240ns (20.768%)  route 0.916ns (79.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 6.627 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.935ns (routing 1.012ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.355     3.860    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0
    SLICE_X105Y2         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.982 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3/O
                         net (fo=1, routed)           0.179     4.161    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]
    SLICE_X105Y2         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.200 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.381     4.581    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X108Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.935     6.627    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism              0.703     7.330    
                         clock uncertainty           -0.035     7.294    
    SLICE_X108Y3         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.234    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.240ns (20.768%)  route 0.916ns (79.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 6.627 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.935ns (routing 1.012ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.355     3.860    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0
    SLICE_X105Y2         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.982 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3/O
                         net (fo=1, routed)           0.179     4.161    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]
    SLICE_X105Y2         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.200 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.381     4.581    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X108Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.935     6.627    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                         clock pessimism              0.703     7.330    
                         clock uncertainty           -0.035     7.294    
    SLICE_X108Y3         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.234    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.240ns (20.750%)  route 0.917ns (79.250%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 6.627 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.935ns (routing 1.012ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.355     3.860    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0
    SLICE_X105Y2         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.982 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3/O
                         net (fo=1, routed)           0.179     4.161    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]
    SLICE_X105Y2         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.200 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.382     4.582    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X108Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.935     6.627    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism              0.703     7.330    
                         clock uncertainty           -0.035     7.294    
    SLICE_X108Y3         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.235    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.327ns (27.827%)  route 0.848ns (72.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 6.633 - 4.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 1.116ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.012ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.176     3.414    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.493 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.377     3.870    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X105Y0         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.995 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.145     4.140    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X105Y0         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.263 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.326     4.589    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.942     6.633    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                         clock pessimism              0.757     7.390    
                         clock uncertainty           -0.035     7.355    
    SLICE_X106Y1         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.295    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.295    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (freerun_clk rise@4.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.327ns (27.827%)  route 0.848ns (72.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 6.633 - 4.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 1.116ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.012ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.176     3.414    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.493 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.377     3.870    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X105Y0         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.995 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.145     4.140    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X105Y0         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.263 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.326     4.589    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      4.000     4.000 r  
    K9                                                0.000     4.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     4.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     4.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.942     6.633    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/C
                         clock pessimism              0.757     7.390    
                         clock uncertainty           -0.035     7.355    
    SLICE_X106Y1         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.295    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.295    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  2.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.601%)  route 0.093ns (53.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Net Delay (Source):      1.947ns (routing 1.012ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.116ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.947     2.639    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y2         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.697 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=14, routed)          0.069     2.766    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/Q[0]
    SLICE_X111Y2         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.789 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.024     2.813    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1
    SLICE_X111Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.189     3.427    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.703     2.724    
    SLICE_X111Y2         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.784    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.666%)  route 0.031ns (34.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.226ns (routing 0.614ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.692ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.226     1.673    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y222       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y222       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.712 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/Q
                         net (fo=6, routed)           0.025     1.737    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]
    SLICE_X106Y222       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.757 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.006     1.763    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[7]
    SLICE_X106Y222       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.392     2.152    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y222       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.473     1.679    
    SLICE_X106Y222       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.726    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.228ns (routing 0.614ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.692ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.228     1.675    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y228       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.714 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.027     1.741    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]
    SLICE_X106Y228       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.761 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     1.767    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1_n_0
    SLICE_X106Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.394     2.154    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
                         clock pessimism             -0.473     1.681    
    SLICE_X106Y228       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.728    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.053ns (40.400%)  route 0.078ns (59.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.228ns (routing 0.614ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.692ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.228     1.675    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y227       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.714 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/Q
                         net (fo=11, routed)          0.062     1.776    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync
    SLICE_X108Y227       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.790 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.016     1.806    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_3
    SLICE_X108Y227       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.390     2.150    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y227       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.429     1.721    
    SLICE_X108Y227       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.767    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.658%)  route 0.034ns (36.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      1.203ns (routing 0.614ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.692ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.203     1.651    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.690 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.028     1.717    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X106Y0         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     1.737 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     1.743    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X106Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.367     2.127    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.470     1.657    
    SLICE_X106Y0         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.704    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.683%)  route 0.038ns (39.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      1.234ns (routing 0.614ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.692ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.234     1.681    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.720 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/Q
                         net (fo=8, routed)           0.032     1.752    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[0]
    SLICE_X107Y225       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.772 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.006     1.778    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.398     2.157    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.466     1.691    
    SLICE_X107Y225       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.738    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y1         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.029     1.722    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X106Y1         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.742 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[1]_i_1/O
                         net (fo=1, routed)           0.006     1.748    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[1]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                         clock pessimism             -0.471     1.660    
    SLICE_X106Y1         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.707    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y1         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.029     1.722    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X106Y1         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     1.742 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[4]_i_1/O
                         net (fo=1, routed)           0.006     1.748    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[4]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/C
                         clock pessimism             -0.471     1.660    
    SLICE_X106Y1         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.707    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      1.225ns (routing 0.614ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.225     1.673    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y228       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.712 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.029     1.740    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]
    SLICE_X111Y228       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.760 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     1.766    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1_n_0
    SLICE_X111Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/C
                         clock pessimism             -0.472     1.679    
    SLICE_X111Y228       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.726    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             freerun_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (freerun_clk rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.655    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y1         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.694 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.027     1.720    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]
    SLICE_X110Y1         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.741 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.007     1.748    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[9]
    SLICE_X110Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.470     1.661    
    SLICE_X110Y1         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.708    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freerun_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { freerun_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_HDIO_X2Y1  freerun_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y2      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y1      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y2      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         4.000       3.450      SLICE_X111Y2      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y5      rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_rx_srcclk_out[0]
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Setup :           28  Failing Endpoints,  Worst Slack       -0.272ns,  Total Violation       -4.422ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.811ns (37.326%)  route 1.362ns (62.674%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 2.694 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.354     2.372    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y5         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     2.461 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13/O
                         net (fo=2, routed)           0.062     2.523    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13_n_0
    SLICE_X107Y5         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.671 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_6/O
                         net (fo=4, routed)           0.159     2.830    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_6_n_0
    SLICE_X107Y6         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.929 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][5]_i_1/O
                         net (fo=1, routed)           0.051     2.980    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[1][5]
    SLICE_X107Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.482     2.694    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][5]/C
                         clock pessimism              0.036     2.730    
                         clock uncertainty           -0.046     2.683    
    SLICE_X107Y6         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     2.708    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][5]
  -------------------------------------------------------------------
                         required time                          2.708    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.809ns (37.609%)  route 1.342ns (62.391%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.692ns = ( 2.692 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.354     2.372    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y5         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     2.461 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13/O
                         net (fo=2, routed)           0.095     2.556    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13_n_0
    SLICE_X107Y7         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     2.653 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_2/O
                         net (fo=4, routed)           0.108     2.761    rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_2_n_0
    SLICE_X107Y6         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.909 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][2]_i_1/O
                         net (fo=1, routed)           0.049     2.958    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[2][2]
    SLICE_X107Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.480     2.692    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][2]/C
                         clock pessimism              0.036     2.728    
                         clock uncertainty           -0.046     2.681    
    SLICE_X107Y6         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     2.706    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][2]
  -------------------------------------------------------------------
                         required time                          2.706    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.651ns (30.556%)  route 1.479ns (69.444%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 2.694 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.345     2.364    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y7         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     2.399 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_14/O
                         net (fo=2, routed)           0.206     2.605    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_14_n_0
    SLICE_X106Y5         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.695 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][3]_i_2/O
                         net (fo=4, routed)           0.141     2.836    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][3]_i_2_n_0
    SLICE_X108Y6         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.887 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][3]_i_1/O
                         net (fo=1, routed)           0.051     2.938    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[1][3]
    SLICE_X108Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.482     2.694    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][3]/C
                         clock pessimism              0.036     2.730    
                         clock uncertainty           -0.046     2.683    
    SLICE_X108Y6         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     2.708    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][3]
  -------------------------------------------------------------------
                         required time                          2.708    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.689ns (32.326%)  route 1.442ns (67.674%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.345     2.364    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y7         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     2.399 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_14/O
                         net (fo=2, routed)           0.206     2.605    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_14_n_0
    SLICE_X106Y5         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.695 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][3]_i_2/O
                         net (fo=4, routed)           0.104     2.799    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][3]_i_2_n_0
    SLICE_X108Y5         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.888 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][2]_i_1/O
                         net (fo=1, routed)           0.051     2.939    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[1][2]
    SLICE_X108Y5         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y5         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][2]/C
                         clock pessimism              0.036     2.734    
                         clock uncertainty           -0.046     2.688    
    SLICE_X108Y5         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     2.713    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][2]
  -------------------------------------------------------------------
                         required time                          2.713    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.750ns (35.355%)  route 1.371ns (64.645%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 2.694 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.354     2.372    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y5         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     2.461 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13/O
                         net (fo=2, routed)           0.095     2.556    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13_n_0
    SLICE_X107Y7         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     2.653 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_2/O
                         net (fo=4, routed)           0.138     2.792    rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_2_n_0
    SLICE_X108Y6         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     2.881 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][1]_i_1/O
                         net (fo=1, routed)           0.048     2.929    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[2][1]
    SLICE_X108Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.482     2.694    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][1]/C
                         clock pessimism              0.036     2.730    
                         clock uncertainty           -0.046     2.683    
    SLICE_X108Y6         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     2.708    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][1]
  -------------------------------------------------------------------
                         required time                          2.708    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.747ns (35.486%)  route 1.358ns (64.514%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 2.681 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.469ns (routing 0.001ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.354     2.372    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y5         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     2.461 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13/O
                         net (fo=2, routed)           0.062     2.523    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13_n_0
    SLICE_X107Y5         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.671 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_6/O
                         net (fo=4, routed)           0.160     2.831    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_6_n_0
    SLICE_X111Y6         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     2.866 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_1/O
                         net (fo=1, routed)           0.046     2.912    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[1][7]
    SLICE_X111Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.469     2.681    rx_INST/checksum_checker_INST/clk
    SLICE_X111Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][7]/C
                         clock pessimism              0.036     2.717    
                         clock uncertainty           -0.046     2.671    
    SLICE_X111Y6         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     2.696    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[1][7]
  -------------------------------------------------------------------
                         required time                          2.696    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.696ns (32.887%)  route 1.420ns (67.113%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 2.694 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.354     2.372    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y5         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     2.461 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13/O
                         net (fo=2, routed)           0.095     2.556    rx_INST/checksum_checker_INST/frame_data_bytes_r[1][7]_i_13_n_0
    SLICE_X107Y7         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     2.653 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_2/O
                         net (fo=4, routed)           0.184     2.838    rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_2_n_0
    SLICE_X108Y6         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     2.873 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][3]_i_1/O
                         net (fo=1, routed)           0.051     2.924    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[2][3]
    SLICE_X108Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.482     2.694    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][3]/C
                         clock pessimism              0.036     2.730    
                         clock uncertainty           -0.046     2.683    
    SLICE_X108Y6         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     2.708    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][3]
  -------------------------------------------------------------------
                         required time                          2.708    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.733ns (34.882%)  route 1.368ns (65.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.692ns = ( 2.692 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.343     2.362    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y7         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.398 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][4]_i_3/O
                         net (fo=4, routed)           0.140     2.538    rx_INST/checksum_checker_INST/frame_data_bytes_r[3][4]_i_3_n_0
    SLICE_X108Y6         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.636 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][0]_i_2/O
                         net (fo=2, routed)           0.101     2.737    rx_INST/checksum_checker_INST/frame_data_bytes_r[3][0]_i_2_n_0
    SLICE_X107Y6         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.861 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[2][7]_i_1/O
                         net (fo=1, routed)           0.048     2.909    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[2][7]
    SLICE_X107Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.480     2.692    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y6         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][7]/C
                         clock pessimism              0.036     2.728    
                         clock uncertainty           -0.046     2.681    
    SLICE_X107Y6         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     2.706    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][7]
  -------------------------------------------------------------------
                         required time                          2.706    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.683ns (32.442%)  route 1.422ns (67.558%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 2.696 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.343     2.362    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y7         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.398 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][4]_i_3/O
                         net (fo=4, routed)           0.208     2.606    rx_INST/checksum_checker_INST/frame_data_bytes_r[3][4]_i_3_n_0
    SLICE_X108Y7         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.728 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][2]_i_2/O
                         net (fo=2, routed)           0.085     2.813    rx_INST/checksum_checker_INST/frame_data_bytes_r[3][2]_i_2_n_0
    SLICE_X107Y7         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.863 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][1]_i_1/O
                         net (fo=1, routed)           0.050     2.913    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[3][1]
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     2.696    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/C
                         clock pessimism              0.036     2.732    
                         clock uncertainty           -0.046     2.686    
    SLICE_X107Y7         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     2.711    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]
  -------------------------------------------------------------------
                         required time                          2.711    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.683ns (32.442%)  route 1.422ns (67.558%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 2.696 - 2.000 ) 
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.565     0.807    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y3         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.885 r  rx_INST/checksum_checker_INST/frame_data_prev_r_reg[18]/Q
                         net (fo=9, routed)           0.249     1.134    rx_INST/checksum_checker_INST/frame_data_prev_r_reg_n_0_[18]
    SLICE_X108Y1         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.257 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28/O
                         net (fo=3, routed)           0.166     1.423    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_28_n_0
    SLICE_X109Y3         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     1.548 r  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14/O
                         net (fo=3, routed)           0.162     1.710    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_14_n_0
    SLICE_X109Y2         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.761 f  rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3/O
                         net (fo=5, routed)           0.160     1.920    rx_INST/checksum_checker_INST/start_symbol_hit_r_i_3_n_0
    SLICE_X108Y4         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.018 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5/O
                         net (fo=42, routed)          0.343     2.362    rx_INST/checksum_checker_INST/frame_data_bytes_r[0][7]_i_5_n_0
    SLICE_X107Y7         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.398 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][4]_i_3/O
                         net (fo=4, routed)           0.208     2.606    rx_INST/checksum_checker_INST/frame_data_bytes_r[3][4]_i_3_n_0
    SLICE_X108Y7         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.728 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][2]_i_2/O
                         net (fo=2, routed)           0.086     2.814    rx_INST/checksum_checker_INST/frame_data_bytes_r[3][2]_i_2_n_0
    SLICE_X107Y7         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.864 r  rx_INST/checksum_checker_INST/frame_data_bytes_r[3][2]_i_1/O
                         net (fo=1, routed)           0.049     2.913    rx_INST/checksum_checker_INST/frame_data_bytes_nxt_c[3][2]
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     2.696    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/C
                         clock pessimism              0.036     2.732    
                         clock uncertainty           -0.046     2.686    
    SLICE_X107Y7         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     2.711    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]
  -------------------------------------------------------------------
                         required time                          2.711    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 -0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.531%)  route 0.138ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.480ns (routing 0.001ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.002ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.480     0.692    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y11        FDCE                                         r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y11        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     0.750 r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[8]/Q
                         net (fo=2, routed)           0.138     0.889    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[9]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                         clock pessimism             -0.036     0.816    
    SLICE_X105Y11        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     0.876    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.155%)  route 0.083ns (58.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.486ns (routing 0.001ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.002ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y11        FDCE                                         r  rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.756 r  rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[4]/Q
                         net (fo=2, routed)           0.083     0.839    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[21]
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.547     0.789    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]/C
                         clock pessimism             -0.036     0.753    
    SLICE_X108Y11        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     0.815    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.499%)  route 0.146ns (71.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.486ns (routing 0.001ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.002ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y11        FDCE                                         r  rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     0.756 r  rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[6]/Q
                         net (fo=2, routed)           0.146     0.902    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[23]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/C
                         clock pessimism             -0.036     0.816    
    SLICE_X105Y11        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     0.876    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.059ns (26.625%)  route 0.163ns (73.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.479ns (routing 0.001ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.002ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.479     0.691    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y10        FDCE                                         r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     0.750 r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[6]/Q
                         net (fo=2, routed)           0.163     0.912    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[7]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                         clock pessimism             -0.036     0.816    
    SLICE_X105Y11        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     0.878    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.686%)  route 0.088ns (69.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.317     0.463    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y10        FDCE                                         r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.502 r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[7]/Q
                         net (fo=2, routed)           0.088     0.590    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[8]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
                         clock pessimism             -0.023     0.501    
    SLICE_X108Y12        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.548    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.140ns (59.829%)  route 0.094ns (40.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.478ns (routing 0.001ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.614ns (routing 0.002ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.478     0.690    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X107Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.749 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.072     0.821    rx_INST/gtwiz_reset_rx_done_out
    SLICE_X106Y4         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     0.902 r  rx_INST/in00/O
                         net (fo=1, routed)           0.022     0.924    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.614     0.856    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism             -0.036     0.821    
    SLICE_X106Y4         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.881    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.610%)  route 0.074ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.314     0.460    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y10        FDCE                                         r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.499 r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[3]/Q
                         net (fo=2, routed)           0.074     0.573    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[4]
    SLICE_X110Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.364     0.531    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
                         clock pessimism             -0.049     0.483    
    SLICE_X110Y12        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.529    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.058ns (24.534%)  route 0.178ns (75.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.483ns (routing 0.001ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.620ns (routing 0.002ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.483     0.695    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y12        FDCE                                         r  rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y12        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     0.753 r  rx_INST/checksum_checker_INST/lost_packets_cnt_r_reg[8]/Q
                         net (fo=2, routed)           0.178     0.931    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[25]
    SLICE_X105Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.620     0.862    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[25]/C
                         clock pessimism             -0.036     0.827    
    SLICE_X105Y13        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     0.887    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.059ns (25.549%)  route 0.172ns (74.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.479ns (routing 0.001ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.002ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.479     0.691    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y10        FDCE                                         r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.750 r  rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[4]/Q
                         net (fo=2, routed)           0.172     0.922    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[5]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism             -0.036     0.816    
    SLICE_X105Y11        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     0.876    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rx_INST/checksum_checker_INST/last_packet_number_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.058ns (24.126%)  route 0.182ns (75.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.483ns (routing 0.001ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.002ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.483     0.695    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y8         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     0.753 r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[6]/Q
                         net (fo=2, routed)           0.182     0.935    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[39]
    SLICE_X105Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[39]/C
                         clock pessimism             -0.036     0.816    
    SLICE_X105Y10        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     0.876    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwiz_userclk_rx_srcclk_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         2.000       0.710      BUFG_GT_X0Y6        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y10       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[0]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[10]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[11]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[12]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[13]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[14]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y10       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y10       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[11]/C
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y10       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y10       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[10]/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[10]/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[11]/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y11       rx_INST/checksum_checker_INST/failed_crc_cnt_r_reg[11]/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.021       0.564      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.021       0.716      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.010       0.749      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_tx_srcclk_out[0]
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwiz_userclk_tx_srcclk_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         2.000       0.710      BUFG_GT_X0Y17       rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X109Y1        rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.021       0.730      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.010       0.773      GTHE4_CHANNEL_X0Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]
  To Clock:  rxoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.172ns (21.285%)  route 0.636ns (78.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 2.279 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.538     1.323    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.279     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.012     2.291    
                         clock uncertainty           -0.035     2.256    
    SLICE_X105Y2         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     2.196    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.172ns (21.285%)  route 0.636ns (78.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 2.279 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.538     1.323    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.279     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.012     2.291    
                         clock uncertainty           -0.035     2.256    
    SLICE_X105Y2         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     2.196    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.172ns (21.285%)  route 0.636ns (78.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 2.279 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.538     1.323    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.279     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.012     2.291    
                         clock uncertainty           -0.035     2.256    
    SLICE_X105Y2         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     2.196    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.172ns (21.285%)  route 0.636ns (78.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 2.279 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.538     1.323    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.279     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.012     2.291    
                         clock uncertainty           -0.035     2.256    
    SLICE_X105Y2         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     2.196    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.172ns (26.664%)  route 0.473ns (73.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.278ns = ( 2.278 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.375     1.160    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.278     2.278    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.012     2.290    
                         clock uncertainty           -0.035     2.255    
    SLICE_X105Y2         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     2.194    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.194    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.172ns (26.664%)  route 0.473ns (73.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.278ns = ( 2.278 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.375     1.160    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.278     2.278    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.012     2.290    
                         clock uncertainty           -0.035     2.255    
    SLICE_X105Y2         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     2.194    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.194    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.172ns (26.664%)  route 0.473ns (73.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.278ns = ( 2.278 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.099     0.695    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X105Y0         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.786 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.375     1.160    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.278     2.278    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.012     2.290    
                         clock uncertainty           -0.035     2.255    
    SLICE_X105Y2         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     2.194    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.194    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.189ns (32.035%)  route 0.401ns (67.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 2.286 - 2.000 ) 
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.520     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.599 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.174     0.773    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y0         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     0.883 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.227     1.110    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X105Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.286     2.286    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.012     2.298    
                         clock uncertainty           -0.035     2.263    
    SLICE_X105Y1         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     2.203    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.203    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.081ns (12.463%)  route 0.569ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 2.279 - 2.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.596 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.569     1.165    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.279     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism              0.012     2.291    
                         clock uncertainty           -0.035     2.256    
    SLICE_X106Y1         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     2.281    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          2.281    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0] rise@2.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.224ns (38.095%)  route 0.364ns (61.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.315ns = ( 2.315 - 2.000 ) 
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.455     0.455    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y2         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.534 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.112     0.646    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X105Y0         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     0.791 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.252     1.043    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.315     2.315    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.012     2.327    
                         clock uncertainty           -0.035     2.291    
    SLICE_X106Y0         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     2.316    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.061ns (32.796%)  route 0.125ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.319     0.319    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.380 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.125     0.505    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.520     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.143     0.377    
    SLICE_X105Y0         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     0.439    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.060ns (22.640%)  route 0.205ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.205     0.583    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.463     0.463    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.012     0.451    
    SLICE_X105Y1         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     0.513    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.060ns (20.339%)  route 0.235ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.286     0.286    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y1         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     0.346 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.235     0.581    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.456     0.456    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.012     0.444    
    SLICE_X105Y2         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     0.506    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.153ns (41.576%)  route 0.215ns (58.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.278     0.278    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y2         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     0.338 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.075     0.413    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X105Y0         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.093     0.506 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.140     0.646    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.515     0.515    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.012     0.503    
    SLICE_X106Y0         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.565    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.060ns (29.576%)  route 0.143ns (70.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.143     0.521    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.456     0.456    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.012     0.444    
    SLICE_X105Y2         FDRE (Hold_AFF2_SLICEM_C_R)
                                                     -0.015     0.429    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.060ns (29.576%)  route 0.143ns (70.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.143     0.521    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.456     0.456    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.012     0.444    
    SLICE_X105Y2         FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.015     0.429    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.060ns (29.576%)  route 0.143ns (70.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.143     0.521    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.456     0.456    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.012     0.444    
    SLICE_X105Y2         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.015     0.429    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.060ns (29.576%)  route 0.143ns (70.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.143     0.521    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.456     0.456    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.012     0.444    
    SLICE_X105Y2         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.015     0.429    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.060ns (29.722%)  route 0.142ns (70.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.455ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.142     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.455     0.455    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.012     0.443    
    SLICE_X105Y2         FDRE (Hold_EFF2_SLICEM_C_R)
                                                     -0.015     0.428    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.060ns (29.722%)  route 0.142ns (70.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.455ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.378 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.142     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.455     0.455    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.012     0.443    
    SLICE_X105Y2         FDRE (Hold_FFF2_SLICEM_C_R)
                                                     -0.015     0.428    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X106Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X106Y1  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X105Y1  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X105Y2  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X105Y2  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X106Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X106Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X106Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X106Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X105Y0  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.530ns (35.549%)  route 0.961ns (64.451%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 3.932 - 2.000 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.917ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.821ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.971     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X105Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=10, routed)          0.276     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y28        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.149     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_5_n_0
    SLICE_X103Y28        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     2.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.095     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_2_n_0
    SLICE_X104Y28        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_1/O
                         net (fo=31, routed)          0.107     3.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timer_rst_reg_0
    SLICE_X104Y29        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     3.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=3, routed)           0.334     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X104Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.719     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.180     4.112    
                         clock uncertainty           -0.046     4.065    
    SLICE_X104Y30        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     4.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.004    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.530ns (35.573%)  route 0.960ns (64.427%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 3.932 - 2.000 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.917ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.821ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.971     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X105Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=10, routed)          0.276     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y28        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.149     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_5_n_0
    SLICE_X103Y28        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     2.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.095     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_2_n_0
    SLICE_X104Y28        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_1/O
                         net (fo=31, routed)          0.107     3.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timer_rst_reg_0
    SLICE_X104Y29        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     3.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=3, routed)           0.333     3.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X104Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.719     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.180     4.112    
                         clock uncertainty           -0.046     4.065    
    SLICE_X104Y30        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     4.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.004    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.078ns (5.399%)  route 1.367ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 3.939 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.821ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.367     3.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.726     3.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]/C
                         clock pessimism              0.180     4.119    
                         clock uncertainty           -0.046     4.073    
    SLICE_X101Y27        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     3.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.078ns (5.399%)  route 1.367ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 3.939 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.821ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.367     3.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.726     3.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/C
                         clock pessimism              0.180     4.119    
                         clock uncertainty           -0.046     4.073    
    SLICE_X101Y27        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     3.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.078ns (5.399%)  route 1.367ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 3.939 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.821ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.367     3.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.726     3.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/C
                         clock pessimism              0.180     4.119    
                         clock uncertainty           -0.046     4.073    
    SLICE_X101Y27        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     3.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.078ns (5.399%)  route 1.367ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 3.939 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.821ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.367     3.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/out[0]
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.726     3.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X101Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                         clock pessimism              0.180     4.119    
                         clock uncertainty           -0.046     4.073    
    SLICE_X101Y27        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     3.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.078ns (5.403%)  route 1.366ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 3.941 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.821ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.366     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.728     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C
                         clock pessimism              0.180     4.121    
                         clock uncertainty           -0.046     4.075    
    SLICE_X102Y27        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     4.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.078ns (5.403%)  route 1.366ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 3.941 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.821ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.366     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.728     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C
                         clock pessimism              0.180     4.121    
                         clock uncertainty           -0.046     4.075    
    SLICE_X102Y27        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     4.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.078ns (5.403%)  route 1.366ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 3.941 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.821ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.366     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.728     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C
                         clock pessimism              0.180     4.121    
                         clock uncertainty           -0.046     4.075    
    SLICE_X102Y27        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     4.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.078ns (5.403%)  route 1.366ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 3.941 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.821ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.366     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.728     3.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C
                         clock pessimism              0.180     4.121    
                         clock uncertainty           -0.046     4.075    
    SLICE_X102Y27        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     4.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_out_modified_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/DECODER_INST/Bus_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.082ns (48.810%)  route 0.086ns (51.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.740ns (routing 0.821ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.917ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.740     1.953    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X106Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_out_modified_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.013 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_out_modified_reg[15]/Q
                         net (fo=1, routed)           0.064     2.077    test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_out_modified[15]
    SLICE_X107Y23        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.099 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Bus_data_out[15]_i_1/O
                         net (fo=1, routed)           0.022     2.121    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Bus_data_out[15]_i_1_n_0
    SLICE_X107Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Bus_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.987     2.230    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X107Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Bus_data_out_reg[15]/C
                         clock pessimism             -0.180     2.050    
    SLICE_X107Y23        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.110    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Bus_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.748ns (routing 0.821ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.748     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X109Y21        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y21        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.098     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.571%)  route 0.079ns (56.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.748ns (routing 0.821ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.748     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X109Y21        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y21        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.079     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.037%)  route 0.112ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.743ns (routing 0.821ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.917ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.743     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y24        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.112     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.018     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y23        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.233     2.027    
    SLICE_X109Y23        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwiz_userclk_rx_srcclk_out[0]_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         2.000       0.710      BUFG_GT_X0Y76        test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         2.000       0.936      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         1.000       0.468      SLICE_X109Y23        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.021       0.564      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.021       0.716      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.010       0.749      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_tx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.018ns,  Total Violation       -0.056ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[19]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.279ns (16.105%)  route 1.453ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.348     2.247    test_tx_INST/frame_rate_prescaler
    SLICE_X111Y235       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     2.312 r  test_tx_INST/gth_INST_i_6/O
                         net (fo=1, routed)           0.199     2.511    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[19]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[19])
                                                     -0.225     2.494    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.494    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[22]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.287ns (16.679%)  route 1.434ns (83.321%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.270     2.170    test_tx_INST/frame_rate_prescaler
    SLICE_X110Y232       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     2.243 r  test_tx_INST/gth_INST_i_3/O
                         net (fo=1, routed)           0.257     2.500    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[22]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[22])
                                                     -0.235     2.484    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[18]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.287ns (16.635%)  route 1.438ns (83.365%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.336     2.235    test_tx_INST/frame_rate_prescaler
    SLICE_X111Y235       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     2.308 r  test_tx_INST/gth_INST_i_7/O
                         net (fo=1, routed)           0.196     2.504    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[18]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                     -0.228     2.491    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.491    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[10]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.265ns (15.280%)  route 1.469ns (84.720%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.336     2.235    test_tx_INST/frame_rate_prescaler
    SLICE_X111Y235       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     2.286 r  test_tx_INST/gth_INST_i_15/O
                         net (fo=1, routed)           0.227     2.513    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[10]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[10])
                                                     -0.214     2.505    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.505    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.310ns (17.529%)  route 1.459ns (82.471%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.312     2.212    test_tx_INST/frame_rate_prescaler
    SLICE_X110Y235       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.308 r  test_tx_INST/gth_INST_i_4/O
                         net (fo=1, routed)           0.240     2.548    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[21]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                     -0.156     2.563    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.563    
                         arrival time                          -2.548    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.303ns (17.299%)  route 1.449ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.312     2.212    test_tx_INST/frame_rate_prescaler
    SLICE_X110Y235       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.301 r  test_tx_INST/gth_INST_i_12/O
                         net (fo=1, routed)           0.230     2.531    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[13]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                     -0.169     2.550    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.550    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.282ns (16.167%)  route 1.462ns (83.833%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.339     2.238    test_tx_INST/frame_rate_prescaler
    SLICE_X111Y235       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     2.306 r  test_tx_INST/gth_INST_i_5/O
                         net (fo=1, routed)           0.217     2.523    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[20]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                     -0.157     2.562    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.562    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[8]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.282ns (16.290%)  route 1.449ns (83.710%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.229     2.129    test_tx_INST/frame_rate_prescaler
    SLICE_X110Y231       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     2.197 r  test_tx_INST/gth_INST_i_17/O
                         net (fo=1, routed)           0.313     2.510    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[8]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[8])
                                                     -0.148     2.571    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[11]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.265ns (15.612%)  route 1.432ns (84.388%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.348     2.247    test_tx_INST/frame_rate_prescaler
    SLICE_X111Y235       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.298 r  test_tx_INST/gth_INST_i_14/O
                         net (fo=1, routed)           0.178     2.476    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[11]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[11])
                                                     -0.179     2.540    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.540    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.264ns (15.400%)  route 1.450ns (84.600%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          0.350     2.250    test_tx_INST/frame_rate_prescaler
    SLICE_X111Y235       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.300 r  test_tx_INST/gth_INST_i_16/O
                         net (fo=1, routed)           0.193     2.493    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[9]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.520     2.733    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.032     2.765    
                         clock uncertainty           -0.046     2.719    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                     -0.154     2.565    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.080ns (23.469%)  route 0.261ns (76.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.308     0.454    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y234       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.493 f  test_tx_INST/frame_cnt_r_reg[5]/Q
                         net (fo=5, routed)           0.140     0.633    test_tx_INST/frame_cnt_r[5]
    SLICE_X110Y235       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.674 r  test_tx_INST/gth_INST_i_12/O
                         net (fo=1, routed)           0.121     0.795    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[13]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.384     0.551    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.023     0.528    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.243     0.771    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.078ns (22.422%)  route 0.270ns (77.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.308     0.454    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y234       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.493 r  test_tx_INST/frame_cnt_r_reg[5]/Q
                         net (fo=5, routed)           0.140     0.633    test_tx_INST/frame_cnt_r[5]
    SLICE_X110Y235       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     0.672 r  test_tx_INST/gth_INST_i_4/O
                         net (fo=1, routed)           0.130     0.802    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[21]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.384     0.551    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.023     0.528    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.242     0.770    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/frame_cnt_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.307     0.453    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.492 r  test_tx_INST/frame_cnt_r_reg[7]/Q
                         net (fo=4, routed)           0.028     0.520    test_tx_INST/frame_cnt_r[7]
    SLICE_X110Y232       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.534 r  test_tx_INST/frame_cnt_r[7]_i_2/O
                         net (fo=1, routed)           0.017     0.551    test_tx_INST/frame_cnt_nxt_c[7]
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.354     0.521    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[7]/C
                         clock pessimism             -0.062     0.459    
    SLICE_X110Y232       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.505    test_tx_INST/frame_cnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.075ns (19.787%)  route 0.304ns (80.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.307     0.453    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.492 f  test_tx_INST/frame_cnt_r_reg[6]/Q
                         net (fo=5, routed)           0.196     0.688    test_tx_INST/frame_cnt_r[6]
    SLICE_X110Y232       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.724 r  test_tx_INST/gth_INST_i_11/O
                         net (fo=1, routed)           0.108     0.832    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[14]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.384     0.551    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.023     0.528    
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.251     0.779    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.434%)  route 0.036ns (33.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.304ns (routing 0.001ns, distribution 0.303ns)
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.304     0.450    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.489 r  test_tx_INST/frame_rate_cnt_r_reg[1]/Q
                         net (fo=6, routed)           0.030     0.519    test_tx_INST/frame_rate_cnt_r_reg[1]
    SLICE_X110Y223       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.552 r  test_tx_INST/frame_rate_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.006     0.558    test_tx_INST/frame_rate_cnt_nxt_c[2]
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
                         clock pessimism             -0.062     0.456    
    SLICE_X110Y223       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.503    test_tx_INST/frame_rate_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.284%)  route 0.047ns (43.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.304ns (routing 0.001ns, distribution 0.303ns)
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.304     0.450    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.489 r  test_tx_INST/frame_rate_cnt_r_reg[1]/Q
                         net (fo=6, routed)           0.031     0.520    test_tx_INST/frame_rate_cnt_r_reg[1]
    SLICE_X110Y223       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.542 r  test_tx_INST/frame_rate_cnt_r[5]_i_1/O
                         net (fo=1, routed)           0.016     0.558    test_tx_INST/frame_rate_cnt_nxt_c[5]
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[5]/C
                         clock pessimism             -0.062     0.456    
    SLICE_X110Y223       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.502    test_tx_INST/frame_rate_cnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/frame_cnt_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.431%)  route 0.045ns (37.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.307     0.453    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.492 r  test_tx_INST/frame_cnt_r_reg[6]/Q
                         net (fo=5, routed)           0.029     0.521    test_tx_INST/frame_cnt_r[6]
    SLICE_X110Y232       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.556 r  test_tx_INST/frame_cnt_r[6]_i_1/O
                         net (fo=1, routed)           0.016     0.572    test_tx_INST/frame_cnt_nxt_c[6]
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.354     0.521    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/C
                         clock pessimism             -0.062     0.459    
    SLICE_X110Y232       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.505    test_tx_INST/frame_cnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.074ns (61.473%)  route 0.046ns (38.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.304ns (routing 0.001ns, distribution 0.303ns)
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.304     0.450    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.489 r  test_tx_INST/frame_rate_cnt_r_reg[1]/Q
                         net (fo=6, routed)           0.030     0.519    test_tx_INST/frame_rate_cnt_r_reg[1]
    SLICE_X110Y223       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.554 r  test_tx_INST/frame_rate_cnt_r[1]_i_1/O
                         net (fo=1, routed)           0.016     0.570    test_tx_INST/frame_rate_cnt_nxt_c[1]
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/C
                         clock pessimism             -0.062     0.456    
    SLICE_X110Y223       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.502    test_tx_INST/frame_rate_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.041ns (32.031%)  route 0.087ns (67.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.313     0.459    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y227       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.500 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.087     0.587    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.529    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.065     0.465    
    SLICE_X109Y227       FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.512    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.072ns (55.767%)  route 0.057ns (44.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.304ns (routing 0.001ns, distribution 0.303ns)
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.304     0.450    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.489 r  test_tx_INST/frame_rate_cnt_r_reg[3]/Q
                         net (fo=4, routed)           0.051     0.540    test_tx_INST/frame_rate_cnt_r_reg[3]
    SLICE_X110Y223       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     0.573 r  test_tx_INST/frame_rate_cnt_r[4]_i_1/O
                         net (fo=1, routed)           0.006     0.579    test_tx_INST/frame_rate_cnt_nxt_c[4]
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[4]/C
                         clock pessimism             -0.062     0.456    
    SLICE_X110Y223       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.503    test_tx_INST/frame_rate_cnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwiz_userclk_tx_srcclk_out[0]_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         2.000       0.046      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         2.000       0.710      BUFG_GT_X0Y87        test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y231       test_tx_INST/frame_cnt_r_reg[0]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X111Y233       test_tx_INST/frame_cnt_r_reg[1]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X111Y234       test_tx_INST/frame_cnt_r_reg[2]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X111Y234       test_tx_INST/frame_cnt_r_reg[3]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X111Y232       test_tx_INST/frame_cnt_r_reg[4]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y234       test_tx_INST/frame_cnt_r_reg[5]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         2.000       1.450      SLICE_X110Y232       test_tx_INST/frame_cnt_r_reg[6]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y231       test_tx_INST/frame_cnt_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y231       test_tx_INST/frame_cnt_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y233       test_tx_INST/frame_cnt_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y233       test_tx_INST/frame_cnt_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y234       test_tx_INST/frame_cnt_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y234       test_tx_INST/frame_cnt_r_reg[2]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         1.000       0.120      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y231       test_tx_INST/frame_cnt_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X110Y231       test_tx_INST/frame_cnt_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y233       test_tx_INST/frame_cnt_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y233       test_tx_INST/frame_cnt_r_reg[1]/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y234       test_tx_INST/frame_cnt_r_reg[2]/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         1.000       0.725      SLICE_X111Y234       test_tx_INST/frame_cnt_r_reg[2]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.010       0.773      GTHE4_CHANNEL_X0Y15  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]_1
  To Clock:  rxoutclkpcs_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.132ns (17.477%)  route 0.623ns (82.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 2.284 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.528     1.259    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.284     2.284    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.081     2.365    
                         clock uncertainty           -0.035     2.329    
    SLICE_X107Y229       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     2.270    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.132ns (17.477%)  route 0.623ns (82.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 2.284 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.528     1.259    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.284     2.284    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.081     2.365    
                         clock uncertainty           -0.035     2.329    
    SLICE_X107Y229       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     2.270    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.132ns (17.477%)  route 0.623ns (82.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 2.284 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.528     1.259    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.284     2.284    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.081     2.365    
                         clock uncertainty           -0.035     2.329    
    SLICE_X107Y229       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     2.270    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.132ns (17.477%)  route 0.623ns (82.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 2.284 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.528     1.259    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.284     2.284    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.081     2.365    
                         clock uncertainty           -0.035     2.329    
    SLICE_X107Y229       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     2.270    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.132ns (21.971%)  route 0.469ns (78.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 2.286 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.374     1.104    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.286     2.286    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.081     2.367    
                         clock uncertainty           -0.035     2.331    
    SLICE_X107Y229       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     2.271    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.271    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.132ns (21.971%)  route 0.469ns (78.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 2.286 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.374     1.104    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.286     2.286    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.081     2.367    
                         clock uncertainty           -0.035     2.331    
    SLICE_X107Y229       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     2.271    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.271    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.132ns (21.971%)  route 0.469ns (78.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 2.286 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.374     1.104    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.286     2.286    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.081     2.367    
                         clock uncertainty           -0.035     2.331    
    SLICE_X107Y229       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     2.271    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.271    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.191ns (32.648%)  route 0.394ns (67.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 2.265 - 2.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.508     0.508    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.589 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.188     0.777    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X107Y227       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.887 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.206     1.093    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X107Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.265     2.265    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.117     2.382    
                         clock uncertainty           -0.035     2.347    
    SLICE_X107Y228       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     2.288    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.288    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.227ns (39.616%)  route 0.346ns (60.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.297ns = ( 2.297 - 2.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.467     0.467    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y229       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.548 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.110     0.658    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X107Y227       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     0.804 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.236     1.040    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     2.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.081     2.378    
                         clock uncertainty           -0.035     2.342    
    SLICE_X108Y227       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     2.367    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rxoutclkpcs_out[0]_1 rise@2.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.132ns (28.703%)  route 0.328ns (71.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 2.299 - 2.000 ) 
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.503     0.503    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.584 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.095     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X107Y227       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.730 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.233     0.963    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.299     2.299    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.153     2.452    
                         clock uncertainty           -0.035     2.416    
    SLICE_X107Y227       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     2.356    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          2.356    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.978%)  route 0.213ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.462ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.265     0.265    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y228       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.325 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.213     0.538    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.462     0.462    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.080     0.382    
    SLICE_X107Y229       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.444    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.221     0.221    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.262 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.130     0.392    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.289     0.289    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.052     0.237    
    SLICE_X107Y227       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.284    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.293%)  route 0.132ns (68.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.357 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.132     0.488    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X108Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.435     0.435    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.117     0.318    
    SLICE_X108Y228       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     0.380    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.269ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.206     0.206    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y229       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.247 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.130     0.377    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.269     0.269    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.048     0.221    
    SLICE_X107Y229       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.268    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.040ns (23.669%)  route 0.129ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns
    Source Clock Delay      (SCD):    0.221ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.221     0.221    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.261 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.129     0.390    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.285     0.285    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.058     0.227    
    SLICE_X107Y227       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.274    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.040ns (23.669%)  route 0.129ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.265ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.206     0.206    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y229       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.246 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.129     0.375    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.265     0.265    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.053     0.212    
    SLICE_X107Y229       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.259    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.299     0.299    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.359 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     0.492    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.467     0.467    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.081     0.386    
    SLICE_X107Y229       FDRE (Hold_EFF2_SLICEL_C_R)
                                                     -0.015     0.371    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.299     0.299    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.359 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     0.492    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.467     0.467    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.081     0.386    
    SLICE_X107Y229       FDRE (Hold_FFF2_SLICEL_C_R)
                                                     -0.015     0.371    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.299     0.299    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.359 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     0.492    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.467     0.467    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.081     0.386    
    SLICE_X107Y229       FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.015     0.371    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.462ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.299     0.299    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y227       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.359 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     0.492    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.462     0.462    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.081     0.381    
    SLICE_X107Y229       FDRE (Hold_AFF2_SLICEL_C_R)
                                                     -0.015     0.366    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X108Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         2.000       1.450      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X108Y228  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X107Y228  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X107Y229  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450      SLICE_X107Y229  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X108Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X108Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X108Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X108Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.000       0.725      SLICE_X107Y227  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.401ns  (logic 0.079ns (19.701%)  route 0.322ns (80.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X110Y29        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.322     0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X110Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X110Y29        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X110Y25        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.317     0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X110Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X110Y25        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.379ns  (logic 0.076ns (20.053%)  route 0.303ns (79.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X109Y29        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.303     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X108Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X108Y30        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.254%)  route 0.276ns (77.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X110Y29        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.276     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X110Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X110Y30        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.079ns (23.442%)  route 0.258ns (76.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X110Y25        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.258     0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X110Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X110Y25        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.312ns  (logic 0.078ns (25.000%)  route 0.234ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X109Y29        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.234     0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X108Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X108Y30        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.279ns  (logic 0.079ns (28.315%)  route 0.200ns (71.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X110Y25        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.200     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X110Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X110Y26        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.228ns  (logic 0.081ns (35.526%)  route 0.147ns (64.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X110Y25        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.147     0.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X110Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X110Y26        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  1.797    





---------------------------------------------------------------------------------------------------
From Clock:  freerun_clk
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.943ns,  Total Violation       -0.943ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.943ns  (required time - arrival time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.115ns (46.000%)  route 0.135ns (54.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.738ns = ( 2.738 - 2.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.116ns, distribution 1.056ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.172     3.410    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y4         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.489 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg_replica/Q
                         net (fo=1, routed)           0.086     3.575    rx_INST/gtwiz_reset_rx_cdr_stable_out[0]_repN_alias
    SLICE_X106Y4         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     3.611 r  rx_INST/in00/O
                         net (fo=1, routed)           0.049     3.660    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.526     2.738    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.046     2.691    
    SLICE_X106Y4         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     2.716    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.716    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 -0.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - freerun_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.053ns (45.690%)  route 0.063ns (54.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.200ns (routing 0.614ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.001ns, distribution 0.387ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.200     1.648    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y4         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.687 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg_replica/Q
                         net (fo=1, routed)           0.047     1.734    rx_INST/gtwiz_reset_rx_cdr_stable_out[0]_repN_alias
    SLICE_X106Y4         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.748 r  rx_INST/in00/O
                         net (fo=1, routed)           0.016     1.764    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.388     0.555    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     0.555    
                         clock uncertainty            0.046     0.602    
    SLICE_X106Y4         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.648    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       49.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.598ns  (logic 0.079ns (13.211%)  route 0.519ns (86.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X110Y25        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.519     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X107Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y25        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                 49.427    

Slack (MET) :             49.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.499ns  (logic 0.080ns (16.032%)  route 0.419ns (83.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X110Y25        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.419     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X107Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y25        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 49.526    

Slack (MET) :             49.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.462ns  (logic 0.081ns (17.532%)  route 0.381ns (82.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X110Y29        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.381     0.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X111Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X111Y29        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 49.563    

Slack (MET) :             49.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.442ns  (logic 0.079ns (17.873%)  route 0.363ns (82.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y27                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X110Y27        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.363     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X110Y27        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X110Y27        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 49.583    

Slack (MET) :             49.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X110Y29        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.292     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X110Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X110Y29        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 49.654    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X110Y29        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.205     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X111Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X111Y29        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    

Slack (MET) :             49.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.081ns (29.137%)  route 0.197ns (70.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y27                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X110Y27        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.197     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X110Y27        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X110Y27        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.747    

Slack (MET) :             49.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.228ns  (logic 0.079ns (34.649%)  route 0.149ns (65.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X110Y29        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.149     0.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X111Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X111Y29        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                 49.797    





---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_tx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.081ns (2.805%)  route 2.806ns (97.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 3.926 - 2.000 ) 
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.821ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.596     0.839    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y232       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.920 r  test_tx_INST/frame_cnt_r_reg[4]/Q
                         net (fo=6, routed)           2.806     3.726    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[5]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.713     3.926    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     3.926    
                         clock uncertainty           -0.046     3.879    
    SLICE_X110Y97        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.904    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.079ns (2.687%)  route 2.861ns (97.313%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 3.926 - 2.000 ) 
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.542ns (routing 0.002ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.821ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.542     0.785    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y234       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.864 r  test_tx_INST/frame_cnt_r_reg[5]/Q
                         net (fo=5, routed)           2.861     3.725    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[6]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.713     3.926    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.000     3.926    
                         clock uncertainty           -0.046     3.879    
    SLICE_X110Y97        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.904    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.214ns (7.187%)  route 2.763ns (92.813%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 3.993 - 2.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.821ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     0.779    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y223       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.860 r  test_tx_INST/frame_rate_cnt_r_reg[2]/Q
                         net (fo=5, routed)           0.527     1.387    test_tx_INST/frame_rate_cnt_r_reg[2]
    SLICE_X110Y223       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.423 f  test_tx_INST/frame_rate_prescaler_inferred_i_2/O
                         net (fo=3, routed)           0.380     1.803    test_tx_INST/frame_rate_prescaler_inferred_i_2_n_0
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.900 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          1.857     3.756    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[9]
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.780     3.993    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                         clock pessimism              0.000     3.993    
                         clock uncertainty           -0.046     3.947    
    SLICE_X111Y185       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.972    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          3.972    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.081ns (3.054%)  route 2.571ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 3.921 - 2.000 ) 
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.597ns (routing 0.002ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.597     0.840    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y234       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.921 r  test_tx_INST/frame_cnt_r_reg[2]/Q
                         net (fo=8, routed)           2.571     3.492    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[3]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     3.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
                         clock pessimism              0.000     3.921    
                         clock uncertainty           -0.046     3.875    
    SLICE_X111Y97        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.900    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.081ns (3.008%)  route 2.611ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 3.921 - 2.000 ) 
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.002ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.541     0.784    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y231       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y231       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.865 r  test_tx_INST/frame_cnt_r_reg[0]/Q
                         net (fo=10, routed)          2.611     3.476    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[1]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     3.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                         clock pessimism              0.000     3.921    
                         clock uncertainty           -0.046     3.875    
    SLICE_X111Y97        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.900    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.226ns (8.491%)  route 2.436ns (91.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 3.924 - 2.000 ) 
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.821ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.555     0.798    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y227       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.874 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.212     1.086    test_tx_INST/gtwiz_reset_tx_done_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.236 r  test_tx_INST/in00/O
                         net (fo=10, routed)          2.224     3.460    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.711     3.924    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     3.924    
                         clock uncertainty           -0.046     3.877    
    SLICE_X110Y97        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.902    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.902    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.081ns (3.112%)  route 2.522ns (96.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 3.921 - 2.000 ) 
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.597ns (routing 0.002ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.597     0.840    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y233       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y233       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.921 r  test_tx_INST/frame_cnt_r_reg[1]/Q
                         net (fo=9, routed)           2.522     3.443    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[2]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     3.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                         clock pessimism              0.000     3.921    
                         clock uncertainty           -0.046     3.875    
    SLICE_X111Y97        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.900    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.079ns (3.091%)  route 2.476ns (96.909%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 3.921 - 2.000 ) 
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.002ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.541     0.784    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.863 r  test_tx_INST/frame_cnt_r_reg[7]/Q
                         net (fo=4, routed)           2.476     3.339    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[8]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     3.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
                         clock pessimism              0.000     3.921    
                         clock uncertainty           -0.046     3.875    
    SLICE_X111Y97        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     3.900    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.080ns (3.222%)  route 2.403ns (96.778%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 3.921 - 2.000 ) 
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.597ns (routing 0.002ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.597     0.840    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y234       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.920 r  test_tx_INST/frame_cnt_r_reg[3]/Q
                         net (fo=7, routed)           2.403     3.323    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[4]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     3.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
                         clock pessimism              0.000     3.921    
                         clock uncertainty           -0.046     3.875    
    SLICE_X111Y97        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     3.900    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 test_tx_INST/frame_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.079ns (3.130%)  route 2.445ns (96.870%))
  Logic Levels:           0  
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 3.926 - 2.000 ) 
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.002ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.821ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.541     0.784    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.863 r  test_tx_INST/frame_cnt_r_reg[6]/Q
                         net (fo=5, routed)           2.445     3.308    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[7]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.713     3.926    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                         clock pessimism              0.000     3.926    
                         clock uncertainty           -0.046     3.879    
    SLICE_X110Y97        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.904    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.059ns (3.473%)  route 1.640ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.001ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.917ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.468     0.681    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.740 r  test_tx_INST/frame_cnt_r_reg[6]/Q
                         net (fo=5, routed)           1.640     2.380    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[7]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.945     2.188    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                         clock pessimism              0.000     2.188    
                         clock uncertainty            0.046     2.234    
    SLICE_X110Y97        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.294    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.058ns (3.434%)  route 1.631ns (96.566%))
  Logic Levels:           0  
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.001ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.917ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.468     0.681    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y232       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     0.739 r  test_tx_INST/frame_cnt_r_reg[7]/Q
                         net (fo=4, routed)           1.631     2.370    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[8]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.935     2.178    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
                         clock pessimism              0.000     2.178    
                         clock uncertainty            0.046     2.224    
    SLICE_X111Y97        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.284    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.059ns (3.529%)  route 1.613ns (96.471%))
  Logic Levels:           0  
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.516ns (routing 0.001ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.917ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.516     0.729    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y234       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.788 r  test_tx_INST/frame_cnt_r_reg[3]/Q
                         net (fo=7, routed)           1.613     2.401    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[4]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.935     2.178    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
                         clock pessimism              0.000     2.178    
                         clock uncertainty            0.046     2.224    
    SLICE_X111Y97        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.286    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.153ns (8.844%)  route 1.577ns (91.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.473ns (routing 0.001ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.917ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.473     0.686    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y227       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.744 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.127     0.871    test_tx_INST/gtwiz_reset_tx_done_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.095     0.966 r  test_tx_INST/in00/O
                         net (fo=10, routed)          1.450     2.416    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.940     2.183    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     2.183    
                         clock uncertainty            0.046     2.229    
    SLICE_X110Y97        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.289    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.061ns (3.463%)  route 1.700ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.001ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.917ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.468     0.681    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y231       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y231       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.742 r  test_tx_INST/frame_cnt_r_reg[0]/Q
                         net (fo=10, routed)          1.700     2.442    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[1]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.935     2.178    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                         clock pessimism              0.000     2.178    
                         clock uncertainty            0.046     2.224    
    SLICE_X111Y97        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.284    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_rate_cnt_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.094ns (5.066%)  route 1.762ns (94.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.463ns (routing 0.001ns, distribution 0.462ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.917ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.463     0.676    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y224       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y224       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.735 r  test_tx_INST/frame_rate_cnt_r_reg[7]/Q
                         net (fo=2, routed)           0.545     1.280    test_tx_INST/frame_rate_cnt_r_reg[7]
    SLICE_X110Y224       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.315 r  test_tx_INST/frame_rate_prescaler_inferred_i_1/O
                         net (fo=30, routed)          1.217     2.532    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[9]
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.017     2.260    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.046     2.306    
    SLICE_X111Y185       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.366    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.061ns (3.531%)  route 1.667ns (96.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.515ns (routing 0.001ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.917ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.515     0.728    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y233       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y233       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.789 r  test_tx_INST/frame_cnt_r_reg[1]/Q
                         net (fo=9, routed)           1.667     2.456    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[2]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.935     2.178    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                         clock pessimism              0.000     2.178    
                         clock uncertainty            0.046     2.224    
    SLICE_X111Y97        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.286    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.061ns (3.449%)  route 1.708ns (96.551%))
  Logic Levels:           0  
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.516ns (routing 0.001ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.917ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.516     0.729    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y234       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.790 r  test_tx_INST/frame_cnt_r_reg[2]/Q
                         net (fo=8, routed)           1.708     2.498    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[3]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.935     2.178    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
                         clock pessimism              0.000     2.178    
                         clock uncertainty            0.046     2.224    
    SLICE_X111Y97        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.284    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.061ns (3.183%)  route 1.856ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.515ns (routing 0.001ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.917ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.515     0.728    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y232       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.789 r  test_tx_INST/frame_cnt_r_reg[4]/Q
                         net (fo=6, routed)           1.856     2.645    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[5]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.945     2.188    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     2.188    
                         clock uncertainty            0.046     2.234    
    SLICE_X110Y97        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.294    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 test_tx_INST/frame_cnt_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             gtwiz_userclk_rx_srcclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.059ns (2.950%)  route 1.941ns (97.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.469ns (routing 0.001ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.917ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.469     0.682    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y234       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.741 r  test_tx_INST/frame_cnt_r_reg[5]/Q
                         net (fo=5, routed)           1.941     2.682    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[6]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.945     2.188    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.000     2.188    
                         clock uncertainty            0.046     2.234    
    SLICE_X110Y97        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.296    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.246ns (9.829%)  route 2.257ns (90.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 55.165 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.813ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.349    12.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.720    55.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.911    60.076    
                         clock uncertainty           -0.035    60.041    
    SLICE_X102Y33        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    59.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         59.975    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 47.216    

Slack (MET) :             47.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.246ns (9.829%)  route 2.257ns (90.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 55.165 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.813ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.349    12.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.720    55.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.911    60.076    
                         clock uncertainty           -0.035    60.041    
    SLICE_X102Y33        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    59.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         59.975    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 47.216    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    

Slack (MET) :             47.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.246ns (9.833%)  route 2.256ns (90.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 55.167 - 50.000 ) 
    Source Clock Delay      (SCD):    10.256ns
    Clock Pessimism Removal (CPR):    4.911ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.991ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.813ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.078    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.907    11.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X100Y159       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    11.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.348    12.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X102Y33        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956    52.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.722    55.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y33        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.911    60.078    
                         clock uncertainty           -0.035    60.043    
    SLICE_X102Y33        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    59.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 47.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    4.507ns
  Clock Net Delay (Source):      1.661ns (routing 1.078ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.205ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.661     3.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y28        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     3.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X108Y28        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.869     8.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y28        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.507     3.633    
    SLICE_X108Y28        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    4.507ns
  Clock Net Delay (Source):      1.661ns (routing 1.078ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.205ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.661     3.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y28        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     3.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X108Y28        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.869     8.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y28        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.507     3.633    
    SLICE_X108Y28        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.140%)  route 0.100ns (71.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.149ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.878ns (routing 1.205ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.100     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X110Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.878     8.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X110Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.501     3.648    
    SLICE_X110Y30        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.140%)  route 0.100ns (71.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.149ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.878ns (routing 1.205ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.100     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X110Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.878     8.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X110Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.501     3.648    
    SLICE_X110Y30        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.140%)  route 0.100ns (71.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.149ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.878ns (routing 1.205ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.100     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X110Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.878     8.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X110Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.501     3.648    
    SLICE_X110Y30        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.140%)  route 0.100ns (71.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.149ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.878ns (routing 1.205ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.100     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X110Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.878     8.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.501     3.648    
    SLICE_X110Y30        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.140%)  route 0.100ns (71.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.149ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.878ns (routing 1.205ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.100     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X110Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.878     8.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.501     3.648    
    SLICE_X110Y30        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.532%)  route 0.100ns (71.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.150ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.205ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X109Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.501     3.649    
    SLICE_X109Y30        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.532%)  route 0.100ns (71.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.150ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.205ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X109Y30        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y30        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.501     3.649    
    SLICE_X109Y30        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.532%)  route 0.100ns (71.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.150ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    4.501ns
  Clock Net Delay (Source):      1.652ns (routing 1.078ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.205ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.652     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X109Y30        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y30        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.501     3.649    
    SLICE_X109Y30        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtwiz_userclk_rx_srcclk_out[0]
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.225ns (18.506%)  route 0.991ns (81.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 2.696 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.935     2.023    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     2.696    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/C
                         clock pessimism              0.078     2.775    
                         clock uncertainty           -0.046     2.728    
    SLICE_X107Y7         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     2.662    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]
  -------------------------------------------------------------------
                         required time                          2.662    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.225ns (18.506%)  route 0.991ns (81.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 2.696 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.935     2.023    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     2.696    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/C
                         clock pessimism              0.078     2.775    
                         clock uncertainty           -0.046     2.728    
    SLICE_X107Y7         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     2.662    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]
  -------------------------------------------------------------------
                         required time                          2.662    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.225ns (18.506%)  route 0.991ns (81.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 2.696 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.935     2.023    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     2.696    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]/C
                         clock pessimism              0.078     2.775    
                         clock uncertainty           -0.046     2.728    
    SLICE_X108Y7         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     2.662    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]
  -------------------------------------------------------------------
                         required time                          2.662    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.225ns (18.522%)  route 0.990ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     2.022    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]/C
                         clock pessimism              0.078     2.777    
                         clock uncertainty           -0.046     2.730    
    SLICE_X108Y7         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     2.664    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]
  -------------------------------------------------------------------
                         required time                          2.664    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.225ns (18.522%)  route 0.990ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     2.022    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]/C
                         clock pessimism              0.078     2.777    
                         clock uncertainty           -0.046     2.730    
    SLICE_X107Y7         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     2.664    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]
  -------------------------------------------------------------------
                         required time                          2.664    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.225ns (18.522%)  route 0.990ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     2.022    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]/C
                         clock pessimism              0.078     2.777    
                         clock uncertainty           -0.046     2.730    
    SLICE_X108Y7         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     2.664    rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]
  -------------------------------------------------------------------
                         required time                          2.664    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.225ns (18.522%)  route 0.990ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     2.022    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]/C
                         clock pessimism              0.078     2.777    
                         clock uncertainty           -0.046     2.730    
    SLICE_X108Y7         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     2.664    rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]
  -------------------------------------------------------------------
                         required time                          2.664    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.225ns (18.522%)  route 0.990ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     2.022    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]/C
                         clock pessimism              0.078     2.777    
                         clock uncertainty           -0.046     2.730    
    SLICE_X108Y7         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     2.664    rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]
  -------------------------------------------------------------------
                         required time                          2.664    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.225ns (18.522%)  route 0.990ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 2.698 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     2.022    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     2.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]/C
                         clock pessimism              0.078     2.777    
                         clock uncertainty           -0.046     2.730    
    SLICE_X108Y7         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     2.664    rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]
  -------------------------------------------------------------------
                         required time                          2.664    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.225ns (20.316%)  route 0.883ns (79.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns = ( 2.733 - 2.000 ) 
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.089 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.827     1.915    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X106Y8         FDCE                                         f  rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     2.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     2.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.521     2.733    rx_INST/checksum_checker_INST/clk
    SLICE_X106Y8         FDCE                                         r  rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg/C
                         clock pessimism              0.036     2.769    
                         clock uncertainty           -0.046     2.722    
    SLICE_X106Y8         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     2.656    rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg
  -------------------------------------------------------------------
                         required time                          2.656    
                         arrival time                          -1.915    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.098ns (41.502%)  route 0.138ns (58.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.106     0.697    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X110Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.365     0.532    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]/C
                         clock pessimism             -0.023     0.509    
    SLICE_X110Y9         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.489    rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.098ns (41.502%)  route 0.138ns (58.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.106     0.697    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X110Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.365     0.532    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]/C
                         clock pessimism             -0.023     0.509    
    SLICE_X110Y9         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.489    rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.098ns (41.502%)  route 0.138ns (58.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.106     0.697    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X110Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.365     0.532    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]/C
                         clock pessimism             -0.023     0.509    
    SLICE_X110Y9         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.489    rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.473%)  route 0.144ns (59.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     0.703    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]/C
                         clock pessimism             -0.023     0.512    
    SLICE_X109Y9         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.492    rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.473%)  route 0.144ns (59.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     0.703    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]/C
                         clock pessimism             -0.023     0.512    
    SLICE_X109Y9         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     0.492    rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.473%)  route 0.144ns (59.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     0.703    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]/C
                         clock pessimism             -0.023     0.512    
    SLICE_X109Y9         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.492    rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.473%)  route 0.144ns (59.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     0.703    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]/C
                         clock pessimism             -0.023     0.512    
    SLICE_X109Y9         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.492    rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.473%)  route 0.144ns (59.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     0.703    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]/C
                         clock pessimism             -0.023     0.512    
    SLICE_X109Y9         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.492    rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[7]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.473%)  route 0.144ns (59.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     0.703    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[7]/C
                         clock pessimism             -0.023     0.512    
    SLICE_X109Y9         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.492    rx_INST/checksum_checker_INST/last_packet_number_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.098ns (44.293%)  route 0.123ns (55.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.591 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.091     0.682    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y9         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.366     0.533    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y9         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]/C
                         clock pessimism             -0.056     0.477    
    SLICE_X107Y9         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.457    rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.078ns (9.727%)  route 0.724ns (90.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 3.945 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.821ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.724     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.732     3.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.180     4.125    
                         clock uncertainty           -0.046     4.078    
    SLICE_X104Y25        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     4.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.012    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.078ns (9.727%)  route 0.724ns (90.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 3.945 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.821ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.724     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.732     3.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.180     4.125    
                         clock uncertainty           -0.046     4.078    
    SLICE_X104Y25        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     4.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.012    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.078ns (9.763%)  route 0.721ns (90.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 3.944 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.821ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.721     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.731     3.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.180     4.124    
                         clock uncertainty           -0.046     4.077    
    SLICE_X104Y25        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.078ns (12.503%)  route 0.546ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 3.944 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.821ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.546     2.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y26        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.731     3.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.180     4.124    
                         clock uncertainty           -0.046     4.077    
    SLICE_X104Y26        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.078ns (12.503%)  route 0.546ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 3.944 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.821ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.546     2.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y26        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.731     3.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.180     4.124    
                         clock uncertainty           -0.046     4.077    
    SLICE_X104Y26        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.078ns (12.563%)  route 0.543ns (87.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 3.943 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.821ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.543     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y26        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.730     3.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.180     4.123    
                         clock uncertainty           -0.046     4.076    
    SLICE_X104Y26        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.078ns (12.563%)  route 0.543ns (87.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 3.943 - 2.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.821ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.543     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y26        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.730     3.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.180     4.123    
                         clock uncertainty           -0.046     4.076    
    SLICE_X104Y26        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.231ns (34.529%)  route 0.438ns (65.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 3.938 - 2.000 ) 
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.917ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.821ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.968     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X109Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X109Y31        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     2.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X110Y31        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.725     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.241     4.180    
                         clock uncertainty           -0.046     4.133    
    SLICE_X110Y31        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.231ns (34.529%)  route 0.438ns (65.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 3.938 - 2.000 ) 
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.917ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.821ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.968     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X109Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X109Y31        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     2.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X110Y31        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.725     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.241     4.180    
                         clock uncertainty           -0.046     4.133    
    SLICE_X110Y31        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@2.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.231ns (34.529%)  route 0.438ns (65.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 3.938 - 2.000 ) 
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.917ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.821ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.968     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X109Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X109Y31        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.228     2.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X110Y31        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     2.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     2.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.725     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y31        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.241     4.180    
                         clock uncertainty           -0.046     4.133    
    SLICE_X110Y31        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  1.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.578ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.249     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.123     1.293    
    SLICE_X108Y25        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.578ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.249     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.123     1.293    
    SLICE_X108Y25        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.578ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.249     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.123     1.293    
    SLICE_X108Y25        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.578ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.249     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.123     1.293    
    SLICE_X108Y25        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.578ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.245     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.123     1.289    
    SLICE_X108Y25        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.578ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.245     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.123     1.289    
    SLICE_X108Y25        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.578ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.245     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.123     1.289    
    SLICE_X108Y25        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.882%)  route 0.101ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.578ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X108Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.245     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.123     1.289    
    SLICE_X108Y25        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.381%)  route 0.101ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.578ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.101     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X110Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.233     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X110Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.123     1.277    
    SLICE_X110Y25        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns - gtwiz_userclk_rx_srcclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.381%)  route 0.101ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.092ns (routing 0.509ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.578ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.092     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y25        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.101     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X110Y25        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.233     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X110Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.123     1.277    
    SLICE_X110Y25        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.119    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.080ns (7.828%)  route 0.942ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.813ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.942     3.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X105Y29        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.720     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X105Y29        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.078ns (7.871%)  route 0.913ns (92.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.813ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.723     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.990ns  (logic 0.078ns (7.879%)  route 0.912ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.917ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.813ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.989     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.912     3.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.725     5.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        6.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.146ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.509ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.875ns (routing 1.205ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.084     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X110Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.057     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X110Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.875     8.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        6.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.142ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.509ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.205ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.084     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X110Y25        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.076     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X110Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.871     8.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y26        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.135ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.081ns (routing 0.509ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.864ns (routing 1.205ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.081     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X107Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y32        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X107Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.864     8.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X107Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.141ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.509ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.870ns (routing 1.205ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.085     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X106Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y30        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X106Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.870     8.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X106Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.139ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.509ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.868ns (routing 1.205ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.087     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X106Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X106Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.868     8.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X106Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.139ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.509ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.868ns (routing 1.205ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.083     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X104Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y32        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X104Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.868     8.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X104Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.140ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.509ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.205ns, distribution 0.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.083     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X105Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X105Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.869     8.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X105Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.137ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.509ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.866ns (routing 1.205ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.085     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X104Y30        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y30        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X104Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.866     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X104Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.966%)  route 0.096ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        6.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.143ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.509ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.205ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.087     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X106Y29        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.272 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.096     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y29        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.872     8.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y29        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.966%)  route 0.096ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        6.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.143ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.509ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.205ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.087     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X106Y29        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.272 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.096     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y29        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.872     8.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y29        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  freerun_clk

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.265ns (23.437%)  route 4.134ns (76.563%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     4.918    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.040 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     5.399    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.265ns (23.437%)  route 4.134ns (76.563%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     4.918    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.040 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     5.399    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.265ns (23.437%)  route 4.134ns (76.563%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     4.918    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.040 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     5.399    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.265ns (23.437%)  route 4.134ns (76.563%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     4.918    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.040 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     5.399    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.265ns (23.437%)  route 4.134ns (76.563%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     4.918    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.040 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     5.399    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.241ns (23.199%)  route 4.110ns (76.801%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     4.911    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.009 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     5.351    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.241ns (23.199%)  route 4.110ns (76.801%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     4.911    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.009 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     5.351    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.241ns (23.199%)  route 4.110ns (76.801%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     4.911    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.009 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     5.351    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.241ns (23.199%)  route 4.110ns (76.801%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     4.911    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.009 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     5.351    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.241ns (23.199%)  route 4.110ns (76.801%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     4.911    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.009 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     5.351    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.000ns (0.000%)  route 0.107ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.372ns (routing 0.692ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.107     0.107    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X111Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.372     2.132    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.000ns (0.000%)  route 0.165ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.367ns (routing 0.692ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.165     0.165    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X111Y5         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.367     2.127    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y5         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.000ns (0.000%)  route 0.179ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.692ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.179     0.179    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X111Y6         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.363     2.123    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y6         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.000ns (0.000%)  route 0.179ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.692ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.179     0.179    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X111Y6         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.363     2.123    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y6         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.000ns (0.000%)  route 0.179ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.692ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.179     0.179    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X111Y6         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.363     2.123    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y6         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.000ns (0.000%)  route 0.179ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.363ns (routing 0.692ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.179     0.179    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X111Y6         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.363     2.123    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y6         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.000ns (0.000%)  route 0.190ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.366ns (routing 0.692ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.190     0.190    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X110Y6         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.366     2.126    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y6         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.000ns (0.000%)  route 0.200ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.387ns (routing 0.692ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.200     0.200    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X107Y220       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.387     2.147    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y220       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.000ns (0.000%)  route 0.207ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.390ns (routing 0.692ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.207     0.207    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X108Y227       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.390     2.150    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y227       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.000ns (0.000%)  route 0.227ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.368ns (routing 0.692ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.227     0.227    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/qpll0lock_out[0]
    SLICE_X111Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.368     2.128    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  freerun_clk
  To Clock:  freerun_clk

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.223ns (26.894%)  route 0.606ns (73.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.116ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.012ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.187     3.425    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y3         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.503 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.183     3.686    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg_0
    SLICE_X105Y1         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.831 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.423     4.254    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X102Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.934     2.625    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X102Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.223ns (26.894%)  route 0.606ns (73.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.116ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.012ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.187     3.425    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y3         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.503 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.183     3.686    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg_0
    SLICE_X105Y1         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.831 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.423     4.254    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X102Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.934     2.625    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X102Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.223ns (26.894%)  route 0.606ns (73.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.116ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.012ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.187     3.425    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y3         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.503 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.183     3.686    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg_0
    SLICE_X105Y1         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.831 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.423     4.254    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X102Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.934     2.625    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X102Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.223ns (26.894%)  route 0.606ns (73.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.116ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.012ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.187     3.425    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y3         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.503 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.183     3.686    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg_0
    SLICE_X105Y1         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.831 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.423     4.254    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X102Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.934     2.625    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X102Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.926%)  route 0.605ns (73.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.116ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.936ns (routing 1.012ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.187     3.425    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y3         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.503 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.183     3.686    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg_0
    SLICE_X105Y1         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.831 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0/O
                         net (fo=5, routed)           0.422     4.253    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X102Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.936     2.627    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X102Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.170ns (24.169%)  route 0.533ns (75.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.116ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.242     3.480    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.560 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.112     3.672    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_1
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     3.762 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     4.183    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.170ns (24.169%)  route 0.533ns (75.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.116ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.242     3.480    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.560 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.112     3.672    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_1
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     3.762 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     4.183    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.170ns (24.169%)  route 0.533ns (75.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.116ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.242     3.480    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.560 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.112     3.672    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_1
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     3.762 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     4.183    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.170ns (24.169%)  route 0.533ns (75.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.116ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.242     3.480    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.560 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.112     3.672    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_1
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     3.762 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     4.183    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.702ns  (logic 0.170ns (24.204%)  route 0.532ns (75.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.116ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.977ns (routing 1.012ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.242     3.480    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.560 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.112     3.672    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_1
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     3.762 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.420     4.182    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.977     2.668    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.205ns (routing 0.614ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.205     1.652    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X104Y4         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y4         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.690 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.093     1.783    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/in0
    SLICE_X104Y4         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X104Y4         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.692ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y1         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.107     1.800    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/in0
    SLICE_X108Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.363     2.123    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y0         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.038ns (30.159%)  route 0.088ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.614ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.692ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.234     1.681    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y226       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y226       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.719 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.088     1.807    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/in0
    SLICE_X106Y226       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.403     2.162    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y226       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.614ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.692ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.232     1.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y221       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y221       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.718 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.090     1.808    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/in0
    SLICE_X110Y223       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.388     2.148    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y223       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.614ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.692ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.226     1.673    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y222       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.712 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.130     1.842    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/in0
    SLICE_X107Y224       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.398     2.157    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y224       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.038ns (19.792%)  route 0.154ns (80.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.614ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.209     1.657    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.695 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.154     1.849    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/in0
    SLICE_X109Y5         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y5         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.312%)  route 0.153ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.614ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.692ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.225     1.673    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y231       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y231       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.712 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.153     1.865    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/in0
    SLICE_X110Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.398     2.158    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.204ns (routing 0.614ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.692ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.204     1.651    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X102Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y1         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.690 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.186     1.876    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/in0
    SLICE_X105Y5         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.365     2.125    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y5         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.059ns (24.477%)  route 0.182ns (75.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.692ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.678    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.717 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.026     1.743    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg_0
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.763 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.156     1.919    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.388     2.148    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.059ns (24.477%)  route 0.182ns (75.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.692ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.678    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y225       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y225       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.717 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.026     1.743    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg_0
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.763 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.156     1.919    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.392     2.152    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]
  To Clock:  freerun_clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.359ns (26.142%)  route 1.014ns (73.858%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     1.700    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.822 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     2.181    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.359ns (26.142%)  route 1.014ns (73.858%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     1.700    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.822 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     2.181    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.359ns (26.142%)  route 1.014ns (73.858%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     1.700    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.822 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     2.181    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.359ns (26.142%)  route 1.014ns (73.858%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     1.700    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.822 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     2.181    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.359ns (26.142%)  route 1.014ns (73.858%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.012ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.599     1.700    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_rx_pll_and_datapath_in[0]
    SLICE_X105Y1         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.822 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2/O
                         net (fo=5, routed)           0.359     2.181    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X109Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.948     2.640    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.335ns (25.278%)  route 0.990ns (74.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     1.693    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     1.791 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     2.133    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.335ns (25.278%)  route 0.990ns (74.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     1.693    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     1.791 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     2.133    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.335ns (25.278%)  route 0.990ns (74.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     1.693    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     1.791 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     2.133    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.335ns (25.278%)  route 0.990ns (74.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     1.693    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     1.791 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     2.133    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.335ns (25.278%)  route 0.990ns (74.722%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.012ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.592     1.693    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X105Y2         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     1.791 f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.342     2.133    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.940     2.631    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.692ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.307     0.453    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.493 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=1, routed)           0.064     0.557    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_out[0]
    SLICE_X111Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.368     2.128    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y1         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.096ns (25.541%)  route 0.280ns (74.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.248     0.837    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.096ns (25.541%)  route 0.280ns (74.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.248     0.837    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.096ns (25.541%)  route 0.280ns (74.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.248     0.837    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.096ns (25.541%)  route 0.280ns (74.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.248     0.837    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.096ns (25.541%)  route 0.280ns (74.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.248     0.837    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X107Y1         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y1         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.096ns (19.323%)  route 0.401ns (80.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.692ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.369     0.958    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X104Y3         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.369     2.129    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X104Y3         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.096ns (19.284%)  route 0.402ns (80.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.370     0.959    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X104Y3         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X104Y3         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.096ns (19.284%)  route 0.402ns (80.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.370     0.959    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X104Y3         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X104Y3         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.096ns (19.284%)  route 0.402ns (80.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.692ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.370     0.959    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X104Y3         FDPE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.371     2.131    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X104Y3         FDPE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  freerun_clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.280ns (9.557%)  route 2.650ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.744 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     5.165    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.280ns (9.557%)  route 2.650ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.744 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     5.165    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.280ns (9.557%)  route 2.650ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.744 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     5.165    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.280ns (9.557%)  route 2.650ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.012ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.744 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.421     5.165    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.975     2.666    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 0.280ns (9.560%)  route 2.649ns (90.440%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.977ns (routing 1.012ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.744 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.420     5.164    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X106Y227       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.977     2.668    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y227       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.875ns  (logic 0.292ns (10.156%)  route 2.583ns (89.844%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.012ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     4.756 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.354     5.110    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.972     2.663    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.875ns  (logic 0.292ns (10.156%)  route 2.583ns (89.844%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.012ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     4.756 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.354     5.110    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.972     2.663    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.875ns  (logic 0.292ns (10.156%)  route 2.583ns (89.844%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.012ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     4.756 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.354     5.110    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.972     2.663    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.875ns  (logic 0.292ns (10.156%)  route 2.583ns (89.844%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.012ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     4.756 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.354     5.110    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.972     2.663    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 0.292ns (10.159%)  route 2.582ns (89.841%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.974ns (routing 1.012ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.930     4.595    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X107Y225       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     4.756 f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.353     5.109    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X107Y222       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.974     2.665    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y222       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.509ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.692ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.111     1.257    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X106Y225       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y225       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.297 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=1, routed)           0.078     1.375    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_out[0]
    SLICE_X106Y226       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.399     2.158    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y226       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.062ns (5.378%)  route 1.091ns (94.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.418     2.397    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X110Y231       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y231       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.062ns (5.378%)  route 1.091ns (94.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.418     2.397    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X110Y231       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y231       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.062ns (5.378%)  route 1.091ns (94.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.418     2.397    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X110Y231       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y231       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.062ns (5.378%)  route 1.091ns (94.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.418     2.397    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X110Y231       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y231       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.062ns (5.378%)  route 1.091ns (94.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.418     2.397    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X110Y231       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y231       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.062ns (5.079%)  route 1.159ns (94.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.692ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.486     2.465    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X107Y226       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.399     2.158    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y226       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.062ns (5.079%)  route 1.159ns (94.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.692ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.486     2.465    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X107Y226       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.403     2.162    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y226       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.062ns (5.079%)  route 1.159ns (94.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.692ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.486     2.465    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X107Y226       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.399     2.158    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y226       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.062ns (5.079%)  route 1.159ns (94.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.692ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.486     2.465    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X107Y226       FDPE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.399     2.158    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y226       FDPE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_tx_srcclk_out[0]
  To Clock:  freerun_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.304ns  (logic 0.080ns (26.316%)  route 0.224ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.012ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.562     0.805    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.885 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=1, routed)           0.224     1.109    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X109Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.949     2.641    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.692ns, distribution 0.684ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.317     0.463    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.503 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=1, routed)           0.096     0.599    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X109Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.376     2.136    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y2         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_tx_srcclk_out[0]_1
  To Clock:  freerun_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.322ns  (logic 0.080ns (24.845%)  route 0.242ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.540ns (routing 0.002ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.978ns (routing 1.012ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.540     0.783    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y228       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.863 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=1, routed)           0.242     1.105    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X110Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.499     0.499 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.499    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.499 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.668    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.692 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.978     2.669    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.306ns (routing 0.001ns, distribution 0.305ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.692ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.306     0.452    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y228       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.492 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=1, routed)           0.099     0.591    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X110Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.628     0.628 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.628    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.628 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.741    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.760 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.391     2.151    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y229       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.143ns (24.176%)  route 3.586ns (75.824%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.411     4.729    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.468     0.680    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.143ns (24.176%)  route 3.586ns (75.824%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.411     4.729    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.468     0.680    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.389ns (17.417%)  route 1.847ns (82.583%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     2.028 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.208     2.236    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.353     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.389ns (17.417%)  route 1.847ns (82.583%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     2.028 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.208     2.236    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.353     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  freerun_clk
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.403ns  (logic 0.079ns (19.615%)  route 0.324ns (80.385%))
  Logic Levels:           0  
  Clock Path Skew:        -2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.324     3.828    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X107Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.478     0.690    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X107Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.301ns  (logic 0.079ns (26.231%)  route 0.222ns (73.769%))
  Logic Levels:           0  
  Clock Path Skew:        -2.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.222     3.727    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.479     0.691    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.301ns  (logic 0.079ns (26.231%)  route 0.222ns (73.769%))
  Logic Levels:           0  
  Clock Path Skew:        -2.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.222     3.727    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.479     0.691    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.301ns  (logic 0.079ns (26.231%)  route 0.222ns (73.769%))
  Logic Levels:           0  
  Clock Path Skew:        -2.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.222     3.727    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.479     0.691    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.301ns  (logic 0.079ns (26.231%)  route 0.222ns (73.769%))
  Logic Levels:           0  
  Clock Path Skew:        -2.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.116ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.188     3.426    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.505 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.222     3.727    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.479     0.691    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.549%)  route 0.098ns (71.451%))
  Logic Levels:           0  
  Clock Path Skew:        -1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.098     1.791    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.362     0.529    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.549%)  route 0.098ns (71.451%))
  Logic Levels:           0  
  Clock Path Skew:        -1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.098     1.791    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.362     0.529    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.549%)  route 0.098ns (71.451%))
  Logic Levels:           0  
  Clock Path Skew:        -1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.098     1.791    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.362     0.529    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.549%)  route 0.098ns (71.451%))
  Logic Levels:           0  
  Clock Path Skew:        -1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.098     1.791    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X110Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.362     0.529    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X110Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.409%)  route 0.152ns (79.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.207ns (routing 0.614ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.207     1.654    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y3         FDRE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.693 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.152     1.845    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X107Y4         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.363     0.530    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X107Y4         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.237ns (33.685%)  route 0.467ns (66.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.411     1.511    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.468     0.680    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.237ns (33.685%)  route 0.467ns (66.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.411     1.511    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.468     0.680    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.234ns  (logic 0.081ns (34.615%)  route 0.153ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.542ns (routing 0.002ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.542     0.784    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.865 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.153     1.018    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.468     0.680    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.307     0.453    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.493 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.059     0.552    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.353     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.096ns (28.600%)  route 0.240ns (71.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.208     0.797    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.353     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.096ns (28.600%)  route 0.240ns (71.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.208     0.797    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_reset_in[0]
    SLICE_X111Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.353     0.520    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.229ns (21.635%)  route 0.829ns (78.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.718     3.302    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.524     0.736    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[29]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.229ns (21.635%)  route 0.829ns (78.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.718     3.302    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.524     0.736    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.229ns (21.656%)  route 0.828ns (78.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.717     3.301    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.524     0.736    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.229ns (21.656%)  route 0.828ns (78.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.717     3.301    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.524     0.736    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.229ns (21.656%)  route 0.828ns (78.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.717     3.301    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.524     0.736    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.229ns (24.747%)  route 0.696ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.585     3.169    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.470     0.682    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[11]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.229ns (24.747%)  route 0.696ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.585     3.169    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.470     0.682    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[21]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.229ns (24.747%)  route 0.696ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.585     3.169    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.470     0.682    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[37]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.229ns (24.747%)  route 0.696ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.585     3.169    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.470     0.682    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[45]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.229ns (24.801%)  route 0.694ns (75.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.917ns, distribution 1.084ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.001ns, distribution 0.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.001     2.244    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.323 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.111     2.434    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.584 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.583     3.167    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.470     0.682    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.213%)  route 0.116ns (74.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.289 r  rx_INST/vio_0_INST/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=2, routed)           0.116     1.404    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.366     0.533    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.040ns (23.342%)  route 0.131ns (76.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.290 r  rx_INST/vio_0_INST/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=19, routed)          0.131     1.421    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.362     0.529    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.449%)  route 0.198ns (83.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.509ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.103     1.249    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X107Y16        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.288 r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.198     1.486    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.362     0.529    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.567%)  route 0.151ns (60.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.091     1.500    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[24]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.567%)  route 0.151ns (60.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.091     1.500    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[28]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.567%)  route 0.151ns (60.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.091     1.500    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[30]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.567%)  route 0.151ns (60.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.091     1.500    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[31]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.567%)  route 0.151ns (60.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.091     1.500    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[47]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.567%)  route 0.151ns (60.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.091     1.500    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.357     0.524    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.099ns (36.713%)  route 0.171ns (63.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 f  rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.060     1.349    rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X107Y14        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.409 r  rx_INST/vio_0_INST/inst/DECODER_INST/probe_in_reg[49]_i_1/O
                         net (fo=50, routed)          0.111     1.519    rx_INST/vio_0_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X106Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.385     0.552    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[44]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.080ns (7.310%)  route 1.014ns (92.690%))
  Logic Levels:           0  
  Clock Path Skew:        -8.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    10.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.991ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.821ns, distribution 0.900ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.043    10.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    10.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.014    11.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X102Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.721     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X102Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.081ns (7.781%)  route 0.960ns (92.219%))
  Logic Levels:           0  
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    10.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.991ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.821ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.043    10.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.960    11.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.728     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.963ns  (logic 0.079ns (8.201%)  route 0.884ns (91.799%))
  Logic Levels:           0  
  Clock Path Skew:        -8.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    10.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.038ns (routing 1.991ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.821ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.038    10.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    10.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.884    11.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X100Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.712     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X100Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.081ns (10.504%)  route 0.690ns (89.496%))
  Logic Levels:           0  
  Clock Path Skew:        -8.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    10.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.036ns (routing 1.991ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.821ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.036    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    10.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.690    10.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.728     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X102Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.080ns (10.697%)  route 0.668ns (89.303%))
  Logic Levels:           0  
  Clock Path Skew:        -8.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    10.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.991ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.821ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.043    10.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    10.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.668    10.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X100Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.712     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X100Y28        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.288ns (43.703%)  route 0.371ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        -8.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    10.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.075ns (routing 1.991ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.821ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.075    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y25        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288    10.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.371    10.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X109Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.747     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.304ns (46.412%)  route 0.351ns (53.588%))
  Logic Levels:           0  
  Clock Path Skew:        -8.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    10.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.075ns (routing 1.991ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.821ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.075    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y25        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304    10.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.351    10.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X109Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.747     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.288ns (44.790%)  route 0.355ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        -8.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    10.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.075ns (routing 1.991ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.821ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.075    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y25        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288    10.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.355    10.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X108Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.734     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X108Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.289ns (47.068%)  route 0.325ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        -8.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    10.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.075ns (routing 1.991ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.821ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.075    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y25        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289    10.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.325    10.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X107Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.734     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.301ns (49.752%)  route 0.304ns (50.248%))
  Logic Levels:           0  
  Clock Path Skew:        -8.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    10.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.075ns (routing 1.991ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.821ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.850     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         3.075    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X109Y25        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301    10.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.304    10.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X109Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.733     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y26        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 1.078ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.578ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.654     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X110Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.055     3.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X111Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.234     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X111Y29        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.715%)  route 0.058ns (59.284%))
  Logic Levels:           0  
  Clock Path Skew:        -2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 1.078ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.578ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.656     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X105Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.058     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X106Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.241     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X106Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.670%)  route 0.066ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        -2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 1.078ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.578ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.653     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y25        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.066     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X102Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.236     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X102Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (37.981%)  route 0.065ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        -2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 1.078ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.578ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.657     3.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.065     3.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X102Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.237     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X102Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 1.078ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.578ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.657     3.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.067     3.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.236     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.467%)  route 0.065ns (62.534%))
  Logic Levels:           0  
  Clock Path Skew:        -2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 1.078ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.578ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.660     3.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.065     3.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.236     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.884%)  route 0.070ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        -2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.656ns (routing 1.078ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.578ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.656     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X105Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.070     3.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X106Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.241     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X106Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.235%)  route 0.070ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        -2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 1.078ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.578ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.660     3.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y24        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.070     3.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.236     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X101Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (35.884%)  route 0.071ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 1.078ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.578ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.660     3.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y27        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.071     3.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X103Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.239     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X103Y25        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.038ns (34.025%)  route 0.074ns (65.975%))
  Logic Levels:           0  
  Clock Path Skew:        -2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 1.078ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.578ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.482     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.661     3.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X105Y31        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y31        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.074     3.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X105Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.240     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X105Y32        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.509ns  (logic 0.076ns (14.931%)  route 0.433ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.002ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.821ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.928 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[23]/Q
                         net (fo=1, routed)           0.433     1.361    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[23]
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.751     1.964    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[23]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.079ns (15.895%)  route 0.418ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.002ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.821ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.931 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/Q
                         net (fo=1, routed)           0.418     1.349    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[7]
    SLICE_X105Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.755     1.968    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X105Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[7]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.476ns  (logic 0.079ns (16.597%)  route 0.397ns (83.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.002ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.821ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.614     0.856    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y4         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.935 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.397     1.332    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0]
    SLICE_X111Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.739     1.952    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.422ns  (logic 0.079ns (18.720%)  route 0.343ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.002ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.821ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.610     0.852    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.931 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[29]/Q
                         net (fo=1, routed)           0.343     1.274    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[29]
    SLICE_X106Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.744     1.957    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X106Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[29]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.480ns  (logic 0.079ns (16.458%)  route 0.401ns (83.542%))
  Logic Levels:           0  
  Clock Path Skew:        1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.821ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.547     0.789    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.868 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[10]/Q
                         net (fo=1, routed)           0.401     1.269    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[10]
    SLICE_X107Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.747     1.960    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X107Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[10]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.081ns (16.910%)  route 0.398ns (83.090%))
  Logic Levels:           0  
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.821ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.547     0.789    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.870 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[37]/Q
                         net (fo=1, routed)           0.398     1.268    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[37]
    SLICE_X107Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.746     1.959    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X107Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[37]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.002ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.821ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.620     0.862    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X105Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y13        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.941 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[43]/Q
                         net (fo=1, routed)           0.307     1.248    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[43]
    SLICE_X105Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.754     1.967    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X105Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[43]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.002ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.821ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.615     0.857    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y13        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.936 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[27]/Q
                         net (fo=1, routed)           0.293     1.229    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[27]
    SLICE_X106Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.733     1.946    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X106Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[27]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.417ns  (logic 0.081ns (19.424%)  route 0.336ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.821ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.546     0.788    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y12        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.869 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[28]/Q
                         net (fo=1, routed)           0.336     1.205    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[28]
    SLICE_X108Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.749     1.962    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X108Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[28]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.821ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.574     0.816    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X109Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y10        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.896 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[36]/Q
                         net (fo=1, routed)           0.304     1.200    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[36]
    SLICE_X110Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.750     1.963    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X110Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.578ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.311     0.457    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.496 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[45]/Q
                         net (fo=1, routed)           0.055     0.551    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[45]
    SLICE_X107Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.248     1.415    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X107Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[45]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.578ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.311     0.457    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y11        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y11        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.496 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[22]/Q
                         net (fo=1, routed)           0.056     0.552    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[22]
    SLICE_X108Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.252     1.419    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X108Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[22]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.578ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.310     0.456    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X108Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y12        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.496 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/Q
                         net (fo=1, routed)           0.058     0.554    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[8]
    SLICE_X108Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.252     1.419    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X108Y13        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[8]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.578ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.309     0.455    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y10        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.495 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[33]/Q
                         net (fo=1, routed)           0.061     0.556    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[33]
    SLICE_X111Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.245     1.412    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[33]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.578ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.308     0.454    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.493 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[16]/Q
                         net (fo=1, routed)           0.075     0.568    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[16]
    SLICE_X111Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.240     1.407    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[16]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.578ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.309     0.455    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y10        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.494 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     0.573    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[1]
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.241     1.408    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[1]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.037ns (31.356%)  route 0.081ns (68.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.578ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.310     0.456    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X109Y15        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.493 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[48]/Q
                         net (fo=1, routed)           0.081     0.574    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[48]
    SLICE_X110Y15        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.252     1.419    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X110Y15        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[48]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.578ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.309     0.455    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y10        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.495 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[35]/Q
                         net (fo=1, routed)           0.081     0.576    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[35]
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.241     1.408    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y10        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[35]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.578ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.308     0.454    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.494 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[18]/Q
                         net (fo=1, routed)           0.082     0.576    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[18]
    SLICE_X111Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.240     1.407    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[18]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.578ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.316     0.462    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y12        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.501 r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[15]/Q
                         net (fo=1, routed)           0.075     0.576    rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[15]
    SLICE_X110Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.241     1.408    rx_INST/vio_0_INST/inst/PROBE_IN_INST/out
    SLICE_X110Y12        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/data_int_sync1_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.940ns  (logic 0.226ns (11.647%)  route 1.714ns (88.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.821ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.991     4.153    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.780     1.993    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.484ns  (logic 0.079ns (5.323%)  route 1.405ns (94.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.917ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.821ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        2.017     2.260    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y185       FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.339 r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/Q
                         net (fo=1, routed)           1.405     3.744    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg[9]
    SLICE_X111Y24        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.730     1.943    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y24        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[9]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.260ns  (logic 0.226ns (17.942%)  route 1.034ns (82.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.311     3.472    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     1.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.260ns  (logic 0.226ns (17.942%)  route 1.034ns (82.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.311     3.472    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     1.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.226ns (17.970%)  route 1.032ns (82.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.309     3.470    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     1.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.226ns (17.970%)  route 1.032ns (82.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.309     3.470    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     1.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.226ns (17.970%)  route 1.032ns (82.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.821ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.309     3.470    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.708     1.921    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.226ns (19.029%)  route 0.962ns (80.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.821ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.239     3.400    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.713     1.926    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.226ns (19.061%)  route 0.960ns (80.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.821ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.237     3.398    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.713     1.926    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.226ns (19.061%)  route 0.960ns (80.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.917ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.821ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.969     2.212    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X109Y26        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.288 f  test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.723     3.011    test_tx_INST/vio_tx_INST/inst/DECODER_INST/Hold_probe_in
    SLICE_X110Y97        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.161 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/probe_in_reg[9]_i_1/O
                         net (fo=10, routed)          0.237     3.398    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/E[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.713     1.926    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.144%)  route 0.039ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.578ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.284 r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.039     1.322    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.252     1.419    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.145%)  route 0.081ns (66.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.509ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.578ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.097     1.243    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X107Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.283 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=2, routed)           0.081     1.363    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.248     1.415    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.317%)  route 0.086ns (68.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.509ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.578ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.103     1.249    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X107Y16        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.288 r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.086     1.373    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
    SLICE_X107Y17        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.251     1.418    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/out
    SLICE_X107Y17        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.509ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.578ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.111     1.257    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X106Y225       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y225       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.297 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.099     1.396    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X106Y225       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.263     1.430    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X106Y225       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.189%)  route 0.129ns (76.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.578ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.284 r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.129     1.413    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
    SLICE_X108Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.251     1.418    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/out
    SLICE_X108Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.727%)  route 0.169ns (81.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.509ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.578ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.097     1.243    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X107Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.282 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=19, routed)          0.169     1.451    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.252     1.419    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.727%)  route 0.169ns (81.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.509ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.578ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.097     1.243    test_tx_INST/vio_tx_INST/inst/DECODER_INST/out
    SLICE_X107Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.282 r  test_tx_INST/vio_tx_INST/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=19, routed)          0.169     1.451    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.252     1.419    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.040ns (15.195%)  route 0.223ns (84.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.509ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.578ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.104     1.250    rx_INST/vio_0_INST/inst/DECODER_INST/out
    SLICE_X107Y14        FDRE                                         r  rx_INST/vio_0_INST/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y14        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.290 r  rx_INST/vio_0_INST/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=19, routed)          0.223     1.513    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X107Y16        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.255     1.422    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X107Y16        FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.039ns (9.112%)  route 0.389ns (90.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.073ns (routing 0.509ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.578ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.073     1.219    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.258 r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.389     1.647    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg[0]
    SLICE_X110Y24        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.247     1.414    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/out
    SLICE_X110Y24        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.040ns (9.281%)  route 0.391ns (90.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.509ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.578ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.072     1.218    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X111Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.258 r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[2]/Q
                         net (fo=1, routed)           0.391     1.649    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg[2]
    SLICE_X111Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.239     1.406    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/out
    SLICE_X111Y23        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/data_int_sync1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.143ns (23.789%)  route 3.663ns (76.211%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.488     4.806    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.483     0.696    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.143ns (23.789%)  route 3.663ns (76.211%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     4.319 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.488     4.806    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.483     0.696    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.279ns  (logic 0.389ns (17.088%)  route 1.889ns (82.912%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     2.028 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.251     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.367     0.534    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.279ns  (logic 0.389ns (17.088%)  route 1.889ns (82.912%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     2.028 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.251     2.279    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.367     0.534    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.237ns (30.362%)  route 0.544ns (69.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.488     1.588    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.483     0.696    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.237ns (30.362%)  route 0.544ns (69.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.566     0.808    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.887 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.056     0.943    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.101 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.488     1.588    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.483     0.696    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.096ns (25.356%)  route 0.283ns (74.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.251     0.840    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.367     0.534    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.096ns (25.356%)  route 0.283ns (74.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.315     0.461    rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X108Y9         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.500 f  rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.032     0.532    rx_INST/gtwiz_reset_all_in_vio
    SLICE_X108Y9         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     0.589 f  rx_INST/gth_INST_i_1/O
                         net (fo=21, routed)          0.251     0.840    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X109Y1         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.367     0.534    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_tx_srcclk_out[0]
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.303ns  (logic 0.080ns (26.403%)  route 0.223ns (73.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.562     0.805    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.885 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.223     1.108    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.483     0.696    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.317     0.463    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.502 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.094     0.596    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=4, routed)           0.367     0.534    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y1         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.106ns (28.007%)  route 2.844ns (71.993%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.466ns (routing 0.001ns, distribution 0.465ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.885     2.893    test_tx_INST/reset_IBUF
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.992 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.959     3.950    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.466     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.106ns (28.007%)  route 2.844ns (71.993%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.466ns (routing 0.001ns, distribution 0.465ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.885     2.893    test_tx_INST/reset_IBUF
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.992 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.959     3.950    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.466     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.382ns (21.033%)  route 1.436ns (78.967%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          0.969     1.310    test_tx_INST/reset_IBUF
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.351 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.467     1.818    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.353     0.520    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.382ns (21.033%)  route 1.436ns (78.967%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          0.969     1.310    test_tx_INST/reset_IBUF
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.351 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.467     1.818    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.353     0.520    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  freerun_clk
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.080ns (21.636%)  route 0.290ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 1.116ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.241     3.479    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.559 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.290     3.848    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.474     0.687    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.080ns (21.636%)  route 0.290ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 1.116ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.241     3.479    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.559 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.290     3.848    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.474     0.687    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.080ns (21.636%)  route 0.290ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 1.116ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.241     3.479    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.559 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.290     3.848    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.474     0.687    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.080ns (21.636%)  route 0.290ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 1.116ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.241     3.479    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.559 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.290     3.848    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.474     0.687    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.367ns  (logic 0.080ns (21.813%)  route 0.287ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 1.116ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.210    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.238 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         2.241     3.479    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.559 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.287     3.845    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.473     0.686    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.041ns (24.927%)  route 0.123ns (75.073%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.720 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.123     1.843    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.360     0.527    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.776%)  route 0.124ns (75.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.720 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.124     1.844    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.529    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.776%)  route 0.124ns (75.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.720 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.124     1.844    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.529    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.776%)  route 0.124ns (75.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.720 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.124     1.844    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.529    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by freerun_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.776%)  route 0.124ns (75.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.614ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freerun_clk rise edge)
                                                      0.000     0.000 r  
    K9                                                0.000     0.000 r  freerun_clk (IN)
                         net (fo=0)                   0.000     0.000    freerun_clk_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  freerun_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    freerun_clk_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  freerun_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.431    freerun_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.448 r  freerun_clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=377, routed)         1.231     1.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X109Y228       FDRE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y228       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.720 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.124     1.844    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X109Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.529    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X109Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_rx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.389ns  (logic 0.131ns (5.484%)  route 2.258ns (94.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.001ns, distribution 0.465ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.959     4.624    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.466     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.389ns  (logic 0.131ns (5.484%)  route 2.258ns (94.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.917ns, distribution 1.075ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.001ns, distribution 0.465ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.992     2.235    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.299     3.614    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.665 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.959     4.624    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.466     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.062ns (5.159%)  route 1.140ns (94.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.467     2.446    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.353     0.520    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (removal check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.062ns (5.159%)  route 1.140ns (94.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.509ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.099     1.245    test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X106Y22        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.284 f  test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.673     1.957    test_tx_INST/gtwiz_reset_all_in_vio
    SLICE_X106Y180       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.980 f  test_tx_INST/gth_INST_i_1__0/O
                         net (fo=18, routed)          0.467     2.446    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_reset_in[0]
    SLICE_X110Y228       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.353     0.520    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwiz_userclk_tx_srcclk_out[0]_1
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.282ns  (logic 0.081ns (28.723%)  route 0.201ns (71.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.540ns (routing 0.002ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.001ns, distribution 0.465ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.540     0.783    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y228       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.864 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.201     1.065    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.466     0.679    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.306ns (routing 0.001ns, distribution 0.305ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.306     0.452    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y228       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.492 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.081     0.573    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.353     0.520    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X110Y228       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.973ns  (logic 4.300ns (71.993%)  route 1.673ns (28.007%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.713ns (routing 1.813ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.673     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X102Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.713     5.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X102Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 4.449ns (86.450%)  route 0.697ns (13.550%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.753ns (routing 1.813ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.649     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X102Y158       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.048     5.146    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X102Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.753     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 4.446ns (86.817%)  route 0.675ns (13.183%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.732ns (routing 1.813ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.626     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X100Y151       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.049     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X100Y151       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.732     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y151       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 4.335ns (93.515%)  route 0.301ns (6.485%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.727ns (routing 1.813ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.255     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X99Y161        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.046     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.956     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.727     5.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.479ns (75.941%)  route 0.152ns (24.059%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.865ns (routing 1.205ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.137     0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X99Y161        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.865     8.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.524ns (60.130%)  route 0.347ns (39.870%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.864ns (routing 1.205ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.331     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X100Y151       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X100Y151       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.864     8.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y151       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.525ns (59.050%)  route 0.364ns (40.950%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.882ns (routing 1.205ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.348     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X102Y158       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.060     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.016     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X102Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.882     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.465ns (35.428%)  route 0.848ns (64.572%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.860ns (routing 1.205ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.848     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X102Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.952     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.860     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X102Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.130ns (21.570%)  route 4.110ns (78.430%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.935     5.240    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     0.696    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.130ns (21.570%)  route 4.110ns (78.430%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.935     5.240    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     0.696    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.130ns (21.570%)  route 4.110ns (78.430%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.935     5.240    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.484     0.696    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.130ns (21.574%)  route 4.109ns (78.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     5.239    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.130ns (21.574%)  route 4.109ns (78.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     5.239    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.130ns (21.574%)  route 4.109ns (78.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     5.239    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_bytes_r_reg[3][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.130ns (21.574%)  route 4.109ns (78.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     5.239    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.130ns (21.574%)  route 4.109ns (78.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     5.239    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.130ns (21.574%)  route 4.109ns (78.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.934     5.239    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X108Y7         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.486     0.698    rx_INST/checksum_checker_INST/clk
    SLICE_X108Y7         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.132ns  (logic 1.130ns (22.025%)  route 4.002ns (77.975%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          3.175     4.183    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.306 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.827     5.132    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X106Y8         FDCE                                         f  rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.521     0.733    rx_INST/checksum_checker_INST/clk
    SLICE_X106Y8         FDCE                                         r  rx_INST/checksum_checker_INST/start_symbol_hit_prev_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.022ns (7.407%)  route 0.275ns (92.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.388ns (routing 0.001ns, distribution 0.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=1, routed)           0.259     0.259    rx_INST/rxpmaresetdone_out
    SLICE_X106Y4         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.281 r  rx_INST/in00/O
                         net (fo=1, routed)           0.016     0.297    rx_INST/vio_0_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.388     0.555    rx_INST/vio_0_INST/inst/PROBE_IN_INST/clk
    SLICE_X106Y4         FDRE                                         r  rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.391ns (18.450%)  route 1.730ns (81.550%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.091     2.122    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X107Y9         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.366     0.533    rx_INST/checksum_checker_INST/clk
    SLICE_X107Y9         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.391ns (18.322%)  route 1.745ns (81.678%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.106     2.136    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X110Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.365     0.532    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.391ns (18.322%)  route 1.745ns (81.678%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.106     2.136    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X110Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.365     0.532    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.391ns (18.322%)  route 1.745ns (81.678%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.106     2.136    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X110Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.365     0.532    rx_INST/checksum_checker_INST/clk
    SLICE_X110Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.391ns (18.270%)  route 1.751ns (81.730%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     2.142    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.391ns (18.270%)  route 1.751ns (81.730%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     2.142    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/frame_data_d_r_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.391ns (18.270%)  route 1.751ns (81.730%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     2.142    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.391ns (18.270%)  route 1.751ns (81.730%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     2.142    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]/CLR
                            (removal check against rising-edge clock gtwiz_userclk_rx_srcclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.391ns (18.270%)  route 1.751ns (81.730%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.639     1.980    rx_INST/reset_IBUF
    SLICE_X108Y9         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.030 f  rx_INST/checksum_checker_INST_i_1/O
                         net (fo=139, routed)         0.112     2.142    rx_INST/checksum_checker_INST/frame_received_r_i_2_n_0
    SLICE_X109Y9         FDCE                                         f  rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=201, routed)         0.368     0.535    rx_INST/checksum_checker_INST/clk
    SLICE_X109Y9         FDCE                                         r  rx_INST/checksum_checker_INST/last_packet_number_r_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwiz_userclk_rx_srcclk_out[0]_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 0.090ns (3.199%)  route 2.724ns (96.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.821ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.500     0.500    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     0.590 r  test_tx_INST/in00/O
                         net (fo=10, routed)          2.224     2.814    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.711     1.924    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.035ns (2.414%)  route 1.415ns (97.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.220ns (routing 0.578ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          1.123     1.450    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/D[0]
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y76        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=1078, routed)        1.220     1.387    test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/clk
    SLICE_X110Y97        FDRE                                         r  test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]_1

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_cnt_r_reg[5]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.729ns  (logic 1.007ns (36.914%)  route 1.722ns (63.086%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.469ns (routing 0.001ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.722     2.729    test_tx_INST/reset_IBUF
    SLICE_X110Y234       FDCE                                         f  test_tx_INST/frame_cnt_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.469     0.682    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y234       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_cnt_r_reg[0]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 1.007ns (38.133%)  route 1.634ns (61.867%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.634     2.642    test_tx_INST/reset_IBUF
    SLICE_X110Y231       FDCE                                         f  test_tx_INST/frame_cnt_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.468     0.681    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y231       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_cnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.626ns  (logic 1.007ns (38.362%)  route 1.619ns (61.638%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.619     2.626    test_tx_INST/reset_IBUF
    SLICE_X111Y233       FDCE                                         f  test_tx_INST/frame_cnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.515     0.728    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y233       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_cnt_r_reg[6]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.597ns  (logic 1.007ns (38.794%)  route 1.589ns (61.206%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.589     2.597    test_tx_INST/reset_IBUF
    SLICE_X110Y232       FDCE                                         f  test_tx_INST/frame_cnt_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.468     0.681    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_cnt_r_reg[7]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.597ns  (logic 1.007ns (38.794%)  route 1.589ns (61.206%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.589     2.597    test_tx_INST/reset_IBUF
    SLICE_X110Y232       FDCE                                         f  test_tx_INST/frame_cnt_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.468     0.681    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_cnt_r_reg[4]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.538ns  (logic 1.007ns (39.693%)  route 1.531ns (60.307%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.531     2.538    test_tx_INST/reset_IBUF
    SLICE_X111Y232       FDCE                                         f  test_tx_INST/frame_cnt_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.515     0.728    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y232       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[0]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.514ns  (logic 1.007ns (40.066%)  route 1.507ns (59.934%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.001ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.507     2.514    test_tx_INST/reset_IBUF
    SLICE_X110Y223       FDCE                                         f  test_tx_INST/frame_rate_cnt_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.463     0.676    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.514ns  (logic 1.007ns (40.066%)  route 1.507ns (59.934%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.001ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.507     2.514    test_tx_INST/reset_IBUF
    SLICE_X110Y223       FDCE                                         f  test_tx_INST/frame_rate_cnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.463     0.676    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.514ns  (logic 1.007ns (40.066%)  route 1.507ns (59.934%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.001ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.507     2.514    test_tx_INST/reset_IBUF
    SLICE_X110Y223       FDCE                                         f  test_tx_INST/frame_rate_cnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.463     0.676    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.514ns  (logic 1.007ns (40.066%)  route 1.507ns (59.934%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.463ns (routing 0.001ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.007     1.007 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.007    reset_IBUF_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.007 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.507     2.514    test_tx_INST/reset_IBUF
    SLICE_X110Y223       FDCE                                         f  test_tx_INST/frame_rate_cnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.463     0.676    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.035ns (7.850%)  route 0.411ns (92.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.119     0.446    test_tx_INST/transmitter_good
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.035ns (7.850%)  route 0.411ns (92.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.119     0.446    test_tx_INST/transmitter_good
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[1]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.035ns (7.850%)  route 0.411ns (92.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.119     0.446    test_tx_INST/transmitter_good
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[2]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.035ns (7.850%)  route 0.411ns (92.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.119     0.446    test_tx_INST/transmitter_good
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[3]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.035ns (7.850%)  route 0.411ns (92.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.119     0.446    test_tx_INST/transmitter_good
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[4]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.035ns (7.850%)  route 0.411ns (92.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.351ns (routing 0.001ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.119     0.446    test_tx_INST/transmitter_good
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.351     0.518    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y223       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[5]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.035ns (7.778%)  route 0.415ns (92.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.123     0.450    test_tx_INST/transmitter_good
    SLICE_X110Y224       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.352     0.519    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y224       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[6]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_rate_cnt_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.035ns (7.778%)  route 0.415ns (92.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.123     0.450    test_tx_INST/transmitter_good
    SLICE_X110Y224       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.352     0.519    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y224       FDCE                                         r  test_tx_INST/frame_rate_cnt_r_reg[7]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_cnt_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.085ns (15.604%)  route 0.460ns (84.396%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.104     0.431    test_tx_INST/transmitter_good
    SLICE_X110Y231       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     0.481 r  test_tx_INST/frame_cnt_r[7]_i_1/O
                         net (fo=8, routed)           0.064     0.545    test_tx_INST/frame_cnt_en_c
    SLICE_X110Y231       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.354     0.521    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X110Y231       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            test_tx_INST/frame_cnt_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.085ns (14.387%)  route 0.506ns (85.613%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.381ns (routing 0.001ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.292     0.292    test_tx_INST/txpmaresetdone_out
    SLICE_X109Y228       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.327 r  test_tx_INST/in00/O
                         net (fo=10, routed)          0.104     0.431    test_tx_INST/transmitter_good
    SLICE_X110Y231       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     0.481 r  test_tx_INST/frame_cnt_r[7]_i_1/O
                         net (fo=8, routed)           0.110     0.591    test_tx_INST/frame_cnt_en_c
    SLICE_X111Y233       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.381     0.548    test_tx_INST/gtwiz_userclk_tx_usrclk2_int
    SLICE_X111Y233       FDCE                                         r  test_tx_INST/frame_cnt_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rxoutclkpcs_out[0]

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.614     0.614    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.319     0.319    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.614     0.614    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.319     0.319    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.614     0.614    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.319     0.319    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.614     0.614    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.319     0.319    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.000ns (0.000%)  route 0.611ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.611     0.611    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.318     0.318    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.000ns (0.000%)  route 0.599ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.599     0.599    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X106Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.315     0.315    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.000ns (0.000%)  route 0.303ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.303     0.303    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X106Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.295     0.295    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X106Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.000ns (0.000%)  route 0.309ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.309     0.309    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.298     0.298    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.000ns (0.000%)  route 0.310ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.310     0.310    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.300     0.300    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.000ns (0.000%)  route 0.310ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.310     0.310    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.300     0.300    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.000ns (0.000%)  route 0.310ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.310     0.310    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.300     0.300    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.000ns (0.000%)  route 0.310ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.310     0.310    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X105Y0         FDCE                                         f  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.300     0.300    rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X105Y0         FDCE                                         r  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rxoutclkpcs_out[0]_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.000ns (0.000%)  route 0.765ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.765     0.765    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X108Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.000ns (0.000%)  route 0.765ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.765     0.765    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.000ns (0.000%)  route 0.765ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.765     0.765    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.000ns (0.000%)  route 0.765ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.765     0.765    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.000ns (0.000%)  route 0.765ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.765     0.765    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.297     0.297    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.000ns (0.000%)  route 0.764ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.764     0.764    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.299     0.299    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.387     0.387    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X108Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.285     0.285    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X108Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.387     0.387    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.285     0.285    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.387     0.387    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.285     0.285    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.387     0.387    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.285     0.285    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.387     0.387    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.285     0.285    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.387     0.387    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X107Y227       FDCE                                         f  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                0.000     0.000 r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.289     0.289    test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X107Y227       FDCE                                         r  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C





