[INF:CM0023] Creating log file ../../build/regression/ParamByValue/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<216> s<215> l<1:1> el<1:0>
n<> u<2> t<Package> p<86> s<3> l<1:1> el<1:8>
n<lc_ctrl_state_pkg> u<3> t<StringConst> p<86> s<28> l<1:9> el<1:26>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:13> el<2:18>
n<15> u<5> t<IntConst> p<6> l<2:20> el<2:22>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:20> el<2:22>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:20> el<2:22>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:20> el<2:22>
n<0> u<9> t<IntConst> p<10> l<2:23> el<2:24>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:23> el<2:24>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_range> p<14> c<8> l<2:20> el<2:24>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:19> el<2:25>
n<> u<15> t<Data_type> p<16> c<4> l<2:13> el<2:25>
n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:13> el<2:25>
n<B0> u<17> t<StringConst> p<24> s<23> l<2:26> el<2:28>
n<16'b1110011001111001> u<18> t<IntConst> p<19> l<2:31> el<2:51>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:31> el<2:51>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:31> el<2:51>
n<> u<21> t<Constant_expression> p<22> c<20> l<2:31> el<2:51>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:31> el<2:51>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:31> el<2:51>
n<> u<24> t<Param_assignment> p<25> c<17> l<2:26> el<2:51>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:26> el<2:51>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:3> el<2:51>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:3> el<2:52>
n<> u<28> t<Package_item> p<86> c<27> s<53> l<2:3> el<2:52>
n<> u<29> t<IntVec_TypeLogic> p<40> s<39> l<3:13> el<3:18>
n<15> u<30> t<IntConst> p<31> l<3:20> el<3:22>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:20> el<3:22>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:20> el<3:22>
n<> u<33> t<Constant_expression> p<38> c<32> s<37> l<3:20> el<3:22>
n<0> u<34> t<IntConst> p<35> l<3:23> el<3:24>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:23> el<3:24>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:23> el<3:24>
n<> u<37> t<Constant_expression> p<38> c<36> l<3:23> el<3:24>
n<> u<38> t<Constant_range> p<39> c<33> l<3:20> el<3:24>
n<> u<39> t<Packed_dimension> p<40> c<38> l<3:19> el<3:25>
n<> u<40> t<Data_type> p<41> c<29> l<3:13> el<3:25>
n<> u<41> t<Data_type_or_implicit> p<51> c<40> s<50> l<3:13> el<3:25>
n<B1> u<42> t<StringConst> p<49> s<48> l<3:26> el<3:28>
n<16'b1101111101101110> u<43> t<IntConst> p<44> l<3:31> el<3:51>
n<> u<44> t<Primary_literal> p<45> c<43> l<3:31> el<3:51>
n<> u<45> t<Constant_primary> p<46> c<44> l<3:31> el<3:51>
n<> u<46> t<Constant_expression> p<47> c<45> l<3:31> el<3:51>
n<> u<47> t<Constant_mintypmax_expression> p<48> c<46> l<3:31> el<3:51>
n<> u<48> t<Constant_param_expression> p<49> c<47> l<3:31> el<3:51>
n<> u<49> t<Param_assignment> p<50> c<42> l<3:26> el<3:51>
n<> u<50> t<List_of_param_assignments> p<51> c<49> l<3:26> el<3:51>
n<> u<51> t<Parameter_declaration> p<52> c<41> l<3:3> el<3:51>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<3:3> el<3:52>
n<> u<53> t<Package_item> p<86> c<52> s<84> l<3:3> el<3:52>
n<> u<54> t<IntVec_TypeLogic> p<65> s<64> l<4:16> el<4:21>
n<31> u<55> t<IntConst> p<56> l<4:23> el<4:25>
n<> u<56> t<Primary_literal> p<57> c<55> l<4:23> el<4:25>
n<> u<57> t<Constant_primary> p<58> c<56> l<4:23> el<4:25>
n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<4:23> el<4:25>
n<0> u<59> t<IntConst> p<60> l<4:26> el<4:27>
n<> u<60> t<Primary_literal> p<61> c<59> l<4:26> el<4:27>
n<> u<61> t<Constant_primary> p<62> c<60> l<4:26> el<4:27>
n<> u<62> t<Constant_expression> p<63> c<61> l<4:26> el<4:27>
n<> u<63> t<Constant_range> p<64> c<58> l<4:23> el<4:27>
n<> u<64> t<Packed_dimension> p<65> c<63> l<4:22> el<4:28>
n<> u<65> t<Enum_base_type> p<79> c<54> s<78> l<4:16> el<4:28>
n<LcStScrap> u<66> t<StringConst> p<78> s<77> l<5:5> el<5:14>
n<B1> u<67> t<StringConst> p<68> l<5:26> el<5:28>
n<> u<68> t<Primary_literal> p<69> c<67> l<5:26> el<5:28>
n<> u<69> t<Constant_primary> p<70> c<68> l<5:26> el<5:28>
n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<5:26> el<5:28>
n<B0> u<71> t<StringConst> p<72> l<5:31> el<5:33>
n<> u<72> t<Primary_literal> p<73> c<71> l<5:31> el<5:33>
n<> u<73> t<Constant_primary> p<74> c<72> l<5:31> el<5:33>
n<> u<74> t<Constant_expression> p<75> c<73> l<5:31> el<5:33>
n<> u<75> t<Constant_concatenation> p<76> c<70> l<5:25> el<5:34>
n<> u<76> t<Constant_primary> p<77> c<75> l<5:25> el<5:34>
n<> u<77> t<Constant_expression> p<78> c<76> l<5:25> el<5:34>
n<> u<78> t<Enum_name_declaration> p<79> c<66> l<5:5> el<5:34>
n<> u<79> t<Data_type> p<81> c<65> s<80> l<4:11> el<6:4>
n<lc_state_e> u<80> t<StringConst> p<81> l<6:5> el<6:15>
n<> u<81> t<Type_declaration> p<82> c<79> l<4:3> el<6:16>
n<> u<82> t<Data_declaration> p<83> c<81> l<4:3> el<6:16>
n<> u<83> t<Package_or_generate_item_declaration> p<84> c<82> l<4:3> el<6:16>
n<> u<84> t<Package_item> p<86> c<83> s<85> l<4:3> el<6:16>
n<> u<85> t<Endpackage> p<86> l<7:1> el<7:11>
n<> u<86> t<Package_declaration> p<87> c<2> l<1:1> el<7:11>
n<> u<87> t<Description> p<215> c<86> s<119> l<1:1> el<7:11>
n<> u<88> t<Module_keyword> p<117> s<89> l<9:1> el<9:7>
n<generic_flop> u<89> t<StringConst> p<117> s<114> l<9:8> el<9:20>
n<> u<90> t<IntVec_TypeLogic> p<101> s<100> l<9:33> el<9:38>
n<15> u<91> t<IntConst> p<92> l<9:40> el<9:42>
n<> u<92> t<Primary_literal> p<93> c<91> l<9:40> el<9:42>
n<> u<93> t<Constant_primary> p<94> c<92> l<9:40> el<9:42>
n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<9:40> el<9:42>
n<0> u<95> t<IntConst> p<96> l<9:43> el<9:44>
n<> u<96> t<Primary_literal> p<97> c<95> l<9:43> el<9:44>
n<> u<97> t<Constant_primary> p<98> c<96> l<9:43> el<9:44>
n<> u<98> t<Constant_expression> p<99> c<97> l<9:43> el<9:44>
n<> u<99> t<Constant_range> p<100> c<94> l<9:40> el<9:44>
n<> u<100> t<Packed_dimension> p<101> c<99> l<9:39> el<9:45>
n<> u<101> t<Data_type> p<102> c<90> l<9:33> el<9:45>
n<> u<102> t<Data_type_or_implicit> p<112> c<101> s<111> l<9:33> el<9:45>
n<ResetValue> u<103> t<StringConst> p<110> s<109> l<9:46> el<9:56>
n<0> u<104> t<IntConst> p<105> l<9:59> el<9:60>
n<> u<105> t<Primary_literal> p<106> c<104> l<9:59> el<9:60>
n<> u<106> t<Constant_primary> p<107> c<105> l<9:59> el<9:60>
n<> u<107> t<Constant_expression> p<108> c<106> l<9:59> el<9:60>
n<> u<108> t<Constant_mintypmax_expression> p<109> c<107> l<9:59> el<9:60>
n<> u<109> t<Constant_param_expression> p<110> c<108> l<9:59> el<9:60>
n<> u<110> t<Param_assignment> p<111> c<103> l<9:46> el<9:60>
n<> u<111> t<List_of_param_assignments> p<112> c<110> l<9:46> el<9:60>
n<> u<112> t<Parameter_declaration> p<113> c<102> l<9:23> el<9:60>
n<> u<113> t<Parameter_port_declaration> p<114> c<112> l<9:23> el<9:60>
n<> u<114> t<Parameter_port_list> p<117> c<113> s<116> l<9:21> el<9:61>
n<> u<115> t<Port> p<116> l<9:64> el<9:64>
n<> u<116> t<List_of_ports> p<117> c<115> l<9:62> el<9:65>
n<> u<117> t<Module_nonansi_header> p<118> c<88> l<9:1> el<9:66>
n<> u<118> t<Module_declaration> p<119> c<117> l<9:1> el<10:10>
n<> u<119> t<Description> p<215> c<118> s<171> l<9:1> el<10:10>
n<> u<120> t<Module_keyword> p<149> s<121> l<12:1> el<12:7>
n<prim_flop> u<121> t<StringConst> p<149> s<146> l<12:8> el<12:17>
n<> u<122> t<IntVec_TypeLogic> p<133> s<132> l<12:31> el<12:36>
n<15> u<123> t<IntConst> p<124> l<12:38> el<12:40>
n<> u<124> t<Primary_literal> p<125> c<123> l<12:38> el<12:40>
n<> u<125> t<Constant_primary> p<126> c<124> l<12:38> el<12:40>
n<> u<126> t<Constant_expression> p<131> c<125> s<130> l<12:38> el<12:40>
n<0> u<127> t<IntConst> p<128> l<12:41> el<12:42>
n<> u<128> t<Primary_literal> p<129> c<127> l<12:41> el<12:42>
n<> u<129> t<Constant_primary> p<130> c<128> l<12:41> el<12:42>
n<> u<130> t<Constant_expression> p<131> c<129> l<12:41> el<12:42>
n<> u<131> t<Constant_range> p<132> c<126> l<12:38> el<12:42>
n<> u<132> t<Packed_dimension> p<133> c<131> l<12:37> el<12:43>
n<> u<133> t<Data_type> p<134> c<122> l<12:31> el<12:43>
n<> u<134> t<Data_type_or_implicit> p<144> c<133> s<143> l<12:31> el<12:43>
n<ResetValue> u<135> t<StringConst> p<142> s<141> l<12:44> el<12:54>
n<0> u<136> t<IntConst> p<137> l<12:57> el<12:58>
n<> u<137> t<Primary_literal> p<138> c<136> l<12:57> el<12:58>
n<> u<138> t<Constant_primary> p<139> c<137> l<12:57> el<12:58>
n<> u<139> t<Constant_expression> p<140> c<138> l<12:57> el<12:58>
n<> u<140> t<Constant_mintypmax_expression> p<141> c<139> l<12:57> el<12:58>
n<> u<141> t<Constant_param_expression> p<142> c<140> l<12:57> el<12:58>
n<> u<142> t<Param_assignment> p<143> c<135> l<12:44> el<12:58>
n<> u<143> t<List_of_param_assignments> p<144> c<142> l<12:44> el<12:58>
n<> u<144> t<Parameter_declaration> p<145> c<134> l<12:21> el<12:58>
n<> u<145> t<Parameter_port_declaration> p<146> c<144> l<12:21> el<12:58>
n<> u<146> t<Parameter_port_list> p<149> c<145> s<148> l<12:18> el<12:59>
n<> u<147> t<Port> p<148> l<12:61> el<12:61>
n<> u<148> t<List_of_ports> p<149> c<147> l<12:60> el<12:62>
n<> u<149> t<Module_nonansi_header> p<170> c<120> s<169> l<12:1> el<12:63>
n<generic_flop> u<150> t<StringConst> p<166> s<160> l<14:5> el<14:17>
n<ResetValue> u<151> t<StringConst> p<158> s<157> l<15:8> el<15:18>
n<ResetValue> u<152> t<StringConst> p<153> l<15:19> el<15:29>
n<> u<153> t<Primary_literal> p<154> c<152> l<15:19> el<15:29>
n<> u<154> t<Primary> p<155> c<153> l<15:19> el<15:29>
n<> u<155> t<Expression> p<156> c<154> l<15:19> el<15:29>
n<> u<156> t<Mintypmax_expression> p<157> c<155> l<15:19> el<15:29>
n<> u<157> t<Param_expression> p<158> c<156> l<15:19> el<15:29>
n<> u<158> t<Named_parameter_assignment> p<159> c<151> l<15:7> el<15:30>
n<> u<159> t<List_of_parameter_assignments> p<160> c<158> l<15:7> el<15:30>
n<> u<160> t<Parameter_value_assignment> p<166> c<159> s<165> l<14:18> el<16:6>
n<impl_generic> u<161> t<StringConst> p<162> l<16:7> el<16:19>
n<> u<162> t<Name_of_instance> p<165> c<161> s<164> l<16:7> el<16:19>
n<> u<163> t<Ordered_port_connection> p<164> l<16:21> el<16:21>
n<> u<164> t<List_of_port_connections> p<165> c<163> l<16:21> el<16:21>
n<> u<165> t<Hierarchical_instance> p<166> c<162> l<16:7> el<16:22>
n<> u<166> t<Module_instantiation> p<167> c<150> l<14:5> el<16:23>
n<> u<167> t<Module_or_generate_item> p<168> c<166> l<14:5> el<16:23>
n<> u<168> t<Non_port_module_item> p<169> c<167> l<14:5> el<16:23>
n<> u<169> t<Module_item> p<170> c<168> l<14:5> el<16:23>
n<> u<170> t<Module_declaration> p<171> c<149> l<12:1> el<18:10>
n<> u<171> t<Description> p<215> c<170> s<214> l<12:1> el<18:10>
n<> u<172> t<Module_keyword> p<176> s<173> l<20:1> el<20:7>
n<top> u<173> t<StringConst> p<176> s<175> l<20:8> el<20:11>
n<> u<174> t<Port> p<175> l<20:12> el<20:12>
n<> u<175> t<List_of_ports> p<176> c<174> l<20:11> el<20:13>
n<> u<176> t<Module_nonansi_header> p<213> c<172> s<186> l<20:1> el<20:14>
n<lc_ctrl_state_pkg> u<177> t<StringConst> p<178> l<21:10> el<21:27>
n<> u<178> t<Package_import_item> p<179> c<177> l<21:10> el<21:30>
n<> u<179> t<Package_import_declaration> p<180> c<178> l<21:3> el<21:31>
n<> u<180> t<Data_declaration> p<181> c<179> l<21:3> el<21:31>
n<> u<181> t<Package_or_generate_item_declaration> p<182> c<180> l<21:3> el<21:31>
n<> u<182> t<Module_or_generate_item_declaration> p<183> c<181> l<21:3> el<21:31>
n<> u<183> t<Module_common_item> p<184> c<182> l<21:3> el<21:31>
n<> u<184> t<Module_or_generate_item> p<185> c<183> l<21:3> el<21:31>
n<> u<185> t<Non_port_module_item> p<186> c<184> l<21:3> el<21:31>
n<> u<186> t<Module_item> p<213> c<185> s<212> l<21:3> el<21:31>
n<prim_flop> u<187> t<StringConst> p<209> s<203> l<23:3> el<23:12>
n<ResetValue> u<188> t<StringConst> p<201> s<200> l<24:6> el<24:16>
n<32> u<189> t<IntConst> p<190> l<24:17> el<24:19>
n<> u<190> t<Primary_literal> p<191> c<189> l<24:17> el<24:19>
n<> u<191> t<Casting_type> p<196> c<190> s<195> l<24:17> el<24:19>
n<LcStScrap> u<192> t<StringConst> p<193> l<24:21> el<24:30>
n<> u<193> t<Primary_literal> p<194> c<192> l<24:21> el<24:30>
n<> u<194> t<Primary> p<195> c<193> l<24:21> el<24:30>
n<> u<195> t<Expression> p<196> c<194> l<24:21> el<24:30>
n<> u<196> t<Cast> p<197> c<191> l<24:17> el<24:31>
n<> u<197> t<Primary> p<198> c<196> l<24:17> el<24:31>
n<> u<198> t<Expression> p<199> c<197> l<24:17> el<24:31>
n<> u<199> t<Mintypmax_expression> p<200> c<198> l<24:17> el<24:31>
n<> u<200> t<Param_expression> p<201> c<199> l<24:17> el<24:31>
n<> u<201> t<Named_parameter_assignment> p<202> c<188> l<24:5> el<24:32>
n<> u<202> t<List_of_parameter_assignments> p<203> c<201> l<24:5> el<24:32>
n<> u<203> t<Parameter_value_assignment> p<209> c<202> s<208> l<23:13> el<25:4>
n<state_regs> u<204> t<StringConst> p<205> l<25:5> el<25:15>
n<> u<205> t<Name_of_instance> p<208> c<204> s<207> l<25:5> el<25:15>
n<> u<206> t<Ordered_port_connection> p<207> l<25:17> el<25:17>
n<> u<207> t<List_of_port_connections> p<208> c<206> l<25:17> el<25:17>
n<> u<208> t<Hierarchical_instance> p<209> c<205> l<25:5> el<25:18>
n<> u<209> t<Module_instantiation> p<210> c<187> l<23:3> el<25:19>
n<> u<210> t<Module_or_generate_item> p<211> c<209> l<23:3> el<25:19>
n<> u<211> t<Non_port_module_item> p<212> c<210> l<23:3> el<25:19>
n<> u<212> t<Module_item> p<213> c<211> l<23:3> el<25:19>
n<> u<213> t<Module_declaration> p<214> c<176> l<20:1> el<27:10>
n<> u<214> t<Description> p<215> c<213> l<20:1> el<27:10>
n<> u<215> t<Source_text> p<216> c<87> l<1:1> el<27:10>
n<> u<216> t<Top_level_rule> c<1> l<1:1> el<28:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "lc_ctrl_state_pkg".

[WRN:PA0205] dut.sv:9:1: No timescale set for "generic_flop".

[WRN:PA0205] dut.sv:12:1: No timescale set for "prim_flop".

[WRN:PA0205] dut.sv:20:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "lc_ctrl_state_pkg".

[INF:CP0303] dut.sv:9:1: Compile module "work@generic_flop".

[INF:CP0303] dut.sv:12:1: Compile module "work@prim_flop".

[INF:CP0303] dut.sv:20:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:20:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamByValue/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamByValue/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamByValue/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
  |vpiName:lc_ctrl_state_pkg
  |vpiFullName:lc_ctrl_state_pkg::
  |vpiParameter:
  \_parameter: (lc_ctrl_state_pkg::B0), line:2:26, endln:2:28, parent:lc_ctrl_state_pkg::
    |BIN:1110011001111001
    |vpiTypespec:
    \_logic_typespec: , line:2:13, endln:2:18, parent:lc_ctrl_state_pkg::B0
      |vpiInstance:
      \_package: (lc_ctrl_state_pkg), file:
      |vpiParent:
      \_parameter: (lc_ctrl_state_pkg::B0), line:2:26, endln:2:28, parent:lc_ctrl_state_pkg::
      |vpiRange:
      \_range: , line:2:20, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:20, endln:2:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiName:B0
    |vpiFullName:lc_ctrl_state_pkg::B0
  |vpiParameter:
  \_parameter: (lc_ctrl_state_pkg::B1), line:3:26, endln:3:28, parent:lc_ctrl_state_pkg::
    |BIN:1101111101101110
    |vpiTypespec:
    \_logic_typespec: , line:3:13, endln:3:18, parent:lc_ctrl_state_pkg::B1
      |vpiInstance:
      \_package: (lc_ctrl_state_pkg), file:
      |vpiParent:
      \_parameter: (lc_ctrl_state_pkg::B1), line:3:26, endln:3:28, parent:lc_ctrl_state_pkg::
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiName:B1
    |vpiFullName:lc_ctrl_state_pkg::B1
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:51, parent:lc_ctrl_state_pkg::
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiRhs:
    \_constant: , line:2:31, endln:2:51
      |vpiDecompile:16'b1110011001111001
      |vpiSize:16
      |BIN:1110011001111001
      |vpiTypespec:
      \_logic_typespec: , line:2:13, endln:2:18, parent:lc_ctrl_state_pkg::B0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (lc_ctrl_state_pkg::B0), line:2:26, endln:2:28, parent:lc_ctrl_state_pkg::
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:51, parent:lc_ctrl_state_pkg::
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiRhs:
    \_constant: , line:3:31, endln:3:51
      |vpiDecompile:16'b1101111101101110
      |vpiSize:16
      |BIN:1101111101101110
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18, parent:lc_ctrl_state_pkg::B1
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (lc_ctrl_state_pkg::B1), line:3:26, endln:3:28, parent:lc_ctrl_state_pkg::
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_state_pkg::lc_state_e), line:4:3, endln:6:16, parent:lc_ctrl_state_pkg::
    |vpiName:lc_ctrl_state_pkg::lc_state_e
    |vpiInstance:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiBaseTypespec:
    \_logic_typespec: , line:4:16, endln:4:21
      |vpiInstance:
      \_package: (lc_ctrl_state_pkg), file:
      |vpiRange:
      \_range: , line:4:23, endln:4:27
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:25
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiParent:
          \_range: , line:4:23, endln:4:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:26, endln:4:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:4:23, endln:4:27
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (LcStScrap), line:5:5, endln:5:34
      |vpiName:LcStScrap
      |BIN:11011111011011101110011001111001
      |vpiDecompile:{B1,B0}
      |vpiSize:32
  |vpiDefName:lc_ctrl_state_pkg
  |vpiParent:
  \_design: (work@top)
|uhdmtopPackages:
\_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
  |vpiName:lc_ctrl_state_pkg
  |vpiFullName:lc_ctrl_state_pkg::
  |vpiParameter:
  \_parameter: (lc_ctrl_state_pkg::B0), line:2:26, endln:2:28, parent:lc_ctrl_state_pkg::
    |BIN:1110011001111001
    |vpiTypespec:
    \_logic_typespec: , line:2:13, endln:2:18, parent:lc_ctrl_state_pkg::B0
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiParent:
      \_parameter: (lc_ctrl_state_pkg::B0), line:2:26, endln:2:28, parent:lc_ctrl_state_pkg::
      |vpiRange:
      \_range: , line:2:20, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:20, endln:2:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiName:B0
    |vpiFullName:lc_ctrl_state_pkg::B0
  |vpiParameter:
  \_parameter: (lc_ctrl_state_pkg::B1), line:3:26, endln:3:28, parent:lc_ctrl_state_pkg::
    |BIN:1101111101101110
    |vpiTypespec:
    \_logic_typespec: , line:3:13, endln:3:18, parent:lc_ctrl_state_pkg::B1
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiParent:
      \_parameter: (lc_ctrl_state_pkg::B1), line:3:26, endln:3:28, parent:lc_ctrl_state_pkg::
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiName:B1
    |vpiFullName:lc_ctrl_state_pkg::B1
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:51, parent:lc_ctrl_state_pkg::
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiRhs:
    \_constant: , line:2:31, endln:2:51
      |vpiDecompile:16'b1110011001111001
      |vpiSize:16
      |BIN:1110011001111001
      |vpiTypespec:
      \_logic_typespec: , line:2:13, endln:2:18, parent:lc_ctrl_state_pkg::B0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (lc_ctrl_state_pkg::B0), line:2:26, endln:2:28, parent:lc_ctrl_state_pkg::
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:51, parent:lc_ctrl_state_pkg::
    |vpiParent:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiRhs:
    \_constant: , line:3:31, endln:3:51
      |vpiDecompile:16'b1101111101101110
      |vpiSize:16
      |BIN:1101111101101110
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18, parent:lc_ctrl_state_pkg::B1
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (lc_ctrl_state_pkg::B1), line:3:26, endln:3:28, parent:lc_ctrl_state_pkg::
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_state_pkg::lc_state_e), line:4:3, endln:6:16, parent:work@top
    |vpiName:lc_ctrl_state_pkg::lc_state_e
    |vpiInstance:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10, parent:work@top
    |vpiBaseTypespec:
    \_logic_typespec: , line:4:16, endln:4:21
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiRange:
      \_range: , line:4:23, endln:4:27
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:25
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiParent:
          \_range: , line:4:23, endln:4:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:26, endln:4:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:4:23, endln:4:27
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (LcStScrap), line:5:5, endln:5:34
      |vpiName:LcStScrap
      |BIN:11011111011011101110011001111001
      |vpiSize:32
  |vpiDefName:lc_ctrl_state_pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@generic_flop (work@generic_flop) dut.sv:9:1: , endln:10:10, parent:work@top
  |vpiFullName:work@generic_flop
  |vpiParameter:
  \_parameter: (work@generic_flop.ResetValue), line:9:46, endln:9:56, parent:work@generic_flop
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:9:33, endln:9:38, parent:work@generic_flop.ResetValue
      |vpiParent:
      \_parameter: (work@generic_flop.ResetValue), line:9:46, endln:9:56, parent:work@generic_flop
      |vpiRange:
      \_range: , line:9:40, endln:9:44
        |vpiLeftRange:
        \_constant: , line:9:40, endln:9:42
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:9:40, endln:9:44
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:43, endln:9:44
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:9:40, endln:9:44
          |vpiConstType:9
    |vpiParent:
    \_module: work@generic_flop (work@generic_flop) dut.sv:9:1: , endln:10:10, parent:work@top
    |vpiName:ResetValue
    |vpiFullName:work@generic_flop.ResetValue
  |vpiParamAssign:
  \_param_assign: , line:9:46, endln:9:60, parent:work@generic_flop
    |vpiParent:
    \_module: work@generic_flop (work@generic_flop) dut.sv:9:1: , endln:10:10, parent:work@top
    |vpiRhs:
    \_constant: , line:9:59, endln:9:60
      |vpiDecompile:0
      |vpiSize:16
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:9:33, endln:9:38, parent:work@generic_flop.ResetValue
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@generic_flop.ResetValue), line:9:46, endln:9:56, parent:work@generic_flop
  |vpiDefName:work@generic_flop
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@prim_flop (work@prim_flop) dut.sv:12:1: , endln:18:10, parent:work@top
  |vpiFullName:work@prim_flop
  |vpiParameter:
  \_parameter: (work@prim_flop.ResetValue), line:12:44, endln:12:54, parent:work@prim_flop
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:12:31, endln:12:36, parent:work@prim_flop.ResetValue
      |vpiParent:
      \_parameter: (work@prim_flop.ResetValue), line:12:44, endln:12:54, parent:work@prim_flop
      |vpiRange:
      \_range: , line:12:38, endln:12:42
        |vpiLeftRange:
        \_constant: , line:12:38, endln:12:40
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:12:38, endln:12:42
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:41, endln:12:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:12:38, endln:12:42
          |vpiConstType:9
    |vpiParent:
    \_module: work@prim_flop (work@prim_flop) dut.sv:12:1: , endln:18:10, parent:work@top
    |vpiName:ResetValue
    |vpiFullName:work@prim_flop.ResetValue
  |vpiParamAssign:
  \_param_assign: , line:12:44, endln:12:58, parent:work@prim_flop
    |vpiParent:
    \_module: work@prim_flop (work@prim_flop) dut.sv:12:1: , endln:18:10, parent:work@top
    |vpiRhs:
    \_constant: , line:12:57, endln:12:58
      |vpiDecompile:0
      |vpiSize:16
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:12:31, endln:12:36, parent:work@prim_flop.ResetValue
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_flop.ResetValue), line:12:44, endln:12:54, parent:work@prim_flop
  |vpiDefName:work@prim_flop
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:20:1: , endln:27:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.B0), line:2:26, endln:2:28, parent:work@top
    |BIN:1110011001111001
    |vpiTypespec:
    \_logic_typespec: , line:2:13, endln:2:18, parent:work@top.B0
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiParent:
      \_parameter: (work@top.B0), line:2:26, endln:2:28, parent:work@top
      |vpiRange:
      \_range: , line:2:20, endln:2:24
        |vpiParent:
        \_logic_typespec: , line:2:13, endln:2:18, parent:work@top.B0
        |vpiLeftRange:
        \_constant: , line:2:20, endln:2:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10, parent:work@top
    |vpiName:B0
    |vpiFullName:work@top.B0
    |vpiImported:lc_ctrl_state_pkg
  |vpiParameter:
  \_parameter: (work@top.B1), line:3:26, endln:3:28, parent:work@top
    |BIN:1101111101101110
    |vpiTypespec:
    \_logic_typespec: , line:3:13, endln:3:18, parent:work@top.B1
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiParent:
      \_parameter: (work@top.B1), line:3:26, endln:3:28, parent:work@top
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiParent:
        \_logic_typespec: , line:3:13, endln:3:18, parent:work@top.B1
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10, parent:work@top
    |vpiName:B1
    |vpiFullName:work@top.B1
    |vpiImported:lc_ctrl_state_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:51, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10, parent:work@top
    |vpiRhs:
    \_constant: , line:2:31, endln:2:51
      |vpiDecompile:16'b1110011001111001
      |vpiSize:16
      |BIN:1110011001111001
      |vpiTypespec:
      \_logic_typespec: , line:2:13, endln:2:18
        |vpiInstance:
        \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
        |vpiParent:
        \_constant: , line:2:31, endln:2:51
        |vpiRange:
        \_range: , line:2:20, endln:2:24
          |vpiParent:
          \_logic_typespec: , line:2:13, endln:2:18
          |vpiLeftRange:
          \_constant: , line:2:20, endln:2:22
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiParent:
            \_range: , line:2:20, endln:2:24
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:20, endln:2:24
            |vpiConstType:9
      |vpiParent:
      \_param_assign: , line:2:26, endln:2:51, parent:work@top
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.B0), line:2:26, endln:2:28
      |BIN:1110011001111001
      |vpiTypespec:
      \_logic_typespec: , line:2:13, endln:2:18, parent:work@top.B0
        |vpiInstance:
        \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
        |vpiParent:
        \_parameter: (work@top.B0), line:2:26, endln:2:28
        |vpiRange:
        \_range: , line:2:20, endln:2:24
          |vpiParent:
          \_logic_typespec: , line:2:13, endln:2:18, parent:work@top.B0
          |vpiLeftRange:
          \_constant: , line:2:20, endln:2:22
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiParent:
            \_range: , line:2:20, endln:2:24
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:20, endln:2:24
            |vpiConstType:9
      |vpiParent:
      \_param_assign: , line:2:26, endln:2:51, parent:work@top
      |vpiName:B0
      |vpiFullName:work@top.B0
      |vpiImported:lc_ctrl_state_pkg
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:51, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10, parent:work@top
    |vpiRhs:
    \_constant: , line:3:31, endln:3:51
      |vpiDecompile:16'b1101111101101110
      |vpiSize:16
      |BIN:1101111101101110
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18
        |vpiInstance:
        \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
        |vpiParent:
        \_constant: , line:3:31, endln:3:51
        |vpiRange:
        \_range: , line:3:20, endln:3:24
          |vpiParent:
          \_logic_typespec: , line:3:13, endln:3:18
          |vpiLeftRange:
          \_constant: , line:3:20, endln:3:22
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiParent:
            \_range: , line:3:20, endln:3:24
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:23, endln:3:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:20, endln:3:24
            |vpiConstType:9
      |vpiParent:
      \_param_assign: , line:3:26, endln:3:51, parent:work@top
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.B1), line:3:26, endln:3:28
      |BIN:1101111101101110
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18, parent:work@top.B1
        |vpiInstance:
        \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
        |vpiParent:
        \_parameter: (work@top.B1), line:3:26, endln:3:28
        |vpiRange:
        \_range: , line:3:20, endln:3:24
          |vpiParent:
          \_logic_typespec: , line:3:13, endln:3:18, parent:work@top.B1
          |vpiLeftRange:
          \_constant: , line:3:20, endln:3:22
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiParent:
            \_range: , line:3:20, endln:3:24
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:23, endln:3:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:20, endln:3:24
            |vpiConstType:9
      |vpiParent:
      \_param_assign: , line:3:26, endln:3:51, parent:work@top
      |vpiName:B1
      |vpiFullName:work@top.B1
      |vpiImported:lc_ctrl_state_pkg
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_state_pkg::lc_state_e), line:4:3, endln:6:16, parent:work@top
  |vpiTypedef:
  \_import_typespec: (lc_ctrl_state_pkg), line:21:10, endln:21:30
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:20:1: , endln:27:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.B0), line:2:26, endln:2:28, parent:work@top
    |BIN:1110011001111001
    |vpiTypespec:
    \_logic_typespec: , line:2:13, endln:2:18, parent:work@top.B0
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiParent:
      \_parameter: (work@top.B0), line:2:26, endln:2:28, parent:work@top
      |vpiRange:
      \_range: , line:2:20, endln:2:24
        |vpiParent:
        \_logic_typespec: , line:2:13, endln:2:18, parent:work@top.B0
        |vpiLeftRange:
        \_constant: , line:2:20, endln:2:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:20, endln:2:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10
    |vpiName:B0
    |vpiFullName:work@top.B0
    |vpiImported:lc_ctrl_state_pkg
  |vpiParameter:
  \_parameter: (work@top.B1), line:3:26, endln:3:28, parent:work@top
    |BIN:1101111101101110
    |vpiTypespec:
    \_logic_typespec: , line:3:13, endln:3:18, parent:work@top.B1
      |vpiInstance:
      \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:1:1: , endln:7:11, parent:work@top
      |vpiParent:
      \_parameter: (work@top.B1), line:3:26, endln:3:28, parent:work@top
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiParent:
        \_logic_typespec: , line:3:13, endln:3:18, parent:work@top.B1
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10
    |vpiName:B1
    |vpiFullName:work@top.B1
    |vpiImported:lc_ctrl_state_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:51, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10
    |vpiRhs:
    \_constant: , line:2:31, endln:2:51
      |vpiDecompile:16'b1110011001111001
      |vpiSize:16
      |BIN:1110011001111001
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.B0), line:2:26, endln:2:28, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:51, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10
    |vpiRhs:
    \_constant: , line:3:31, endln:3:51
      |vpiDecompile:16'b1101111101101110
      |vpiSize:16
      |BIN:1101111101101110
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.B1), line:3:26, endln:3:28, parent:work@top
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_state_pkg::lc_state_e), line:4:3, endln:6:16, parent:work@top
  |vpiTypedef:
  \_import_typespec: (lc_ctrl_state_pkg), line:21:10, endln:21:30
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@prim_flop (work@top.state_regs) dut.sv:23:3: , endln:25:19, parent:work@top
    |vpiName:state_regs
    |vpiFullName:work@top.state_regs
    |vpiParameter:
    \_parameter: (work@top.state_regs.ResetValue), line:12:44, endln:12:54, parent:work@top.state_regs
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:12:31, endln:12:36, parent:work@top.state_regs.ResetValue
        |vpiParent:
        \_parameter: (work@top.state_regs.ResetValue), line:12:44, endln:12:54, parent:work@top.state_regs
        |vpiRange:
        \_range: , line:12:38, endln:12:42
          |vpiParent:
          \_logic_typespec: , line:12:31, endln:12:36, parent:work@top.state_regs.ResetValue
          |vpiLeftRange:
          \_constant: , line:12:38, endln:12:40
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiParent:
            \_range: , line:12:38, endln:12:42
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:12:41, endln:12:42
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:12:38, endln:12:42
            |vpiConstType:9
      |vpiParent:
      \_module: work@prim_flop (work@top.state_regs) dut.sv:23:3: , endln:25:19, parent:work@top
      |vpiName:ResetValue
      |vpiFullName:work@top.state_regs.ResetValue
    |vpiParamAssign:
    \_param_assign: , line:12:44, endln:12:58, parent:work@top.state_regs
      |vpiParent:
      \_module: work@prim_flop (work@top.state_regs) dut.sv:23:3: , endln:25:19, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:12:57, endln:12:58
        |vpiDecompile:59001
        |vpiSize:16
        |UINT:59001
        |vpiTypespec:
        \_logic_typespec: , line:12:31, endln:12:36, parent:work@prim_flop.ResetValue
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.state_regs.ResetValue), line:12:44, endln:12:54, parent:work@top.state_regs
    |vpiDefName:work@prim_flop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:12
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:20:1: , endln:27:10
    |vpiModule:
    \_module: work@generic_flop (work@top.state_regs.impl_generic) dut.sv:14:5: , endln:16:23, parent:work@top.state_regs
      |vpiName:impl_generic
      |vpiFullName:work@top.state_regs.impl_generic
      |vpiParameter:
      \_parameter: (work@top.state_regs.impl_generic.ResetValue), line:9:46, endln:9:56, parent:work@top.state_regs.impl_generic
        |UINT:0
        |vpiTypespec:
        \_logic_typespec: , line:9:33, endln:9:38, parent:work@top.state_regs.impl_generic.ResetValue
          |vpiParent:
          \_parameter: (work@top.state_regs.impl_generic.ResetValue), line:9:46, endln:9:56, parent:work@top.state_regs.impl_generic
          |vpiRange:
          \_range: , line:9:40, endln:9:44
            |vpiParent:
            \_logic_typespec: , line:9:33, endln:9:38, parent:work@top.state_regs.impl_generic.ResetValue
            |vpiLeftRange:
            \_constant: , line:9:40, endln:9:42
              |vpiDecompile:15
              |vpiSize:64
              |UINT:15
              |vpiParent:
              \_range: , line:9:40, endln:9:44
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:9:43, endln:9:44
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:9:40, endln:9:44
              |vpiConstType:9
        |vpiParent:
        \_module: work@generic_flop (work@top.state_regs.impl_generic) dut.sv:14:5: , endln:16:23, parent:work@top.state_regs
        |vpiName:ResetValue
        |vpiFullName:work@top.state_regs.impl_generic.ResetValue
      |vpiParamAssign:
      \_param_assign: , line:9:46, endln:9:60, parent:work@top.state_regs.impl_generic
        |vpiParent:
        \_module: work@generic_flop (work@top.state_regs.impl_generic) dut.sv:14:5: , endln:16:23, parent:work@top.state_regs
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:9:59, endln:9:60
          |vpiDecompile:59001
          |vpiSize:16
          |UINT:59001
          |vpiTypespec:
          \_logic_typespec: , line:9:33, endln:9:38, parent:work@generic_flop.ResetValue
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.state_regs.impl_generic.ResetValue), line:9:46, endln:9:56, parent:work@top.state_regs.impl_generic
      |vpiDefName:work@generic_flop
      |vpiDefFile:dut.sv
      |vpiDefLineNo:9
      |vpiInstance:
      \_module: work@prim_flop (work@top.state_regs) dut.sv:23:3: , endln:25:19, parent:work@top
      |vpiParent:
      \_module: work@prim_flop (work@top.state_regs) dut.sv:23:3: , endln:25:19, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamByValue/dut.sv | ${SURELOG_DIR}/build/regression/ParamByValue/roundtrip/dut_000.sv | 9 | 27 | 

