library ieee;
use ieee.std_logic_1164.all;

entity or_gate is
	port(
		a : in std_logic;
		b : in std_logic;
		c : out std_logic;
		);
		
end or_gate;

architecture or_logic of or_gate is
begin
	c <= a or c;
end or_logic;