# riscv_intro
This repo gives a quick introduction to riscv design and verification modules. This is not a pipelined CPU, so the CPU doesn't execute instructions per cycle.
Figure 2.2 on p. 16 in riscv-spec.pdf
Register x0 is hardwired to all-zeros riscv-spec.pdf
Source and destination registers Figure 2.2 on p. 16 in riscv-spec.pdf
Immediates from Figure 2.4 on p. 17 in riscv-spec.pdf
 RV32I instruction set listing on p. 130 in riscv-spec.pdf