// Seed: 860505879
module module_0 (
    input supply1 id_0,
    input tri0 id_1
    , id_3
);
  assign id_3[1] = id_0 | id_3;
  wire id_4;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd68,
    parameter id_4 = 32'd67
) (
    input supply0 id_0
    , id_9,
    input tri id_1,
    input tri id_2,
    input supply1 _id_3,
    input uwire _id_4,
    input uwire id_5,
    input uwire id_6[1  ?  1 : id_4 : id_3],
    input wor id_7
);
  assign id_9 = {id_6, -1'b0};
  initial $clog2(87);
  ;
  always_comb
    if (1);
    else id_9 <= 1 == (id_3 & id_5);
  module_0 modCall_1 (
      id_5,
      id_7
  );
  assign id_9 = id_6;
  assign id_9 = (id_7);
endmodule
