# Reading D:/altera14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do acc_4bit_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/FDU/study/Fundamentals\ of\ Digital\ Logic/pj2 {E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu_4bit
# 
# Top level modules:
# 	alu_4bit
# vlog -vlog01compat -work work +incdir+E:/FDU/study/Fundamentals\ of\ Digital\ Logic/pj2 {E:/FDU/study/Fundamentals of Digital Logic/pj2/acc_4bit.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module acc_4bit
# 
# Top level modules:
# 	acc_4bit
# 
# vlog -vlog01compat -work work +incdir+E:/FDU/study/Fundamentals\ of\ Digital\ Logic/pj2 {E:/FDU/study/Fundamentals of Digital Logic/pj2/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# Loading work.testbench
# Loading work.acc_4bit
# Loading work.alu_4bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
