# Reading C:/Data/Piece_Of_Shit_2/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_rf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Data/Piece_Of_Shit_2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga_control.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/bit_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/bit_gen.v 
# -- Compiling module bit_gen
# 
# Top level modules:
# 	bit_gen
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/rom_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/rom_async.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/sprite.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/clut_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/clut_mem.v 
# -- Compiling module clut_mem
# 
# Top level modules:
# 	clut_mem
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:31 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga_tb.v 
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 17:10:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  vga_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" vga_tb 
# Start time: 17:10:31 on Nov 30,2023
# Loading work.vga_tb
# Loading work.vga
# Loading work.bit_gen
# Loading work.vga_control
# Loading work.sprite
# Loading work.rom_async
# Loading work.clut_mem
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(111): [PCDPC] - Port size (16) does not match connection size (32) for port 'sprx'. The port definition is at: C:/Data/GIT/Bananachine/ALU/sprite.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bit_gen/sprite_f2 File: C:/Data/GIT/Bananachine/ALU/sprite.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(111): [PCDPC] - Port size (16) does not match connection size (32) for port 'spry'. The port definition is at: C:/Data/GIT/Bananachine/ALU/sprite.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bit_gen/sprite_f2 File: C:/Data/GIT/Bananachine/ALU/sprite.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(129): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bit_gen/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Luci  Hostname: PLOPTOP  ProcessID: 8216
#           Attempting to use alternate WLF file "./wlftxwqw32".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxwqw32
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Creating rom_async from init file 'real_banana.mem'.
# Creating rom_async from init file 'letter_f.mem'.
# Loading color pallete
# done loading
add wave -position insertpoint sim:/vga_tb/dut/bit_gen/*
restart
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(111): [PCDPC] - Port size (16) does not match connection size (32) for port 'sprx'. The port definition is at: C:/Data/GIT/Bananachine/ALU/sprite.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bit_gen/sprite_f2 File: C:/Data/GIT/Bananachine/ALU/sprite.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(111): [PCDPC] - Port size (16) does not match connection size (32) for port 'spry'. The port definition is at: C:/Data/GIT/Bananachine/ALU/sprite.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bit_gen/sprite_f2 File: C:/Data/GIT/Bananachine/ALU/sprite.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(129): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bit_gen/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
run -all
# Creating rom_async from init file 'real_banana.mem'.
# Creating rom_async from init file 'letter_f.mem'.
# Loading color pallete
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bit_gen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:38 on Nov 30,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bit_gen.v 
# -- Compiling module bit_gen
# 
# Top level modules:
# 	bit_gen
# End time: 17:13:38 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.vga_tb
# End time: 17:13:49 on Nov 30,2023, Elapsed time: 0:03:18
# Errors: 0, Warnings: 8
# vsim work.vga_tb 
# Start time: 17:13:49 on Nov 30,2023
# Loading work.vga_tb
# Loading work.vga
# Loading work.bit_gen
# Loading work.vga_control
# Loading work.sprite
# Loading work.rom_async
# Loading work.clut_mem
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(111): [PCDPC] - Port size (16) does not match connection size (32) for port 'sprx'. The port definition is at: C:/Data/GIT/Bananachine/ALU/sprite.v(15).
#    Time: 0 ns  Iteration: 0  Instance: /vga_tb/dut/bit_gen/sprite_f2 File: C:/Data/GIT/Bananachine/ALU/sprite.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(111): [PCDPC] - Port size (16) does not match connection size (32) for port 'spry'. The port definition is at: C:/Data/GIT/Bananachine/ALU/sprite.v(15).
#    Time: 0 ns  Iteration: 0  Instance: /vga_tb/dut/bit_gen/sprite_f2 File: C:/Data/GIT/Bananachine/ALU/sprite.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(129): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /vga_tb/dut/bit_gen/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/vga_tb/dut/bit_gen/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Luci  Hostname: PLOPTOP  ProcessID: 8216
#           Attempting to use alternate WLF file "./wlft1bavfb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1bavfb
add wave -position insertpoint sim:/vga_tb/*
run
# Creating rom_async from init file 'real_banana.mem'.
# Creating rom_async from init file 'letter_f.mem'.
# Loading color pallete
# done loading
run -all
# End time: 17:20:09 on Nov 30,2023, Elapsed time: 0:06:20
# Errors: 0, Warnings: 6
