

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_end'
================================================================
* Date:           Fri Oct  3 11:19:35 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_end   |       64|       64|         3|          1|          1|    63|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_p_1 = alloca i32 1"   --->   Operation 6 'alloca' 'min_p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%min_s = alloca i32 1"   --->   Operation 7 'alloca' 'min_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_s_1 = alloca i32 1"   --->   Operation 8 'alloca' 'min_s_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%min_p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %min_p"   --->   Operation 11 'read' 'min_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 1, i7 %min_s_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 0, i8 %min_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %min_p_read, i64 %min_p_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body82"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s = load i7 %min_s_1" [viterbi.c:42]   --->   Operation 16 'load' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i7 %s, i7 64" [viterbi.c:40]   --->   Operation 17 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body82.split, void %for.end91.exitStub" [viterbi.c:40]   --->   Operation 19 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_998_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %s" [viterbi.c:41]   --->   Operation 20 'bitconcatenate' 'tmp_998_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %tmp_998_cast" [viterbi.c:41]   --->   Operation 21 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %zext_ln41" [viterbi.c:41]   --->   Operation 22 'getelementptr' 'llike_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.26ns)   --->   "%llike_1_load_1 = load i12 %llike_1_addr" [viterbi.c:41]   --->   Operation 23 'load' 'llike_1_load_1' <Predicate = (!icmp_ln40)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i7 %s" [viterbi.c:42]   --->   Operation 24 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.27ns)   --->   "%add_ln40 = add i7 %s, i7 1" [viterbi.c:40]   --->   Operation 25 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %min_s_1" [viterbi.c:40]   --->   Operation 26 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%min_p_1_load = load i64 %min_p_1" [viterbi.c:42]   --->   Operation 27 'load' 'min_p_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.26ns)   --->   "%llike_1_load_1 = load i12 %llike_1_addr" [viterbi.c:41]   --->   Operation 28 'load' 'llike_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %llike_1_load_1, i32 64, i32 127" [viterbi.c:41]   --->   Operation 29 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p = bitcast i64 %tmp_92" [viterbi.c:41]   --->   Operation 30 'bitcast' 'p' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %llike_1_load_1, i32 116, i32 126" [viterbi.c:42]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i52 @_ssdm_op_PartSelect.i52.i128.i32.i32, i128 %llike_1_load_1, i32 64, i32 115" [viterbi.c:42]   --->   Operation 32 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.98ns)   --->   "%icmp_ln42 = icmp_ne  i11 %tmp_s, i11 2047" [viterbi.c:42]   --->   Operation 33 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.43ns)   --->   "%icmp_ln42_1 = icmp_eq  i52 %tmp_295, i52 0" [viterbi.c:42]   --->   Operation 34 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (3.02ns)   --->   "%tmp_297 = fcmp_olt  i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 35 'dcmp' 'tmp_297' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%min_s_load = load i8 %min_s"   --->   Operation 55 'load' 'min_s_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %min_s_out, i8 %min_s_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.97>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%min_s_load_1 = load i8 %min_s" [viterbi.c:42]   --->   Operation 36 'load' 'min_s_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:2]   --->   Operation 37 'specpipeline' 'specpipeline_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_129" [viterbi.c:8]   --->   Operation 38 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 39 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42, i32 52, i32 62" [viterbi.c:42]   --->   Operation 40 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %bitcast_ln42" [viterbi.c:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [viterbi.c:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.98ns)   --->   "%icmp_ln42_2 = icmp_ne  i11 %tmp_296, i11 2047" [viterbi.c:42]   --->   Operation 43 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.43ns)   --->   "%icmp_ln42_3 = icmp_eq  i52 %trunc_ln42, i52 0" [viterbi.c:42]   --->   Operation 44 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3, i1 %icmp_ln42_2" [viterbi.c:42]   --->   Operation 45 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (3.02ns)   --->   "%tmp_297 = fcmp_olt  i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 46 'dcmp' 'tmp_297' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%and_ln42 = and i1 %tmp_297, i1 %or_ln42" [viterbi.c:42]   --->   Operation 47 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %and_ln42, i1 %or_ln42_1" [viterbi.c:42]   --->   Operation 48 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.62ns)   --->   "%min_p_128 = select i1 %and_ln42_1, i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 49 'select' 'min_p_128' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %trunc_ln42_1" [viterbi.c:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.37ns)   --->   "%min_s_4 = select i1 %and_ln42_1, i8 %zext_ln42, i8 %min_s_load_1" [viterbi.c:42]   --->   Operation 51 'select' 'min_s_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.84ns)   --->   "%store_ln40 = store i8 %min_s_4, i8 %min_s" [viterbi.c:40]   --->   Operation 52 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_3 : Operation 53 [1/1] (0.84ns)   --->   "%store_ln40 = store i64 %min_p_128, i64 %min_p_1" [viterbi.c:40]   --->   Operation 53 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body82" [viterbi.c:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ llike_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ min_s_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_p_1                    (alloca                ) [ 0111]
min_s                      (alloca                ) [ 0111]
min_s_1                    (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
min_p_read                 (read                  ) [ 0000]
store_ln0                  (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
s                          (load                  ) [ 0000]
icmp_ln40                  (icmp                  ) [ 0110]
empty                      (speclooptripcount     ) [ 0000]
br_ln40                    (br                    ) [ 0000]
tmp_998_cast               (bitconcatenate        ) [ 0000]
zext_ln41                  (zext                  ) [ 0000]
llike_1_addr               (getelementptr         ) [ 0110]
trunc_ln42_1               (trunc                 ) [ 0111]
add_ln40                   (add                   ) [ 0000]
store_ln40                 (store                 ) [ 0000]
min_p_1_load               (load                  ) [ 0101]
llike_1_load_1             (load                  ) [ 0000]
tmp_92                     (partselect            ) [ 0000]
p                          (bitcast               ) [ 0101]
tmp_s                      (partselect            ) [ 0000]
tmp_295                    (partselect            ) [ 0000]
icmp_ln42                  (icmp                  ) [ 0101]
icmp_ln42_1                (icmp                  ) [ 0101]
min_s_load_1               (load                  ) [ 0000]
specpipeline_ln2           (specpipeline          ) [ 0000]
specloopname_ln8           (specloopname          ) [ 0000]
bitcast_ln42               (bitcast               ) [ 0000]
tmp_296                    (partselect            ) [ 0000]
trunc_ln42                 (trunc                 ) [ 0000]
or_ln42                    (or                    ) [ 0000]
icmp_ln42_2                (icmp                  ) [ 0000]
icmp_ln42_3                (icmp                  ) [ 0000]
or_ln42_1                  (or                    ) [ 0000]
tmp_297                    (dcmp                  ) [ 0000]
and_ln42                   (and                   ) [ 0000]
and_ln42_1                 (and                   ) [ 0000]
min_p_128                  (select                ) [ 0000]
zext_ln42                  (zext                  ) [ 0000]
min_s_4                    (select                ) [ 0000]
store_ln40                 (store                 ) [ 0000]
store_ln40                 (store                 ) [ 0000]
br_ln40                    (br                    ) [ 0000]
min_s_load                 (load                  ) [ 0000]
write_ln0                  (write                 ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="llike_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llike_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_s_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_s_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_117"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_129"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="min_p_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_p_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="min_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_s/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="min_s_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_s_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="min_p_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_p_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="llike_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="128" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llike_1_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llike_1_load_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_297/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="s_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln40_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_998_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_998_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln41_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln42_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln40_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln40_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="min_p_1_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_p_1_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_92_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="128" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="8" slack="0"/>
<pin id="194" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_295_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="52" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_295/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln42_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln42_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="52" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="min_s_load_1_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2"/>
<pin id="223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_s_load_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bitcast_ln42_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_296_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_296/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln42_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln42_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="1" slack="1"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln42_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln42_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="52" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_3/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln42_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln42_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln42_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="min_p_128_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="0" index="2" bw="64" slack="1"/>
<pin id="279" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_p_128/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln42_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="2"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="min_s_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_s_4/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln40_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="2"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln40_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="2"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="min_s_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_s_load/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="min_p_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="min_p_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="min_s_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="min_s "/>
</bind>
</comp>

<comp id="321" class="1005" name="min_s_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="min_s_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln40_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="332" class="1005" name="llike_1_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="1"/>
<pin id="334" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="llike_1_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="trunc_ln42_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="2"/>
<pin id="339" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln42_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="min_p_1_load_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="min_p_1_load "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln42_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln42_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="74" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="88" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="158"><net_src comp="133" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="133" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="108" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="108" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="108" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="189" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="199" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="224" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="227" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="237" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="245" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="114" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="241" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="257" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="289"><net_src comp="269" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="221" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="275" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="309"><net_src comp="76" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="316"><net_src comp="80" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="324"><net_src comp="84" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="331"><net_src comp="136" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="101" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="340"><net_src comp="155" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="345"><net_src comp="170" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="352"><net_src comp="184" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="358"><net_src comp="209" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="363"><net_src comp="215" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_s_out | {2 }
 - Input state : 
	Port: viterbi_Pipeline_L_end : min_p | {1 }
	Port: viterbi_Pipeline_L_end : llike_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		s : 1
		icmp_ln40 : 2
		br_ln40 : 3
		tmp_998_cast : 2
		zext_ln41 : 3
		llike_1_addr : 4
		llike_1_load_1 : 5
		trunc_ln42_1 : 2
		add_ln40 : 2
		store_ln40 : 3
	State 2
		tmp_92 : 1
		p : 2
		tmp_s : 1
		tmp_295 : 1
		icmp_ln42 : 2
		icmp_ln42_1 : 2
		tmp_297 : 3
		write_ln0 : 1
	State 3
		tmp_296 : 1
		trunc_ln42 : 1
		icmp_ln42_2 : 2
		icmp_ln42_3 : 2
		or_ln42_1 : 3
		and_ln42 : 1
		and_ln42_1 : 3
		min_p_128 : 3
		min_s_4 : 3
		store_ln40 : 4
		store_ln40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln40_fu_136   |    0    |    10   |
|          |    icmp_ln42_fu_209   |    0    |    11   |
|   icmp   |   icmp_ln42_1_fu_215  |    0    |    24   |
|          |   icmp_ln42_2_fu_245  |    0    |    11   |
|          |   icmp_ln42_3_fu_251  |    0    |    24   |
|----------|-----------------------|---------|---------|
|  select  |    min_p_128_fu_275   |    0    |    64   |
|          |     min_s_4_fu_284    |    0    |    8    |
|----------|-----------------------|---------|---------|
|    add   |    add_ln40_fu_159    |    0    |    14   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln42_fu_241    |    0    |    2    |
|          |    or_ln42_1_fu_257   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln42_fu_263    |    0    |    2    |
|          |   and_ln42_1_fu_269   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | min_p_read_read_fu_88 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_94 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   dcmp   |       grp_fu_114      |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|  tmp_998_cast_fu_142  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln41_fu_150   |    0    |    0    |
|          |    zext_ln42_fu_281   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |  trunc_ln42_1_fu_155  |    0    |    0    |
|          |   trunc_ln42_fu_237   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     tmp_92_fu_174     |    0    |    0    |
|partselect|      tmp_s_fu_189     |    0    |    0    |
|          |     tmp_295_fu_199    |    0    |    0    |
|          |     tmp_296_fu_227    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   174   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  icmp_ln40_reg_328 |    1   |
| icmp_ln42_1_reg_360|    1   |
|  icmp_ln42_reg_355 |    1   |
|llike_1_addr_reg_332|   12   |
|min_p_1_load_reg_342|   64   |
|   min_p_1_reg_306  |   64   |
|   min_s_1_reg_321  |    7   |
|    min_s_reg_313   |    8   |
|      p_reg_349     |   64   |
|trunc_ln42_1_reg_337|    6   |
+--------------------+--------+
|        Total       |   228  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_114    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_114    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  2.532  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   228  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   228  |   201  |
+-----------+--------+--------+--------+
