Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 24 17:48:49 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_I2C_Slave_timing_summary_routed.rpt -pb top_I2C_Slave_timing_summary_routed.pb -rpx top_I2C_Slave_timing_summary_routed.rpx -warn_on_violation
| Design       : top_I2C_Slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/edge_detect_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.089        0.000                      0                  128        0.185        0.000                      0                  128        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.089        0.000                      0                  128        0.185        0.000                      0                  128        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.222ns (27.622%)  route 3.202ns (72.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.661     9.569    u_I2C_Slave/slv_reg1_next
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y89         FDRE (Setup_fdre_C_CE)      -0.412    14.658    u_I2C_Slave/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.222ns (27.622%)  route 3.202ns (72.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.661     9.569    u_I2C_Slave/slv_reg1_next
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y89         FDRE (Setup_fdre_C_CE)      -0.412    14.658    u_I2C_Slave/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.222ns (27.622%)  route 3.202ns (72.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.661     9.569    u_I2C_Slave/slv_reg1_next
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y89         FDRE (Setup_fdre_C_CE)      -0.412    14.658    u_I2C_Slave/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.222ns (27.622%)  route 3.202ns (72.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.661     9.569    u_I2C_Slave/slv_reg1_next
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y89         FDRE (Setup_fdre_C_CE)      -0.412    14.658    u_I2C_Slave/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.222ns (27.790%)  route 3.175ns (72.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.542    u_I2C_Slave/slv_reg1_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.376    14.695    u_I2C_Slave/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.222ns (27.790%)  route 3.175ns (72.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.542    u_I2C_Slave/slv_reg1_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[4]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.376    14.695    u_I2C_Slave/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.222ns (27.790%)  route 3.175ns (72.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.044     8.755    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.153     8.908 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.635     9.542    u_I2C_Slave/slv_reg1_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[7]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.376    14.695    u_I2C_Slave/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.225ns (28.429%)  route 3.084ns (71.571%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.063     8.774    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.156     8.930 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.524     9.454    u_I2C_Slave/slv_reg3_next
    SLICE_X61Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X61Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y90         FDRE (Setup_fdre_C_CE)      -0.436    14.634    u_I2C_Slave/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.225ns (28.451%)  route 3.081ns (71.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.063     8.774    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.156     8.930 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.521     9.450    u_I2C_Slave/slv_reg3_next
    SLICE_X60Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X60Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.400    14.670    u_I2C_Slave/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.225ns (28.451%)  route 3.081ns (71.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_I2C_Slave/bit_count_reg[2]/Q
                         net (fo=2, routed)           0.683     6.247    u_I2C_Slave/bit_count[2]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.324     6.571 f  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.814     7.385    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.711 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=8, routed)           1.063     8.774    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.156     8.930 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.521     9.450    u_I2C_Slave/slv_reg3_next
    SLICE_X60Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.847    u_I2C_Slave/CLK
    SLICE_X60Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[4]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.400    14.670    u_I2C_Slave/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  5.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.880%)  route 0.126ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_I2C_Slave/temp_data_reg[2]/Q
                         net (fo=6, routed)           0.126     1.740    u_I2C_Slave/temp_data[2]
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.987    u_I2C_Slave/CLK
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[2]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.066     1.555    u_I2C_Slave/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.522%)  route 0.144ns (50.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=8, routed)           0.144     1.758    u_I2C_Slave/temp_data[0]
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.987    u_I2C_Slave/CLK
    SLICE_X59Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.070     1.559    u_I2C_Slave/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_I2C_Slave/temp_data_reg[1]/Q
                         net (fo=7, routed)           0.147     1.762    u_I2C_Slave/temp_data[1]
    SLICE_X60Y89         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.987    u_I2C_Slave/CLK
    SLICE_X60Y89         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[1]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.052     1.541    u_I2C_Slave/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.477%)  route 0.176ns (55.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_I2C_Slave/temp_data_reg[3]/Q
                         net (fo=6, routed)           0.176     1.790    u_I2C_Slave/temp_data[3]
    SLICE_X60Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.988    u_I2C_Slave/CLK
    SLICE_X60Y90         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.059     1.549    u_I2C_Slave/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.169     1.785    u_I2C_Slave/bit_count[0]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.043     1.828 r  u_I2C_Slave/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_I2C_Slave/bit_count[2]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.107     1.582    u_I2C_Slave/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_I2C_Slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/IO_Sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.021%)  route 0.172ns (47.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.474    u_I2C_Slave/CLK
    SLICE_X65Y88         FDRE                                         r  u_I2C_Slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_I2C_Slave/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.172     1.787    u_I2C_Slave/state[0]
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  u_I2C_Slave/IO_Sel_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_I2C_Slave/IO_Sel_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     1.987    u_I2C_Slave/CLK
    SLICE_X65Y87         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.091     1.579    u_I2C_Slave/IO_Sel_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.050%)  route 0.150ns (53.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  u_I2C_Slave/temp_data_reg[4]/Q
                         net (fo=6, routed)           0.150     1.751    u_I2C_Slave/temp_data[4]
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.987    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.023     1.496    u_I2C_Slave/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.356%)  route 0.200ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    u_I2C_Slave/CLK
    SLICE_X61Y88         FDRE                                         r  u_I2C_Slave/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_I2C_Slave/temp_data_reg[2]/Q
                         net (fo=6, routed)           0.200     1.814    u_I2C_Slave/temp_data[2]
    SLICE_X60Y89         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.987    u_I2C_Slave/CLK
    SLICE_X60Y89         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[2]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.063     1.552    u_I2C_Slave/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.167     1.783    u_I2C_Slave/bit_count[0]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  u_I2C_Slave/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_I2C_Slave/bit_count[0]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091     1.566    u_I2C_Slave/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.169     1.785    u_I2C_Slave/bit_count[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  u_I2C_Slave/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_I2C_Slave/bit_count[1]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/bit_count_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.092     1.567    u_I2C_Slave/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   u_I2C_Slave/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   u_I2C_Slave/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   u_I2C_Slave/data_stage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   u_I2C_Slave/data_stage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y88   u_I2C_Slave/slv_reg1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   u_I2C_Slave/slv_reg1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y91   u_I2C_Slave/slv_reg1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y91   u_I2C_Slave/slv_reg1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   u_I2C_Slave/slv_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   u_I2C_Slave/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   u_I2C_Slave/data_stage_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   u_I2C_Slave/data_stage_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   u_I2C_Slave/slv_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   u_I2C_Slave/slv_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   u_I2C_Slave/slv_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   u_I2C_Slave/slv_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   u_I2C_Slave/slv_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   u_I2C_Slave/slv_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   u_I2C_Slave/slv_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   u_I2C_Slave/slv_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   u_I2C_Slave/slv_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   u_I2C_Slave/slv_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   u_I2C_Slave/slv_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   u_fndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   u_fndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C



