$date
	Mon Sep 29 15:15:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Mux16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 ' i $end
$var wire 1 $ sel $end
$var wire 16 ( out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
0'
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#20
1$
#40
0$
b1111111111111111 #
b1111111111111111 &
#60
b1111111111111111 !
b1111111111111111 (
1$
#80
b1111111111111111 !
b1111111111111111 (
0$
b1111111111111111 "
b1111111111111111 %
#100
1$
#120
b1010101010101010 !
b1010101010101010 (
0$
b101010101010101 #
b101010101010101 &
b1010101010101010 "
b1010101010101010 %
#140
b101010101010101 !
b101010101010101 (
1$
#160
b11110011000011 !
b11110011000011 (
0$
b111111110000 #
b111111110000 &
b11110011000011 "
b11110011000011 %
#180
b111111110000 !
b111111110000 (
1$
#200
b1001000110100 !
b1001000110100 (
0$
b1001100001110110 #
b1001100001110110 &
b1001000110100 "
b1001000110100 %
#220
b1001100001110110 !
b1001100001110110 (
1$
#240
