<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>verilog150个经典例子仿真及电路图 - 老帅的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:url" content="https://laoshuaiblog.github.io/posts/7c96ee0283a458c2d16ef047ed99abf8/">
  <meta property="og:site_name" content="老帅的博客">
  <meta property="og:title" content="verilog150个经典例子仿真及电路图">
  <meta property="og:description" content="1.4位全加器
代码：
module module_full_add( input [3:0] iv_a,iv_b, input is_cin, output [3:0] owv_sum, output ows_cout ); assign {ows_cout,owv_sum} = iv_a&#43;iv_b&#43;is_cin; endmodule RTL：
Simulation:
2.4位计数器
module module_full_add( input reset, input clk, output [3:0] orv_out ); reg [3:0] orv_out1; always@(posedge clk) begin if(reset) orv_out1 &amp;lt;= 4&#39;b0; else orv_out1 &amp;lt;= orv_out1&#43;1&#39;b1; end assign orv_out=orv_out1; endmodule RTL:
仿真：
3.与或非
代码：
module module_full_add(A,B,C,D,F); //模块名为 AOI(端口列表 A，B，C，D，F) input A,B,C,D; //模块的输入端口为 A，B，C，D output F; //模块的输出端口为 F wire A,B,C,D,F; //定义信号的数据类型 assign F= ~((A&amp;amp;B)|(C&amp;amp;D)); //逻辑功能描述 endmodule RTL：">
  <meta property="og:locale" content="zh-CN">
  <meta property="og:type" content="article">
  <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2021-12-26T21:19:43+08:00">
    <meta property="article:modified_time" content="2021-12-26T21:19:43+08:00">

	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
  


</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="老帅的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">老帅的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">verilog150个经典例子仿真及电路图</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>1.4位全加器</p> 
<p>        代码：</p> 
<pre><code>module module_full_add(
    input [3:0] iv_a,iv_b,
    input is_cin,
    
    output [3:0] owv_sum,
    output ows_cout
    );
    
   assign {ows_cout,owv_sum} = iv_a+iv_b+is_cin;
endmodule</code></pre> 
<p>        RTL：</p> 
<p><img alt="" height="414" src="https://images2.imgbox.com/8b/c7/V81GrGyL_o.png" width="1200"></p> 
<p>        Simulation:</p> 
<p><img alt="" height="224" src="https://images2.imgbox.com/9d/52/150pIy6i_o.png" width="463"></p> 
<p> 2.4位计数器</p> 
<p></p> 
<pre><code>module module_full_add(
    input reset,
    input clk,
    
    output  [3:0] orv_out
    );

reg [3:0] orv_out1;
always@(posedge clk)
    begin
        if(reset)
           orv_out1 &lt;= 4'b0;
        else
            orv_out1 &lt;= orv_out1+1'b1;
    end
    assign orv_out=orv_out1;
endmodule</code></pre> 
<p> RTL:</p> 
<p>        <img alt="" height="149" src="https://images2.imgbox.com/41/5c/FoeZL0Jo_o.png" width="463"></p> 
<p></p> 
<p>仿真：</p> 
<p><img alt="" height="215" src="https://images2.imgbox.com/b8/ce/uT4veJPu_o.png" width="491"></p> 
<p></p> 
<p>3.与或非</p> 
<p>代码：</p> 
<pre><code>module module_full_add(A,B,C,D,F); //模块名为 AOI(端口列表 A，B，C，D，F)
input A,B,C,D; //模块的输入端口为 A，B，C，D
output F;  //模块的输出端口为 F
wire A,B,C,D,F; //定义信号的数据类型
assign F= ~((A&amp;B)|(C&amp;D));  //逻辑功能描述
endmodule</code></pre> 
<p>RTL：</p> 
<p><img alt="" height="153" src="https://images2.imgbox.com/83/96/QsQ2AC4t_o.png" width="418"></p> 
<p> 4.case四选一</p> 
<p>代码：</p> 
<pre><code>module mux4_1(out,in0,in1,in2,in3,sel);
output out;
input in0,in1,in2,in3;
input[1:0] sel;
reg out;
always @(in0 or in1 or in2 or in3 or sel) //敏感信号列表
case(sel)
2'b00: out=in0;
2'b01: out=in1;
2'b10: out=in2;
2'b11: out=in3;
default: out=2'bx;
endcase
endmodule</code></pre> 
<p>RTL：</p> 
<p><img alt="" height="350" src="https://images2.imgbox.com/50/48/TsM4pgjT_o.png" width="658"></p> 
<p> 5.同步置数，同步清零。</p> 
<p>coding：</p> 
<pre><code>module module_full_add(
input clk,
input reset,
input is_load,
input [7:0] iv_data,

output reg [7:0] orv_out
);

always@(posedge clk)
if(reset)
    orv_out &lt;= 8'b0;
else if(is_load)
    orv_out &lt;= iv_data;
else 
    orv_out &lt;= orv_out +1'b1;
endmodule
</code></pre> 
<p>        </p> 
<p>RTL:</p> 
<p><img alt="" height="550" src="https://images2.imgbox.com/f0/38/eMhPYR4X_o.png" width="1200"></p> 
<p> 6.用fork-join并行块产生波形</p> 
<p>coding</p> 
<pre><code>`timescale 10ns/1ns
module wave2;
reg wave;
parameter cycle=5;
initial
fork
wave=0;
#(cycle) wave=1;
#(2*cycle) wave=0;
#(3*cycle) wave=1;
#(4*cycle) wave=0;
#(5*cycle) wave=1;
#(6*cycle) $finish;
join
initial $monitor($time,,,"wave=%b",wave);
endmodule</code></pre> 
<p>simulation：</p> 
<p><img alt="" height="216" src="https://images2.imgbox.com/e6/c3/MzaCDTq9_o.png" width="1200"></p> 
<p> 7.持续赋值方式定义的 2 选 1 多路选择器</p> 
<p>coding：</p> 
<p>module MUX21_1(out,a,b,sel);<br> input a,b,sel;<br> output out;<br> assign out=(sel==0)?a:b;<br> //持续赋值，如果 sel 为 0，则 out=a ；否则 out=b<br> endmodule</p> 
<p>RTL：</p> 
<p><img alt="" height="338" src="https://images2.imgbox.com/22/cf/U0Prdfgn_o.png" width="631"></p> 
<p> 7.阻塞赋值方式定义的 2 选 1 多路选择器 </p> 
<p>coding：</p> 
<p>        </p> 
<pre><code>module MUX21_2(out,a,b,sel);
input a,b,sel;
output out;
reg out;
always@(a or b or sel)
begin
if(sel==0) out=a; //阻塞赋值
else out=b;
end
endmodule</code></pre> 
<p>RTL： </p> 
<p><img alt="" height="267" src="https://images2.imgbox.com/da/3d/At5O30Nc_o.png" width="595"></p> 
<p>  8.模为 60 的 BCD 码加法计数器</p> 
<p>coding:</p> 
<pre><code>module count60(qout,cout,data,load,cin,reset,clk);
output reg[7:0] qout;
output  cout;
input[7:0] data;
input load,cin,clk,reset;

always@(posedge clk or posedge reset)
if(!reset)
begin
  //  cout &lt;=1'b0;
    qout &lt;= 8'b0;
end
else if(load)
    qout &lt;= data;
else if(cin)
    begin
        if(qout[3:0] == 9)
            begin
                qout[3:0] &lt;= 0;
                if(qout[7:4] == 5)
                    qout[7:4] &lt;= 0;
                else
                    qout[7:4] = qout[7:4] +1'b1;
            end
        else
            qout[3:0] &lt;=  qout[3:0] +1'b1;
    end
else
    qout &lt;=qout;
    
assign cout = ((qout == 8'h59)&amp;cin) ? 1'b1: 1'b0;

endmodule
                    
                    
        
</code></pre> 
<p></p> 
<p>RTL:</p> 
<p>        <img alt="" height="222" src="https://images2.imgbox.com/2b/e5/i4oCHpDy_o.png" width="575"></p> 
<p> simulation：</p> 
<p>        </p> 
<p>9.四输入译码器</p> 
<p>        coding：</p> 
<p>        </p> 
<pre><code>module decode4_7(
    input   [3:0]           decin,
    output reg [6:0]           decout
    );
always@(decin)
begin
    case(decin)
        7'b0000:
            decout &lt;= 7'b111_1110;
        7'b0001:
            decout &lt;= 7'b011_1110;
        7'b0010:
            decout &lt;= 7'b101_1110;
        7'b0011:
            decout &lt;= 7'b111_1110;
        7'b0100:
            decout &lt;= 7'b111_1010;
        7'b0101:
            decout &lt;= 7'b111_1100;
        7'b0110:
            decout &lt;= 7'b011_1110;
        7'b0011:
            decout &lt;= 7'b100_1110;
    default:
        decout &lt;= decout;
    endcase
end
            
   
endmodule</code></pre> 
<p>RTL：</p> 
<p>        <img alt="" height="604" src="https://images2.imgbox.com/c1/04/oRthFtAj_o.png" width="1188"></p> 
<p></p> 
<p>10.四输入编码器</p> 
<p>        coding:</p> 
<pre><code>module decode4_1(
    input               a,b,c,d,
    input   [2:0]       sel,           
    output  reg              dout
    );
    
always@(sel)
begin
    case(sel)
        3'b000:
            dout &lt;= a;
        3'b001:
            dout &lt;= b;       
        3'b010:
            dout &lt;= c;
        3'b011:
            dout &lt;= d;
    default:
        dout &lt;= dout;
    endcase
end

endmodule</code></pre> 
<p>RTL:</p> 
<p>        <img alt="" height="915" src="https://images2.imgbox.com/c8/4f/KO8bDfBt_o.png" width="1200"></p> 
<p> 11.7位表决器</p> 
<p>        coding:</p> 
<p>        </p> 
<pre><code>module decode4_1(
    input   [6:0]            data_in,
  //  input   [2:0]       sel,           
    output  reg              dout
    );
reg [3:0]   sum;
initial sum =0;
always@(data_in)
if(data_in[0] == 1)
    sum = sum+1;
always@(data_in)
if(data_in[1] == 1)
    sum = sum+1;
always@(data_in)
if(data_in[2] == 1)
    sum = sum+1;
always@(data_in)
if(data_in[3] == 1)
    sum = sum+1;
    always@(data_in)
if(data_in[4] == 1)
    sum = sum+1;
    always@(data_in)
if(data_in[5] == 1)
    sum = sum+1;
    always@(data_in)
if(data_in[6] == 1)
    sum = sum+1; 

always@(data_in)  
    if(sum &gt;3)
          dout &lt;= 1'b1;
      else
      dout &lt;= 1'b0;
            


endmodule</code></pre> 
<p>RTL:</p> 
<p>        <img alt="" height="800" src="https://images2.imgbox.com/0a/16/2mT5RQ0S_o.png" width="1016"></p> 
<p> 12.8位乘法器</p> 
<p>        </p> 
<p></p> 
<p>13.任务举例</p> 
<pre><code>module alutask(code,a,b,c);
input[1:0] code;
input[3:0] a,b;
output[4:0] c;
reg[4:0] c;
task my_and; //任务定义，注意无端口列表
input[3:0] a,b; //a,b,out 名称的作用域范围为 task 任务内部
output[4:0] out;
integer i;
begin
for(i=3;i&gt;=0;i=i-1)
out[i]=a[i]&amp;b[i]; //按位与
end
endtask
always@(code or a or b)
begin
case(code)
2'b00: my_and(a,b,c);
/* 调用任务 my_and，需注意端口列表的顺序应与任务定义中的一致，这里的 a,b,c
分别对应任务定义中的 a,b,out */
2'b01: c=a|b; //或
2'b10: c=a-b; //相减
2'b11: c=a+b; //相加
endcase
end
endmodule</code></pre> 
<p>RTL:</p> 
<p>        <img alt="" height="833" src="https://images2.imgbox.com/78/de/4CMP0kG4_o.png" width="1200"></p> 
<p> </p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/3c87e675a775e26d86a07dd4756e4565/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">vue的组件components基础和安装vue脚手架</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/5547dc70f65a4f505c33341a42ada851/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">编译原理基本定义（文法、算符文法、算符优先文法、算符优先关系表、算符优先分析过程）</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 老帅的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://www.w3counter.com/tracker.js?id=151347"></script>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>