/***********************************************************************************
 *                                                                                 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

/***********************************************************************************
 ***********************************************************************************
 *  File Name     :  blackhawk7_v1l8p1_config.c                                           *
 *  Created On    :  03 Nov 2015                                                   *
 *  Created By    :  Brent Roberts                                                 *
 *  Description   :  API config functions Serdes IPs                               *
 *  Revision      :   *
 */

/** @file blackhawk7_v1l8p1_config.c
 * Implementation of API config functions
 */
#include <phymod/phymod_system.h>

#include "blackhawk7_v1l8p1_config.h"
#include "blackhawk7_v1l8p1_access.h"
#include "blackhawk7_v1l8p1_common.h"
#include "blackhawk7_v1l8p1_functions.h"
#include "blackhawk7_v1l8p1_internal.h"
#include "blackhawk7_v1l8p1_internal_error.h"
#include "blackhawk7_v1l8p1_select_defns.h"
#include "blackhawk7_v1l8p1_enum.h"
#include "blackhawk7_v1l8p1_dependencies.h"
#include "blackhawk7_v1l8p1_version.h"
#include "blackhawk7_v1l8p1_diag.h"


/* If SERDES_EVAL is defined, then is_ate_log_enabled() is queried to *\
\* know whether to log ATE.  blackhawk7_v1l8p1_access.h provides that function.  */



/* User specific implementation for creating syncronization object, used for critical section access in initialization routine below */
#ifndef NO_VARIADIC_MACROS
USR_CREATE_LOCK
#endif

#ifndef SMALL_FOOTPRINT
/*******************************/
/*  Stop/Resume RX Adaptation  */
/*******************************/

err_code_t blackhawk7_v1l8p1_stop_rx_adaptation(srds_access_t *sa__, uint8_t enable) {

  if (enable) {
      err_code_t err_code;
      err_code = blackhawk7_v1l8p1_pmd_uc_control(sa__, CMD_UC_CTRL_STOP_GRACEFULLY,GRACEFUL_STOP_TIME);
      if(err_code) {
          uint8_t temp=0;
          USR_PRINTF(("Warning Graceful stop request returned error %d; Requesting a forceful stop\n",err_code));
          temp = blackhawk7_v1l8p1_INTERNAL_stop_micro(sa__,0,&err_code);
          /* return value from blackhawk7_v1l8p1_INTERNAL_stop_micro - immediate stop is not required */
          /* void casting to avoid compiler warning. */
          UNUSED(temp);
      }
      return(err_code);
  }
  else {
    return(blackhawk7_v1l8p1_pmd_uc_control(sa__, CMD_UC_CTRL_RESUME,50));
  }
}

err_code_t blackhawk7_v1l8p1_request_stop_rx_adaptation(srds_access_t *sa__) {

  return(blackhawk7_v1l8p1_pmd_uc_control_return_immediate(sa__, CMD_UC_CTRL_STOP_GRACEFULLY));
}

/**********************/
/*  uCode CRC Verify  */
/**********************/

err_code_t blackhawk7_v1l8p1_ucode_crc_verify(srds_access_t *sa__, uint16_t ucode_len,uint16_t expected_crc_value) {
    INIT_SRDS_ERR_CODE
    uint16_t calc_crc;
    UNUSED(sa__);
    UNUSED(ucode_len);

    ESTM(calc_crc = rdc_micro_cr_crc_checksum());

    if(calc_crc != expected_crc_value) {
        EFUN_PRINTF(("Microcode CRC did not match expected=%04x : calculated=%04x\n",expected_crc_value, calc_crc));
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_UC_CRC_NOT_MATCH));
    }
    return(ERR_CODE_NONE);
}

#endif /* SMALL_FOOTPRINT */

/**************************************************************/
/*  APIs to Write Lane Config and User variables into uC RAM  */
/**************************************************************/

err_code_t blackhawk7_v1l8p1_set_uc_lane_cfg(srds_access_t *sa__, struct blackhawk7_v1l8p1_uc_lane_config_st struct_val) {
    INIT_SRDS_ERR_CODE
  uint8_t reset_state;
  ESTM(reset_state = rd_rx_lane_dp_reset_state());
  if(reset_state < 7) {
      EFUN_PRINTF(("ERROR: blackhawk7_v1l8p1_set_uc_lane_cfg(..) called without ln_dp_s_rstb=0\n"));
      return (blackhawk7_v1l8p1_error(sa__, ERR_CODE_LANE_DP_NOT_RESET));
  }
  EFUN(blackhawk7_v1l8p1_INTERNAL_update_uc_lane_config_word(&struct_val));
  return(reg_wr_RX_CKRST_CTRL_LANE_UC_CONFIG(struct_val.word));
}

/******************************************************************/
/*  APIs to Read Core/Lane Config and User variables from uC RAM  */
/******************************************************************/

err_code_t blackhawk7_v1l8p1_get_uc_core_config(srds_access_t *sa__, struct blackhawk7_v1l8p1_uc_core_config_st *get_val) {
    INIT_SRDS_ERR_CODE
    uint8_t pll_orig;
    ESTM(pll_orig = blackhawk7_v1l8p1_acc_get_pll_idx(sa__));
    EFUN(blackhawk7_v1l8p1_acc_set_pll_idx(sa__, 0));
    
    if(!get_val) {
        return blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT);
    }
        ESTM(get_val->word = reg_rdc_CORE_PLL_COM_PLL_UC_CORE_CONFIG());
    EFUN(blackhawk7_v1l8p1_acc_set_pll_idx(sa__, pll_orig));
    EFUN(blackhawk7_v1l8p1_INTERNAL_update_uc_core_config_st(get_val));
    return ERR_CODE_NONE;
}

err_code_t blackhawk7_v1l8p1_get_physical_tx_addr(srds_access_t *sa__, uint8_t lane, uint8_t *physical_tx_lane) {
    INIT_SRDS_ERR_CODE
    uint8_t logical_tx_lane = 0, phy_lane = 0;
    const uint8_t num_lanes = 8;
    for(phy_lane = 0; phy_lane < num_lanes; phy_lane++) {
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_logical_tx_lane_addr(sa__, phy_lane, &logical_tx_lane));
        if(logical_tx_lane == lane) {
            *physical_tx_lane = phy_lane;
            return (ERR_CODE_NONE);
        }
    }
    *physical_tx_lane = 255;
    return (ERR_CODE_BAD_PTR_OR_INVALID_INPUT);
}

err_code_t blackhawk7_v1l8p1_get_physical_rx_addr(srds_access_t *sa__, uint8_t lane, uint8_t *physical_rx_lane) {
    INIT_SRDS_ERR_CODE
    uint8_t logical_rx_lane = 0, phy_lane = 0;
    const uint8_t num_lanes = 8;
    for(phy_lane = 0; phy_lane < num_lanes; phy_lane++) {
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_logical_rx_lane_addr(sa__, phy_lane, &logical_rx_lane));
        if(logical_rx_lane == lane) {
            *physical_rx_lane = phy_lane;
            return (ERR_CODE_NONE);
        }
    }
    *physical_rx_lane = 255;
    return (ERR_CODE_BAD_PTR_OR_INVALID_INPUT);
}

#ifndef SMALL_FOOTPRINT
err_code_t blackhawk7_v1l8p1_get_uc_lane_cfg(srds_access_t *sa__, struct blackhawk7_v1l8p1_uc_lane_config_st *get_val) {
    INIT_SRDS_ERR_CODE

  if(!get_val) {
     return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
  }
  ESTM(get_val->word = reg_rd_RX_CKRST_CTRL_LANE_UC_CONFIG());
  EFUN(blackhawk7_v1l8p1_INTERNAL_update_uc_lane_config_st(get_val));
  return (ERR_CODE_NONE);
}
#endif /* SMALL_FOOTPRINT */

/*---------------------------------*/
/*  APIs to Reset Lane to Default  */
/*---------------------------------*/

err_code_t blackhawk7_v1l8p1_reset_tx_lane_to_default(srds_access_t *sa__) {
    INIT_SRDS_ERR_CODE
    EFUN(wr_tx_ln_s_rstb(0x0));
    EFUN(wr_tx_ln_s_rstb(0x1));
    return ERR_CODE_NONE;
}

err_code_t blackhawk7_v1l8p1_reset_rx_lane_to_default(srds_access_t *sa__) {
    INIT_SRDS_ERR_CODE
    EFUN(wr_rx_ln_s_rstb(0x0));
    EFUN(wr_rx_ln_s_rstb(0x1));
    return ERR_CODE_NONE;
}

err_code_t blackhawk7_v1l8p1_reset_lane_to_default(srds_access_t *sa__) {
    INIT_SRDS_ERR_CODE
    EFUN(wr_ln_s_rstb(0x0));
    EFUN(wr_ln_s_rstb(0x1));
    return (ERR_CODE_NONE);
}

/*--------------------------------------------*/
/*  APIs to Enable or Disable datapath reset  */
/*--------------------------------------------*/


err_code_t blackhawk7_v1l8p1_tx_dp_reset(srds_access_t *sa__, uint8_t enable) {
    INIT_SRDS_ERR_CODE
    if (enable) {
        EFUN(wr_tx_ln_dp_s_rstb(0x0));
    } else {
        EFUN(wr_tx_ln_dp_s_rstb(0x1));
    }
    return ERR_CODE_NONE;
}

err_code_t blackhawk7_v1l8p1_rx_dp_reset(srds_access_t *sa__, uint8_t enable) {
    INIT_SRDS_ERR_CODE
    if (enable) {
        EFUN(wr_rx_ln_dp_s_rstb(0x0));
    } else {
        EFUN(wr_rx_ln_dp_s_rstb(0x1));
    }
    return ERR_CODE_NONE;
}

err_code_t blackhawk7_v1l8p1_core_dp_reset(srds_access_t *sa__, uint8_t enable){
    INIT_SRDS_ERR_CODE
    if (enable) {
        EFUN(wrc_core_dp_s_rstb(0x0));
    } else {
        EFUN(wrc_core_dp_s_rstb(0x1));
    }
    return ERR_CODE_NONE;
}
err_code_t blackhawk7_v1l8p1_ln_dp_reset(srds_access_t *sa__, uint8_t enable){
    INIT_SRDS_ERR_CODE
    if (enable) {
        EFUN(wr_ln_dp_s_rstb(0x0));
    } else {
        EFUN(wr_ln_dp_s_rstb(0x1));
    }
    return ERR_CODE_NONE;
}
/********************************/
/*  Loading ucode through PRAM  */
/********************************/
#ifndef SMALL_FOOTPRINT
err_code_t blackhawk7_v1l8p1_ucode_pram_load(srds_access_t *sa__, char const * ucode_image, uint32_t ucode_len) {
    INIT_SRDS_ERR_CODE
    uint16_t ucode_len_remainder = (uint16_t)(((ucode_len + 3) & 0xFFFFFFFC) - ucode_len);

    if(!ucode_image) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    if (ucode_len > UCODE_MAX_SIZE) {                       /* uCode size should be less than UCODE_MAX_SIZE  */
        return (blackhawk7_v1l8p1_error(sa__, ERR_CODE_INVALID_UCODE_LEN));
    }

    EFUN(blackhawk7_v1l8p1_ucode_load_init(sa__, 1));

    /* Wait 8 pram clocks */
    EFUN(USR_DELAY_US(1));

    /* write ucode into pram */
    while (ucode_len > 0) {
        EFUN(blackhawk7_v1l8p1_acc_wr_pram(sa__, (uint8_t)*ucode_image));
        --ucode_len;
        ++ucode_image;
    }

    /* Pad to 32 bits */
    while (ucode_len_remainder > 0) {
        EFUN(blackhawk7_v1l8p1_acc_wr_pram(sa__, 0));
        --ucode_len_remainder;
    }

    /* Wait 8 pram clocks */
    EFUN(USR_DELAY_US(1));

    EFUN(blackhawk7_v1l8p1_ucode_load_close(sa__, 1));
    return(ERR_CODE_NONE);
}

/************************************/
/*  Accessing core_config_from_pcs  */
/************************************/

err_code_t blackhawk7_v1l8p1_set_core_config_from_pcs(srds_access_t *sa__, uint8_t core_cfg_from_pcs) {
    INIT_SRDS_ERR_CODE
    struct blackhawk7_v1l8p1_uc_core_config_st core_config = UC_CORE_CONFIG_INIT;
    EFUN(blackhawk7_v1l8p1_get_uc_core_config(sa__, &core_config));
    core_config.field.core_cfg_from_pcs = core_cfg_from_pcs;
    EFUN(blackhawk7_v1l8p1_INTERNAL_set_uc_core_config(sa__, core_config));
    return (ERR_CODE_NONE);
}

err_code_t blackhawk7_v1l8p1_set_osr_2p5_en(srds_access_t *sa__, uint8_t osr_2p5_en) {
    INIT_SRDS_ERR_CODE
    struct blackhawk7_v1l8p1_uc_core_config_st core_config = UC_CORE_CONFIG_INIT;
    EFUN(blackhawk7_v1l8p1_get_uc_core_config(sa__, &core_config));
    core_config.field.osr_2p5_en = osr_2p5_en;
    EFUN(blackhawk7_v1l8p1_INTERNAL_set_uc_core_config(sa__, core_config));
    return (ERR_CODE_NONE);
}

/******************/
/*  Lane Mapping  */
/******************/

err_code_t blackhawk7_v1l8p1_map_lanes(srds_access_t *sa__, const uint8_t num_lanes, uint8_t const *tx_lane_map, uint8_t const *rx_lane_map) {
    INIT_SRDS_ERR_CODE
    uint8_t rd_val = 0;
    /* Verify that the core data path is held in reset. */
    ESTM(rd_val = rdc_core_dp_s_rstb());
    if (rd_val != 0) {
        EFUN_PRINTF(("ERROR: core data path reset is not de-asserted\n"));
        return (ERR_CODE_UC_NOT_RESET);
    }

    /* Verify that all micros are held in reset. */

    {
        uint8_t micro_orig, num_micros, micro_idx;
        ESTM(micro_orig = blackhawk7_v1l8p1_acc_get_micro_idx(sa__));
        EFUN(blackhawk7_v1l8p1_get_micro_num_uc_cores(sa__, &num_micros));
        for (micro_idx = 0; micro_idx < num_micros; micro_idx++) {
            EFUN(blackhawk7_v1l8p1_acc_set_micro_idx(sa__, micro_idx));
            ESTM(rd_val |= rdc_micro_core_rstb());
        }
        EFUN(blackhawk7_v1l8p1_acc_set_micro_idx(sa__, micro_orig));
    }
    if (rd_val != 0) {
        return (ERR_CODE_UC_NOT_RESET);
    }

    /* Verify that the num_lanes parameter is correct. */
    ESTM(rd_val = rdc_revid_multiplicity());
    if (rd_val != num_lanes) {
        return (ERR_CODE_BAD_LANE_COUNT);
    }

    /* Verify that tx_lane_map and rx_lane_map are valid. */
    {
        uint8_t index1, index2;
#ifndef PHYMOD_SUPPORT
        uint8_t lp_message_printed = 0;
#endif
        for (index1=0; index1<num_lanes; ++index1) {

            /* Verify that a lane map is not to an invalid lane. */
            if ((tx_lane_map[index1] >= num_lanes)
                || (rx_lane_map[index1] >= num_lanes)){
                return (ERR_CODE_BAD_LANE);
            }
#ifndef PHYMOD_SUPPORT
            /* Warn if an RX lane mapping is not the same as TX. */
            if ((tx_lane_map[index1] != rx_lane_map[index1])
                && !lp_message_printed) {
                ESTM_PRINTF(("Warning:  In core %d, TX lane %d is mapped to %d, while RX lane %d is mapped to %d.\n          Digital and remote loopback will not operate as expected.\n          Further warnings are suppressed.\n", blackhawk7_v1l8p1_acc_get_core(sa__), index1, tx_lane_map[index1], index1, rx_lane_map[index1]));
                lp_message_printed = 1;
            }
#endif
            /* Verify that a lane map is not used twice. */
            for (index2=(uint8_t)(index1+1); index2<num_lanes; ++index2) {
                if ((tx_lane_map[index1] == tx_lane_map[index2])
                    || (rx_lane_map[index1] == rx_lane_map[index2])) {
                    return (ERR_CODE_BAD_LANE);
                }
            }
        }
    }

    /* Write the map bitfields.
     * Support up to 8 lanes.
     */
    EFUN(wrc_tx_lane_addr_0(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_0(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_1(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_1(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_2(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_2(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_3(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_3(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_4(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_4(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_5(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_5(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_6(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_6(*(rx_lane_map++)));
    EFUN(wrc_tx_lane_addr_7(*(tx_lane_map++))); EFUN(wrc_rx_lane_addr_7(*(rx_lane_map++)));
    return (ERR_CODE_NONE);
}

/************************/
/*  Serdes API Version  */
/************************/

err_code_t blackhawk7_v1l8p1_version(srds_access_t *sa__, uint32_t *api_version) {
    if(!api_version) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    *api_version = ((API_MAJOR_VERSION << 8) | API_MINOR_VERSION);
    return (ERR_CODE_NONE);
}
#endif /* SMALL_FOOTPRINT */

/*****************/
/*  PMD_RX_LOCK  */
/*****************/

err_code_t blackhawk7_v1l8p1_pmd_lock_status(srds_access_t *sa__, uint8_t *pmd_rx_lock) {
    INIT_SRDS_ERR_CODE
    if(!pmd_rx_lock) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    ESTM(*pmd_rx_lock = rd_pmd_rx_lock());
    return (ERR_CODE_NONE);
}

/**********************************/
/*  Serdes TX disable/RX Restart  */
/**********************************/

err_code_t blackhawk7_v1l8p1_tx_disable(srds_access_t *sa__, uint8_t enable) {
    INIT_SRDS_ERR_CODE

    if (enable) {
        EFUN(wr_sdk_tx_disable(0x1));
        EFUN(wr_ams_tx_test_data(0x2));
    }
    else {
        EFUN(wr_ams_tx_test_data(0x0));
        EFUN(wr_sdk_tx_disable(0x0));
    }
    return(ERR_CODE_NONE);
}

err_code_t blackhawk7_v1l8p1_rx_restart(srds_access_t *sa__, uint8_t enable) {
    INIT_SRDS_ERR_CODE

    EFUN(wr_rx_restart_pmd_hold(enable));
    return(ERR_CODE_NONE);
}

#ifndef SMALL_FOOTPRINT
/******************************************************/
/*  Single function to set/get all RX AFE parameters  */
/******************************************************/

err_code_t blackhawk7_v1l8p1_write_rx_afe(srds_access_t *sa__, enum srds_rx_afe_settings_enum param, int8_t val) {
  /* Assumes the micro is not actively tuning */

    switch(param) {
    case RX_AFE_PF:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_pf_main(sa__, (uint8_t)val));

    case RX_AFE_PF2:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_pf2(sa__, (uint8_t)val));

    case RX_AFE_VGA:
      return(blackhawk7_v1l8p1_INTERNAL_set_rx_vga(sa__, (uint8_t)val));

    case RX_AFE_DFE1:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_dfe1(sa__, val));

    case RX_AFE_DFE2:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_dfe2(sa__, val));

    case RX_AFE_DFE3:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_dfe3(sa__, val));

    case RX_AFE_DFE4:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_dfe4(sa__, val));

    case RX_AFE_DFE5:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_dfe5(sa__, val));

    case RX_AFE_DFE6:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe6(sa__, val));

    case RX_AFE_DFE7:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe7(sa__, val));

    case RX_AFE_DFE8:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe8(sa__, val));

    case RX_AFE_DFE9:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe9(sa__, val));

    case RX_AFE_DFE10:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe10(sa__, val));

    case RX_AFE_DFE11:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe11(sa__, val));

    case RX_AFE_DFE12:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe12(sa__, val));

    case RX_AFE_DFE13:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe13(sa__, val));

    case RX_AFE_DFE14:
        return (blackhawk7_v1l8p1_INTERNAL_set_rx_dfe14(sa__, val));


    case RX_AFE_PF3:
        return(blackhawk7_v1l8p1_INTERNAL_set_rx_pf3(sa__, (uint8_t)val));
    default:
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
}

err_code_t blackhawk7_v1l8p1_read_rx_afe(srds_access_t *sa__, enum srds_rx_afe_settings_enum param, int8_t *val) {
    INIT_SRDS_ERR_CODE
    /* Assumes the micro is not actively tuning */

    uint8_t rd_val;

    if(!val) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }

    switch(param) {
    case RX_AFE_PF:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_pf_main(sa__, &rd_val));
        *val = (int8_t)rd_val;
        break;
    case RX_AFE_PF2:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_pf2(sa__, &rd_val));
        *val = (int8_t)rd_val;
        break;
    case RX_AFE_VGA:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_vga(sa__, &rd_val));
        *val = (int8_t)rd_val;
      break;
    case RX_AFE_DFE1:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe1(sa__, val));
        break;
    case RX_AFE_DFE2:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe2(sa__, val));
        break;
    case RX_AFE_DFE3:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe3(sa__, val));
        break;
    case RX_AFE_DFE4:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe4(sa__, val));
        break;
    case RX_AFE_DFE5:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe5(sa__, val));
        break;
    case RX_AFE_DFE6:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe6(sa__, val));
        break;
    case RX_AFE_DFE7:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe7(sa__, val));
        break;
    case RX_AFE_DFE8:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe8(sa__, val));
        break;
    case RX_AFE_DFE9:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe9(sa__, val));
        break;
    case RX_AFE_DFE10:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe10(sa__, val));
        break;
    case RX_AFE_DFE11:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe11(sa__, val));
        break;
    case RX_AFE_DFE12:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe12(sa__, val));
        break;
    case RX_AFE_DFE13:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe13(sa__, val));
        break;
    case RX_AFE_DFE14:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_dfe14(sa__, val));
        break;
    case RX_AFE_PF3:
        EFUN(blackhawk7_v1l8p1_INTERNAL_get_rx_pf3(sa__, &rd_val));
        *val = (int8_t)rd_val;
        break;
    default:
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }

    UNUSED(rd_val);
    return(ERR_CODE_NONE);
}
#endif /* SMALL_FOOTPRINT */

err_code_t blackhawk7_v1l8p1_validate_txfir_cfg(srds_access_t *sa__, enum blackhawk7_v1l8p1_txfir_tap_enable_enum enable_taps, int16_t pre2, int16_t pre1, int16_t main, int16_t post1, int16_t post2, int16_t post3) {
    INIT_SRDS_ERR_CODE
    blackhawk7_v1l8p1_txfir_st txfir;

    ENULL_MEMSET(&txfir, 0, sizeof(blackhawk7_v1l8p1_txfir_st));
    if ((enable_taps == BLACKHAWK7_V1L8P1_NRZ_6TAP) || (enable_taps == BLACKHAWK7_V1L8P1_PAM4_6TAP)) {
        txfir.tap[0] = pre2;
        txfir.tap[1] = pre1;
        txfir.tap[2] = main;
        txfir.tap[3] = post1;
        txfir.tap[4] = post2;
        txfir.tap[5] = post3;
    }
    else {
        txfir.tap[0] = pre1;
        txfir.tap[1] = main;
        txfir.tap[2] = post1;
        if ((pre2 != 0) || (post2 != 0) || (post3 != 0)) {
            EFUN_PRINTF(("ERROR: Selected 3 TAPs option, but other TAP inputs (pre2, post2, post3) have non-zero value\n"));
            return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
        }
    }

    if (main < 0  || post1 > 0 || pre1 > 0) {
        EFUN_PRINTF(("ERROR: main TAP is expected to be positive and pre1 and post1 TAPs are expected to be negative for normal use cases."));
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    if (main < pre1 || main < pre2 || main < post1 || main < post2 || main < post3) {
        EFUN_PRINTF(("ERROR: main TAP is expected to be greater than all other TAPs."));
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    return blackhawk7_v1l8p1_INTERNAL_validate_full_txfir_cfg(sa__, enable_taps, &txfir);
}

static uint8_t const tap_num_invalid = 255;

/* Return the FIR tap index for the given parameter, or tap_num_invalid if the parameter is not an FIR tap. */
static uint8_t _blackhawk7_v1l8p1_get_fir_tap_index(enum blackhawk7_v1l8p1_tx_afe_settings_enum param) {
    switch(param) {
    case BLACKHAWK7_V1L8P1_TX_AFE_TAP0:  return  0;
    case BLACKHAWK7_V1L8P1_TX_AFE_TAP1:  return  1;
    case BLACKHAWK7_V1L8P1_TX_AFE_TAP2:  return  2;
    case BLACKHAWK7_V1L8P1_TX_AFE_TAP3:  return  3;
    case BLACKHAWK7_V1L8P1_TX_AFE_TAP4:  return  4;
    case BLACKHAWK7_V1L8P1_TX_AFE_TAP5:  return  5;
    default:           return tap_num_invalid;
    }
}

#ifndef SMALL_FOOTPRINT
err_code_t blackhawk7_v1l8p1_write_tx_afe(srds_access_t *sa__, enum blackhawk7_v1l8p1_tx_afe_settings_enum param, int16_t val) {
    INIT_SRDS_ERR_CODE
    uint8_t const tap_num = _blackhawk7_v1l8p1_get_fir_tap_index(param);
    uint8_t  in_nrz_range;

    ESTM(in_nrz_range = rd_txfir_nrz_tap_range_sel());

    if (tap_num != tap_num_invalid) {
        if (((!in_nrz_range) && ((val < TXFIR_PAM4_SW_TAP_MIN) || (val > TXFIR_PAM4_SW_TAP_MAX))) ||
            ((in_nrz_range)  && ((val <     TXFIR_NRZ_TAP_MIN) || (val >     TXFIR_NRZ_TAP_MAX)))) {
            return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_TXFIR_MAIN_INVALID));
        }
        EFUN(blackhawk7_v1l8p1_INTERNAL_set_tx_tap(sa__, tap_num, val));
        EFUN(blackhawk7_v1l8p1_INTERNAL_load_txfir_taps(sa__));
    } else {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    return(ERR_CODE_NONE);
}
#endif /* SMALL_FOOTPRINT */

err_code_t blackhawk7_v1l8p1_read_tx_afe(srds_access_t *sa__, enum blackhawk7_v1l8p1_tx_afe_settings_enum param, int16_t *val) {
    INIT_SRDS_ERR_CODE
    if(!val) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    {
        uint8_t const tap_num = _blackhawk7_v1l8p1_get_fir_tap_index(param);
        if (tap_num != tap_num_invalid) {
            EFUN(blackhawk7_v1l8p1_INTERNAL_get_tx_tap(sa__, tap_num, val));
        } else {
            return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
        }
    }
    return(ERR_CODE_NONE);
}

err_code_t blackhawk7_v1l8p1_apply_txfir_cfg(srds_access_t *sa__, enum blackhawk7_v1l8p1_txfir_tap_enable_enum enable_taps, int16_t pre2, int16_t pre1, int16_t main, int16_t post1, int16_t post2, int16_t post3) {
    INIT_SRDS_ERR_CODE
    blackhawk7_v1l8p1_txfir_st txfir;

    EFUN(blackhawk7_v1l8p1_validate_txfir_cfg(sa__, enable_taps, pre2, pre1, main, post1, post2, post3));

    ENULL_MEMSET(&txfir, 0, sizeof(blackhawk7_v1l8p1_txfir_st));
    if ((enable_taps == BLACKHAWK7_V1L8P1_NRZ_6TAP) || (enable_taps == BLACKHAWK7_V1L8P1_PAM4_6TAP)) {
        txfir.tap[0] = pre2;
        txfir.tap[1] = pre1;
        txfir.tap[2] = main;
        txfir.tap[3] = post1;
        txfir.tap[4] = post2;
        txfir.tap[5] = post3;
#ifndef SMALL_FOOTPRINT
        EFUN(blackhawk7_v1l8p1_log_api_event(sa__,  1,  6,  0));
#endif
    }
    else {
        txfir.tap[0] = pre1;
        txfir.tap[1] = main;
        txfir.tap[2] = post1;
#ifndef SMALL_FOOTPRINT
        EFUN(blackhawk7_v1l8p1_log_api_event(sa__,  1,  3,  0));
#endif
    }


    return blackhawk7_v1l8p1_INTERNAL_apply_full_txfir_cfg(sa__, enable_taps, &txfir);
}

/**********************************************/
/*  Loopback and Ultra-Low Latency Functions  */
/**********************************************/

/* Locks TX_PI to Loop timing */
err_code_t blackhawk7_v1l8p1_loop_timing(srds_access_t *sa__, uint8_t enable) {
    INIT_SRDS_ERR_CODE

    if (enable) {
        EFUN(wr_tx_pi_loop_timing_src_sel(0x1)); /* RX phase_sum_val_logic enable */
        EFUN(wr_tx_pi_en(0x1));                  /* TX_PI enable: 0 = diabled, 1 = enabled */
        EFUN(wr_tx_pi_jitter_filter_en(0x1));    /* Jitter filter enable to lock freq: 0 = diabled, 1 = enabled */
        EFUN(USR_DELAY_US(25));               /* Wait for tclk to lock to CDR */
    }
    else {
        EFUN(wr_tx_pi_jitter_filter_en(0x0));    /* Jitter filter enable to lock freq: 0 = diabled, 1 = enabled */
        EFUN(wr_tx_pi_en(0x0));                  /* TX_PI enable: 0 = diabled, 1 = enabled */
        EFUN(wr_tx_pi_loop_timing_src_sel(0x0)); /* RX phase_sum_val_logic enable */
    }
    return (ERR_CODE_NONE);
}

/* Setup Remote Loopback mode  */
err_code_t blackhawk7_v1l8p1_rmt_lpbk(srds_access_t *sa__, uint8_t enable) {
    INIT_SRDS_ERR_CODE
    if (enable) {
        EFUN(blackhawk7_v1l8p1_loop_timing(sa__, enable));
        EFUN(wr_tx_pi_ext_ctrl_en(0x1));  /* PD path enable: 0 = diabled, 1 = enabled */
        EFUN(wr_rmt_lpbk_en(0x1));        /* Remote Loopback Enable: 0 = diabled, 1 = enable  */
        EFUN(USR_DELAY_US(50));        /* Wait for rclk and tclk phase lock before expecing good data from rmt loopback */
    } else {                              /* Might require longer wait time for smaller values of tx_pi_ext_phase_bwsel_integ */
        EFUN(wr_rmt_lpbk_en(0x0));        /* Remote Loopback Enable: 0 = diabled, 1 = enable  */
        EFUN(wr_tx_pi_ext_ctrl_en(0x0));  /* PD path enable: 0 = diabled, 1 = enabled */
        EFUN(blackhawk7_v1l8p1_loop_timing(sa__, enable));
    }
    return (ERR_CODE_NONE);
}


/********************************/
/*  TX_PI Fixed Frequency Mode  */
/********************************/
#ifndef SMALL_FOOTPRINT
/* TX_PI Frequency Override (Fixed Frequency Mode) */
err_code_t blackhawk7_v1l8p1_tx_pi_freq_override(srds_access_t *sa__, uint8_t enable, int16_t freq_override_val) {
    INIT_SRDS_ERR_CODE
    if (enable) {
        EFUN(wr_tx_pi_en(0x1));                              /* TX_PI enable :            0 = disabled, 1 = enabled */
        EFUN(wr_tx_pi_freq_override_en(0x1));                /* Fixed freq mode enable:   0 = disabled, 1 = enabled */
        EFUN(wr_tx_pi_freq_override_val((uint16_t)freq_override_val)); /* Fixed Freq Override Value (+/-8192) */
    }
    else {
        EFUN(wr_tx_pi_freq_override_val(0));                 /* Fixed Freq Override Value to 0 */
        EFUN(wr_tx_pi_freq_override_en(0x0));                /* Fixed freq mode enable:   0 = disabled, 1 = enabled */
        EFUN(wr_tx_pi_en(0x0));                              /* TX_PI enable :            0 = disabled, 1 = enabled */
    }
  return (ERR_CODE_NONE);
}
#endif /* SMALL_FOOTPRINT */

/*********************************/
/*  uc_active and uc_reset APIs  */
/*********************************/
err_code_t blackhawk7_v1l8p1_get_micro_num_uc_cores(srds_access_t *sa__, uint8_t *num_micros) {
    INIT_SRDS_ERR_CODE
    UNUSED(sa__);
    ESTM(*num_micros = rdc_micro_num_uc_cores());
    return (ERR_CODE_NONE);
}

/* Toggle core reset */
err_code_t blackhawk7_v1l8p1_core_reset(srds_access_t *sa__, ucode_info_t ucode_info) {
    INIT_SRDS_ERR_CODE
  EFUN(blackhawk7_v1l8p1_uc_reset(sa__, 1, ucode_info));   /* Assert uC reset */
  EFUN(wrc_micro_clk_s_comclk_sel(0x1));        /* Select com_clk as micro_clk */
  EFUN(wrc_core_s_rstb(0x0));                   /* Assert core reset */
  EFUN(wrc_core_s_rstb(0x1));                   /* Deassert core reset */
  return (ERR_CODE_NONE);
}

/* Enable or Disable the uC reset; Dummy function to maintain compatibility with BHK16 APIs */
err_code_t blackhawk7_v1l8p1_uc_reset_with_info(srds_access_t *sa__, uint8_t enable, ucode_info_t ucode_info) {
  return blackhawk7_v1l8p1_uc_reset(sa__, enable, ucode_info);
}

/* Enable or Disable the uC reset */
err_code_t blackhawk7_v1l8p1_uc_reset(srds_access_t *sa__, uint8_t enable, ucode_info_t ucode_info) {
    INIT_SRDS_ERR_CODE
  if (enable) {
    EFUN(wrc_micro_micro_s_rstb(0x0));                    /* Toggle micro_reset to reset all micro registers to default value */
    EFUN(wrc_micro_micro_s_rstb(0x1));

    {
      uint16_t stack_size;
      if (ucode_info.stack_size != 0) {
         stack_size = ucode_info.stack_size;
      } else {
        stack_size = 0x9f2;
      }
      EFUN(blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xD22E, (uint16_t)(0x8000 | (stack_size)<<2)));
    }
    EFUN(wrc_uc_active(0));  /* This register is only cleared by POR */
  }
  else {
    EFUN(wrc_micro_micro_s_rstb(0x1));                    /* De-assert micro reset */
    /* De-assert micro reset - Start executing code */
    EFUN(wrc_micro_master_clk_en (0x1));                  /* Enable clock to microcontroller subsystem */
    EFUN(wrc_micro_master_rstb   (0x1));                  /* De-assert reset to microcontroller sybsystem */
    EFUN(wrc_micro_cr_access_en  (0x1));

    EFUN(wrc_micro_ra_init(0x2));                         /* Write command for data RAM initialization */
    EFUN(blackhawk7_v1l8p1_INTERNAL_poll_micro_ra_initdone(sa__, 300)); /* Poll status of data RAM initialization */
    EFUN(wrc_micro_ra_init(0x0));                         /* Clear command for data RAM initialization */

    {
        uint8_t micro_orig, num_micros = 0;
        int8_t micro_idx;
        ESTM(micro_orig = blackhawk7_v1l8p1_acc_get_micro_idx(sa__));
        EFUN(blackhawk7_v1l8p1_get_micro_num_uc_cores(sa__, &num_micros));
        for (micro_idx = (int8_t)(num_micros-1); micro_idx >= 0; micro_idx--) {
            EFUN(blackhawk7_v1l8p1_acc_set_micro_idx(sa__, (uint8_t)micro_idx));
            EFUN(wrc_micro_core_clk_en   (0x1));          /* Enable clock to micro core */
            EFUN(wrc_micro_core_rstb     (0x1));
        }
        EFUN(blackhawk7_v1l8p1_acc_set_micro_idx(sa__, micro_orig));
    }
    UNUSED(ucode_info);
  }
 return (ERR_CODE_NONE);
}

/* Wait for uC to become active */
err_code_t blackhawk7_v1l8p1_wait_uc_active(srds_access_t *sa__) {
    INIT_SRDS_ERR_CODE
    uint16_t loop;
    for (loop = 0; loop < 10000; loop++) {
        uint16_t rddata;
        uint8_t core_uc_active=0;
        ESTM(core_uc_active = rdc_uc_active());
        ESTM(rddata = (reg_rdc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0() & 0xF));
        if ((rddata == 0xF) && (core_uc_active == 1)) {
            return (ERR_CODE_NONE);
        }
        if (loop>10) {
            EFUN(USR_DELAY_US(1));
        }
    }
    return (blackhawk7_v1l8p1_error(sa__, ERR_CODE_MICRO_INIT_NOT_DONE));
}

err_code_t blackhawk7_v1l8p1_init_blackhawk7_v1l8p1_info(srds_access_t *sa__) {
    INIT_SRDS_ERR_CODE
    srds_info_t * const blackhawk7_v1l8p1_info_ptr = blackhawk7_v1l8p1_INTERNAL_get_blackhawk7_v1l8p1_info_ptr(sa__); /* Never put a check here */
    uint32_t info_table[INFO_TABLE_END / sizeof(uint32_t)];
    uint32_t info_table_signature;
    uint8_t  info_table_version;
    err_code_t err_code = ERR_CODE_NONE;

    ENULL_MEMSET(info_table, 0, sizeof(info_table));

    USR_ACQUIRE_LOCK;

    if (blackhawk7_v1l8p1_info_ptr == NULL) {
        EFUN_PRINTF(("ERROR:  Info table pointer is null.\n"));
        RELEASE_LOCK_AND_RETURN (blackhawk7_v1l8p1_error(sa__, ERR_CODE_INFO_TABLE_ERROR));
    }
#ifdef PHYMOD_SUPPORT
    if (PHYMOD_ACC_F_PHYSIM_GET(sa__)) {
        blackhawk7_v1l8p1_info_ptr->signature = SRDS_INFO_SIGNATURE;
        blackhawk7_v1l8p1_info_ptr->diag_mem_ram_base = 0x200013A8;
        blackhawk7_v1l8p1_info_ptr->diag_mem_ram_size = 0x100;
        blackhawk7_v1l8p1_info_ptr->core_var_ram_base = 0x20000080;
        blackhawk7_v1l8p1_info_ptr->core_var_ram_size = 0x40;
        blackhawk7_v1l8p1_info_ptr->lane_var_ram_base = 0x200003B4;
        blackhawk7_v1l8p1_info_ptr->lane_var_ram_size = 0x600;
        blackhawk7_v1l8p1_info_ptr->trace_mem_ram_base = 0x20000100;
        blackhawk7_v1l8p1_info_ptr->trace_mem_ram_size = 0x200;
        blackhawk7_v1l8p1_info_ptr->micro_var_ram_base = 0x20000300;
        blackhawk7_v1l8p1_info_ptr->lane_count = 0x2;
        blackhawk7_v1l8p1_info_ptr->trace_memory_descending_writes = 0x1;
        blackhawk7_v1l8p1_info_ptr->micro_count = 0x4;
        blackhawk7_v1l8p1_info_ptr->micro_var_ram_size = 0x10;
        blackhawk7_v1l8p1_info_ptr->grp_ram_size = 0x27C8;
        blackhawk7_v1l8p1_info_ptr->ucode_version = 0x0;
    } else {
#endif /* PHYMOD_SUPPORT */
    if (blackhawk7_v1l8p1_info_ptr->signature == SRDS_INFO_SIGNATURE) {
        /*Already initalized and so check for microcode version and exit with proper status*/
        err_code = blackhawk7_v1l8p1_INTERNAL_match_ucode_from_info(sa__, blackhawk7_v1l8p1_info_ptr);

        if (err_code == ERR_CODE_NONE) {
            /* ucode version match */
            RELEASE_LOCK_AND_RETURN (ERR_CODE_NONE);
        } else {
            /* ucode version mismatch */
            RELEASE_LOCK_AND_RETURN (blackhawk7_v1l8p1_error(sa__, ERR_CODE_MICRO_INIT_NOT_DONE));
        }
    }
    /*Never initialized so far, continue with initialization */

    err_code = blackhawk7_v1l8p1_rdblk_uc_prog_ram(sa__, (uint8_t *)info_table, INFO_TABLE_RAM_BASE, INFO_TABLE_END);
    /* Release lock before returning from the call to avoid deadlock */
    if (ERR_CODE_NONE != err_code) {
       RELEASE_LOCK_AND_RETURN(blackhawk7_v1l8p1_error(sa__, err_code));
    }

    info_table_signature = info_table[INFO_TABLE_OFFS_SIGNATURE / sizeof(uint32_t)];
    info_table_version = (uint8_t)(info_table_signature >> 24);
    if (((info_table_signature & 0x00FFFFFF) != 0x464E49)
        || (!(   ((info_table_version >= 0x32) && (info_table_version <= 0x39))
              || ((info_table_version >= 0x41) && (info_table_version <= 0x5A))))) {
        RELEASE_LOCK_AND_RETURN (blackhawk7_v1l8p1_error(sa__, ERR_CODE_INFO_TABLE_ERROR));
    }

    blackhawk7_v1l8p1_info_ptr->lane_count = info_table[INFO_TABLE_OFFS_OTHER_SIZE / sizeof(uint32_t)] & 0xFF;
    blackhawk7_v1l8p1_info_ptr->trace_memory_descending_writes = ((info_table[INFO_TABLE_OFFS_OTHER_SIZE / sizeof(uint32_t)] & 0x1000000) != 0);

    blackhawk7_v1l8p1_info_ptr->core_var_ram_size = (info_table[INFO_TABLE_OFFS_OTHER_SIZE / sizeof(uint32_t)] >> 8) & 0xFF;

    blackhawk7_v1l8p1_info_ptr->lane_var_ram_size = (info_table[INFO_TABLE_OFFS_TRACE_LANE_MEM_SIZE / sizeof(uint32_t)] >> 16) & 0xFFFF;

    blackhawk7_v1l8p1_info_ptr->diag_mem_ram_size = (info_table[INFO_TABLE_OFFS_DIAG_LANE_MEM_SIZE / sizeof(uint32_t)] & 0xFFFF);
    blackhawk7_v1l8p1_info_ptr->diag_mem_ram_base = info_table[INFO_TABLE_OFFS_DIAG_MEM_PTR / sizeof(uint32_t)];

    blackhawk7_v1l8p1_info_ptr->trace_mem_ram_size = (info_table[INFO_TABLE_OFFS_TRACE_LANE_MEM_SIZE / sizeof(uint32_t)] & 0xFFFF);
    blackhawk7_v1l8p1_info_ptr->trace_mem_ram_base = info_table[INFO_TABLE_OFFS_TRACE_MEM_PTR / sizeof(uint32_t)];

    blackhawk7_v1l8p1_info_ptr->core_var_ram_base = info_table[INFO_TABLE_OFFS_CORE_MEM_PTR / sizeof(uint32_t)];

    blackhawk7_v1l8p1_info_ptr->micro_var_ram_base = info_table[INFO_TABLE_OFFS_MICRO_MEM_PTR / sizeof(uint32_t)];
    blackhawk7_v1l8p1_info_ptr->micro_var_ram_size = (info_table[INFO_TABLE_OFFS_OTHER_SIZE_2 / sizeof(uint32_t)] >> 4) & 0xFF;

    blackhawk7_v1l8p1_info_ptr->lane_var_ram_base = info_table[INFO_TABLE_OFFS_LANE_MEM_PTR / sizeof(uint32_t)];


    blackhawk7_v1l8p1_info_ptr->micro_count = info_table[INFO_TABLE_OFFS_OTHER_SIZE_2 / sizeof(uint32_t)] & 0xF;
    blackhawk7_v1l8p1_info_ptr->grp_ram_size = info_table[INFO_TABLE_OFFS_GROUP_RAM_SIZE / sizeof(uint32_t)] & 0xFFFF;
    blackhawk7_v1l8p1_info_ptr->ucode_version = info_table[INFO_TABLE_OFFS_UC_VERSION /sizeof(uint32_t)];
    blackhawk7_v1l8p1_info_ptr->signature = SRDS_INFO_SIGNATURE;
    blackhawk7_v1l8p1_info_ptr->info_table_version = (uint8_t)(info_table_signature >> 24);

#ifdef PHYMOD_SUPPORT
    }
#endif
    RELEASE_LOCK_AND_RETURN (ERR_CODE_NONE);
}

err_code_t blackhawk7_v1l8p1_firmware_load_none_init_blackhawk7_v1l8p1_info(srds_access_t *sa__) {
    srds_info_t * const blackhawk7_v1l8p1_info_ptr = blackhawk7_v1l8p1_INTERNAL_get_blackhawk7_v1l8p1_info_ptr(sa__);

    blackhawk7_v1l8p1_info_ptr->lane_count = 8;
    return (ERR_CODE_NONE);
}

#ifndef SMALL_FOOTPRINT
/*-----------------*/
/*  Configure PLL  */
/*-----------------*/

err_code_t blackhawk7_v1l8p1_configure_pll_powerdown(srds_access_t *sa__) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, BLACKHAWK7_V1L8P1_PLL_REFCLK_UNKNOWN, BLACKHAWK7_V1L8P1_PLL_DIV_UNKNOWN, 0, BLACKHAWK7_V1L8P1_PLL_OPTION_POWERDOWN);
}

err_code_t blackhawk7_v1l8p1_configure_pll_refclk_div(srds_access_t *sa__,
                                           enum blackhawk7_v1l8p1_pll_refclk_enum refclk,
                                           enum blackhawk7_v1l8p1_pll_div_enum srds_div) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, refclk, srds_div, 0, BLACKHAWK7_V1L8P1_PLL_OPTION_NONE);
}

err_code_t blackhawk7_v1l8p1_configure_pll_refclk_vco(srds_access_t *sa__,
                                           enum blackhawk7_v1l8p1_pll_refclk_enum refclk,
                                           uint32_t vco_freq_khz) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, refclk, BLACKHAWK7_V1L8P1_PLL_DIV_UNKNOWN, vco_freq_khz, BLACKHAWK7_V1L8P1_PLL_OPTION_NONE);
}

err_code_t blackhawk7_v1l8p1_configure_pll_div_vco(srds_access_t *sa__,
                                        enum blackhawk7_v1l8p1_pll_div_enum srds_div,
                                        uint32_t vco_freq_khz) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, BLACKHAWK7_V1L8P1_PLL_REFCLK_UNKNOWN, srds_div, vco_freq_khz, BLACKHAWK7_V1L8P1_PLL_OPTION_NONE);
}

/* following routines divide refclk input by 2 to prevent fracn mode */
err_code_t blackhawk7_v1l8p1_configure_pll_refclk_div_div2refclk(srds_access_t *sa__,
                                           enum blackhawk7_v1l8p1_pll_refclk_enum refclk,
                                           enum blackhawk7_v1l8p1_pll_div_enum srds_div) {
   return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, refclk, srds_div, 0, BLACKHAWK7_V1L8P1_PLL_OPTION_REFCLK_DIV2_EN);
}

err_code_t blackhawk7_v1l8p1_configure_pll_refclk_vco_div2refclk(srds_access_t *sa__,
                                           enum blackhawk7_v1l8p1_pll_refclk_enum refclk,
                                           uint32_t vco_freq_khz) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, refclk, BLACKHAWK7_V1L8P1_PLL_DIV_UNKNOWN, vco_freq_khz, BLACKHAWK7_V1L8P1_PLL_OPTION_REFCLK_DIV2_EN);
}

err_code_t blackhawk7_v1l8p1_configure_pll_div_vco_div2refclk(srds_access_t *sa__,
                                        enum blackhawk7_v1l8p1_pll_div_enum srds_div,
                                        uint32_t vco_freq_khz) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, BLACKHAWK7_V1L8P1_PLL_REFCLK_UNKNOWN, srds_div, vco_freq_khz, BLACKHAWK7_V1L8P1_PLL_OPTION_REFCLK_DIV2_EN);
}
/* following routines divide refclk input by 2 to prevent fracn mode */
err_code_t blackhawk7_v1l8p1_configure_pll_refclk_div_div4refclk(srds_access_t *sa__,
                                           enum blackhawk7_v1l8p1_pll_refclk_enum refclk,
                                           enum blackhawk7_v1l8p1_pll_div_enum srds_div) {
   return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, refclk, srds_div, 0, BLACKHAWK7_V1L8P1_PLL_OPTION_REFCLK_DIV4_EN);
}

err_code_t blackhawk7_v1l8p1_configure_pll_refclk_vco_div4refclk(srds_access_t *sa__,
                                           enum blackhawk7_v1l8p1_pll_refclk_enum refclk,
                                           uint32_t vco_freq_khz) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, refclk, BLACKHAWK7_V1L8P1_PLL_DIV_UNKNOWN, vco_freq_khz, BLACKHAWK7_V1L8P1_PLL_OPTION_REFCLK_DIV4_EN);
}

err_code_t blackhawk7_v1l8p1_configure_pll_div_vco_div4refclk(srds_access_t *sa__,
                                        enum blackhawk7_v1l8p1_pll_div_enum srds_div,
                                        uint32_t vco_freq_khz) {
    return blackhawk7_v1l8p1_INTERNAL_configure_pll(sa__, BLACKHAWK7_V1L8P1_PLL_REFCLK_UNKNOWN, srds_div, vco_freq_khz, BLACKHAWK7_V1L8P1_PLL_OPTION_REFCLK_DIV4_EN);
}


err_code_t blackhawk7_v1l8p1_get_vco_from_refclk_div(srds_access_t *sa__, uint32_t refclk_freq_hz, enum blackhawk7_v1l8p1_pll_div_enum srds_div, uint32_t *vco_freq_khz, enum blackhawk7_v1l8p1_pll_option_enum pll_option) {
    INIT_SRDS_ERR_CODE
    EFUN(blackhawk7_v1l8p1_INTERNAL_get_vco_from_refclk_div(sa__, refclk_freq_hz, srds_div, vco_freq_khz, pll_option));
    return (ERR_CODE_NONE);
}

/***********************************************/
/*  Microcode Load into Program RAM Functions  */
/***********************************************/
err_code_t blackhawk7_v1l8p1_ucode_load_init(srds_access_t *sa__, uint8_t pram) {
    INIT_SRDS_ERR_CODE
    EFUN(wrc_micro_master_clk_en(0x1));                     /* Enable clock to microcontroller subsystem */
    EFUN(wrc_micro_master_rstb(0x1));                       /* De-assert reset to microcontroller sybsystem */
    EFUN(wrc_micro_master_rstb(0x0));                       /* Assert reset to microcontroller sybsystem - Toggling reset*/
    EFUN(wrc_micro_master_rstb(0x1));                       /* De-assert reset to microcontroller sybsystem */
    EFUN(wrc_micro_cr_access_en(1));                        /* Allow access to Code RAM */
    EFUN(wrc_micro_ra_init(0x1));                           /* Set initialization command to initialize code RAM */
    EFUN(blackhawk7_v1l8p1_INTERNAL_poll_micro_ra_initdone(sa__, 500));/* Poll for micro_ra_initdone = 1 to indicate initialization done */
    EFUN(wrc_micro_ra_init(0x0));

    EFUN(wrc_micro_cr_crc_prtsel(0));
    if(pram) {
        EFUN(wrc_micro_cr_prif_prtsel(0));
    }
    EFUN(wrc_micro_cr_crc_init(1));                         /* Initialize the HW CRC calculation */
    EFUN(wrc_micro_cr_crc_init(0));
    EFUN(wrc_micro_cr_crc_calc_en(1));
    EFUN(wrc_micro_cr_ignore_micro_code_writes(0));         /* Allow writing to program RAM */
    if(pram) {
        EFUN(wrc_micro_pramif_ahb_wraddr_msw(0x0000));
        EFUN(wrc_micro_pramif_ahb_wraddr_lsw(0x0000));
        EFUN(wrc_micro_pram_if_rstb(1));
        EFUN(wrc_micro_pramif_en(1));
    }
    else {
        /* Code to Load microcode */
        EFUN(wrc_micro_autoinc_wraddr_en(0x1));             /* To auto increment RAM write address */
        EFUN(wrc_micro_ra_wrdatasize(0x1));                 /* Select 16bit transfers */
        EFUN(wrc_micro_ra_wraddr_msw(0x0));                 /* Upper 16bits of start address of Program RAM where the ucode is to be loaded */
        EFUN(wrc_micro_ra_wraddr_lsw(0x0));                 /* Lower 16bits of start address of Program RAM where the ucode is to be loaded */
    }
    return (ERR_CODE_NONE);
}

err_code_t blackhawk7_v1l8p1_ucode_load_write(srds_access_t *sa__, uint8_t *ucode_image, uint32_t ucode_len) {
    INIT_SRDS_ERR_CODE
    uint32_t   ucode_len_padded, count = 0;
    uint16_t   wrdata_lsw;
    uint8_t    wrdata_lsb;

    if(!ucode_image) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }
    if (ucode_len > UCODE_MAX_SIZE) {                     /* uCode size should be less than UCODE_MAX_SIZE  */
        return (blackhawk7_v1l8p1_error(sa__, ERR_CODE_INVALID_UCODE_LEN));
    }

    ucode_len_padded = ((ucode_len + 3) & 0xFFFFFFFC);    /* Aligning ucode size to 4-byte boundary */

    do {                                                  /* ucode_image loaded 16bits at a time */
        wrdata_lsb = (count < ucode_len) ? ucode_image[count] : 0x0; /* wrdata_lsb read from ucode_image; zero padded to 4byte boundary */
        count++;
        wrdata_lsw = (count < ucode_len) ? ucode_image[count] : 0x0; /* wrdata_msb read from ucode_image; zero padded to 4byte boundary */
        count++;
        wrdata_lsw = (uint16_t)((wrdata_lsw << 8) | wrdata_lsb);               /* 16bit wrdata_lsw formed from 8bit msb and lsb values read from ucode_image */
        EFUN(wrc_micro_ra_wrdata_lsw(wrdata_lsw));                   /* Program RAM lower 16bits write data */
    }   while (count < ucode_len_padded);                 /* Loop repeated till entire image loaded (upto the 4byte boundary) */

    return (ERR_CODE_NONE);
}

err_code_t blackhawk7_v1l8p1_ucode_load_close(srds_access_t *sa__, uint8_t pram) {
    INIT_SRDS_ERR_CODE

    if(!pram) {
        EFUN(wrc_micro_ra_wrdatasize(0x2));               /* Select 32bit transfers as default */
    }
    EFUN(wrc_micro_cr_ignore_micro_code_writes(1));       /* block writing to program RAM */
    EFUN(wrc_micro_cr_crc_calc_en(0));

    {
        uint8_t micro_orig, num_micros = 0, micro_idx;
        ESTM(micro_orig = blackhawk7_v1l8p1_acc_get_micro_idx(sa__));
        EFUN(blackhawk7_v1l8p1_get_micro_num_uc_cores(sa__, &num_micros));
        for (micro_idx = 0; micro_idx < num_micros; micro_idx++) {
            EFUN(blackhawk7_v1l8p1_acc_set_micro_idx(sa__, micro_idx));
            EFUN(wrc_micro_core_clk_en(0x1));             /* Enable clock to micro core */
        }
        EFUN(blackhawk7_v1l8p1_acc_set_micro_idx(sa__, micro_orig));
    }

    return (ERR_CODE_NONE);                               /* NO Errors while loading microcode (uCode Load PASS) */

}
/* uCode Load through Register (MDIO) Interface [Return Val = Error_Code (0 = PASS)] */
err_code_t blackhawk7_v1l8p1_ucode_load(srds_access_t *sa__, uint8_t *ucode_image, uint32_t ucode_len) {
    INIT_SRDS_ERR_CODE

    EFUN(blackhawk7_v1l8p1_ucode_load_init(sa__, 0));
    EFUN(blackhawk7_v1l8p1_ucode_load_write(sa__, ucode_image, ucode_len));
    EFUN(blackhawk7_v1l8p1_ucode_load_close(sa__, 0));

    return (ERR_CODE_NONE);
}


/* Read-back uCode from Program RAM and verify against ucode_image [Return Val = Error_Code (0 = PASS)]  */
err_code_t blackhawk7_v1l8p1_ucode_load_verify(srds_access_t *sa__, uint8_t *ucode_image, uint32_t ucode_len) {
    INIT_SRDS_ERR_CODE

    uint32_t ucode_len_padded, count = 0;
    uint16_t rddata_lsw;
    uint16_t data_lsw;
    uint8_t  rddata_lsb;

    if(!ucode_image) {
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));
    }

    ucode_len_padded = ((ucode_len + 3) & 0xFFFFFFFC);    /* Aligning ucode size to 4-byte boundary */

    if (ucode_len_padded > UCODE_MAX_SIZE) {              /* uCode size should be less than UCODE_MAX_SIZE */
        return (blackhawk7_v1l8p1_error(sa__, ERR_CODE_INVALID_UCODE_LEN));
    }

    EFUN(wrc_micro_autoinc_rdaddr_en(0x1));               /* To auto increment RAM read address */
    EFUN(wrc_micro_ra_rddatasize(0x1));                   /* Select 16bit transfers */
    EFUN(wrc_micro_ra_rdaddr_msw(0x0));                   /* Upper 16bits of start address of Program RAM from where to read ucode */
    EFUN(wrc_micro_ra_rdaddr_lsw(0x0));                   /* Lower 16bits of start address of Program RAM from where to read ucode */

    do {                                                  /* ucode_image read 16bits at a time */
        rddata_lsb = (count < ucode_len) ? ucode_image[count] : 0x0; /* rddata_lsb read from ucode_image; zero padded to 4byte boundary */
        count++;
        rddata_lsw = (count < ucode_len) ? ucode_image[count] : 0x0; /* rddata_msb read from ucode_image; zero padded to 4byte boundary */
        count++;
        rddata_lsw = (uint16_t)((rddata_lsw << 8) | rddata_lsb);               /* 16bit rddata_lsw formed from 8bit msb and lsb values read from ucode_image */
                                                                     /* Compare Program RAM ucode to ucode_image (Read to micro_ra_rddata_lsw reg auto-increments the ram_address) */
        ESTM(data_lsw = rdc_micro_ra_rddata_lsw());
        if (data_lsw != rddata_lsw) {
            EFUN_PRINTF(("Ucode_Load_Verify_FAIL: Addr = 0x%x: Read_data = 0x%x :  Expected_data = 0x%x \n",(count-2),data_lsw,rddata_lsw));
            return (blackhawk7_v1l8p1_error(sa__, ERR_CODE_UCODE_VERIFY_FAIL));             /* Verify uCode FAIL */
        }

    } while (count < ucode_len_padded);                   /* Loop repeated till entire image loaded (upto the 4byte boundary) */

    EFUN(wrc_micro_ra_rddatasize(0x2));                   /* Select 32bit transfers ad default */
    return (ERR_CODE_NONE);                               /* Verify uCode PASS */
}

/******************************/
/*  API to Align TX clocks    */
/******************************/
err_code_t blackhawk7_v1l8p1_tx_clock_align_enable(srds_access_t *sa__, uint8_t enable, uint8_t lane_mask) {
    INIT_SRDS_ERR_CODE
    uint8_t num_lanes, current_lane, lane;

    /* read the number of lanes from register */
    ESTM(num_lanes = rdc_revid_multiplicity());

    ESTM(current_lane = blackhawk7_v1l8p1_acc_get_lane(sa__));

    /* Check if current lane is part of the mask, else return ERROR */
    if (!((lane_mask >> current_lane) & 0x1))
        return(blackhawk7_v1l8p1_error(sa__, ERR_CODE_BAD_PTR_OR_INVALID_INPUT));

    /* Start out by disabling all the lanes selected in the mask */
    for(lane = 0;lane<num_lanes;lane++) {
        if ((lane_mask >> lane) & 0x1) {
            EFUN(blackhawk7_v1l8p1_acc_set_lane(sa__,lane));

           EFUN(wr_ams_tx_sel_txmaster(0));         /* Disable any master lanes */
           /* Initial TX lane clock phase alignment. Program following registers only for slave lanes, master lane registers should not be programmed (can be kept in default values). */
           EFUN(wr_tx_pi_pd_bypass_vco(0));         /* for quick phase lock time */
           EFUN(wr_tx_pi_pd_bypass_flt(0));         /* for quick phase lock time */

           EFUN(wr_tx_pi_hs_fifo_phserr_sel(0));    /* selects PD from afe as input */
#ifdef wr_tx_pi_ext_pd_sel
           EFUN(wr_tx_pi_ext_pd_sel(0));            /* selects PD path based on tx_pi_repeater_mode_en */
#endif
           EFUN(wr_tx_pi_en(0));                    /* Enable TX_PI    */
           EFUN(wr_tx_pi_jitter_filter_en(0));      /* turn off frequency lock for tx_pi as all te tclk clocks are derived from VCO and same frequency */
           EFUN(wr_tx_pi_ext_ctrl_en(0));           /* turn on PD path to TX_PI to lock the clocks */
           EFUN(wr_tx_pi_ext_phase_bwsel_integ(0)); /* 0 to 7: higher value means faster lock time */
           EFUN(wr_tx_pi_pd_bypass_vco(0));         /* disable filter bypass for more accurate lock */
        }
    }

    if (enable)
    {
        /* Enable master lane first so that when slave lanes are enabled, they start aligning to the master */
        EFUN(blackhawk7_v1l8p1_acc_set_lane(sa__,current_lane)); /* return lane to previous state */
        EFUN(wr_ams_tx_sel_txmaster(1));          /* Select one lane as txmaster. For all other lanes, this should be 0. */

        for(lane = 0;lane<num_lanes;lane++) {
            if ((lane_mask >> lane) & 0x1) {
                if(lane == current_lane) {                   /* Current Lane should be the master lane */
                /* Do nothing */
                } else {
                    EFUN(blackhawk7_v1l8p1_acc_set_lane(sa__,lane));
                    /* Initial TX lane clock phase alignment. Program following registers only for slave lanes, master lane registers should not be programmed (can be kept in default values). */
                    EFUN(wr_tx_pi_pd_bypass_vco(1));         /* for quick phase lock time */
                    EFUN(wr_tx_pi_pd_bypass_flt(1));         /* for quick phase lock time */
                    EFUN(wr_tx_pi_hs_fifo_phserr_sel(1));    /* selects PD from afe as input */
#ifdef wr_tx_pi_ext_pd_sel
                    EFUN(wr_tx_pi_ext_pd_sel(0));            /*  selects PD path based on tx_pi_repeater_mode_en */
#endif
                    EFUN(wr_tx_pi_en(1));                    /* Enable TX_PI    */
                    EFUN(wr_tx_pi_jitter_filter_en(0));      /* turn off frequency lock for tx_pi as all te tclk clocks are derived from VCO and same frequency */
                    EFUN(wr_tx_pi_ext_ctrl_en(1));           /* turn on PD path to TX_PI to lock the clocks */
                    EFUN(USR_DELAY_US(25));                  /* wait for the slave lane clocks to lock to the master lane clock */
                    EFUN(wr_tx_pi_ext_phase_bwsel_integ(7)); /* 0 to 7: higher value means faster lock time */
                    EFUN(wr_tx_pi_pd_bypass_vco(0));         /* disable filter bypass for more accurate lock */
                    EFUN(wr_tx_pi_pd_bypass_flt(0));         /* disable filter bypass for more accurate lock */
                }
            }
        }

        EFUN(USR_DELAY_US(60));                          /* wait for the slave lane clocks to lock to the master lane clock withing 1/16th of UI. */

        for(lane = 0;lane<num_lanes;lane++) {
            if ((lane_mask >> lane) & 0x1) {
                EFUN(blackhawk7_v1l8p1_acc_set_lane(sa__,lane));
                EFUN(wr_tx_pi_en(0));                    /* Freeze TX_PI for all enabled lanes after slave lanes have locked   */
            }
        }
    }
    EFUN(blackhawk7_v1l8p1_acc_set_lane(sa__,current_lane)); /* return lane to previous state */
    EFUN(wr_ams_tx_sel_txmaster(0));          /* Disable any master lanes and move on to next TCA group */
    return(ERR_CODE_NONE);
 }
#endif /* SMALL_FOOTPRINT */





/************************/
/*  DCO DAC step-size   */
/************************/

err_code_t blackhawk7_v1l8p1_configure_dco_dac_step(srds_access_t *sa__, enum blackhawk7_v1l8p1_dco_dac_step_size_enum dco_step_size, enum blackhawk7_v1l8p1_dco_dac_step_size_boost_enum dco_step_boost) {
    INIT_SRDS_ERR_CODE

    EFUN(wr_ams_rx_dc_offset_range_sel(dco_step_size));
    EFUN(wr_ams_rx_offset_correction_ibias(dco_step_boost));
    return(ERR_CODE_NONE);
}

