	component pll is
		port (
			clk_clk        : in  std_logic := 'X'; -- clk
			cpu_clk_clk    : out std_logic;        -- clk
			master_clk_clk : out std_logic;        -- clk
			ppu_clk_clk    : out std_logic;        -- clk
			reset_reset_n  : in  std_logic := 'X'  -- reset_n
		);
	end component pll;

