// Seed: 3544124180
module module_0 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    id_12,
    output wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10
);
  wire id_13, id_14;
endmodule
module module_1 (
    output tri0 id_0,
    id_11,
    input supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    inout tri0 id_6,
    output wor id_7,
    input wor id_8,
    output wire id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_8,
      id_6,
      id_2,
      id_5,
      id_7,
      id_1,
      id_8,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_11 = id_12;
endmodule
