multiline_comment|/*&n; * arch/ppc/syslib/mpc52xx_pic.c&n; *&n; * Programmable Interrupt Controller functions for the Freescale MPC52xx &n; * embedded CPU.&n; *&n; * &n; * Maintainer : Sylvain Munaut &lt;tnt@246tNt.com&gt;&n; *&n; * Based on (well, mostly copied from) the code from the 2.4 kernel by&n; * Dale Farnsworth &lt;dfarnsworth@mvista.com&gt; and Kent Borg.&n; * &n; * Copyright (C) 2004 Sylvain Munaut &lt;tnt@246tNt.com&gt;&n; * Copyright (C) 2003 Montavista Software, Inc&n; * &n; * This file is licensed under the terms of the GNU General Public License&n; * version 2. This program is licensed &quot;as is&quot; without any warranty of any&n; * kind, whether express or implied.&n; */
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mpc52xx.h&gt;
DECL|variable|intr
r_static
r_struct
id|mpc52xx_intr
id|__iomem
op_star
id|intr
suffix:semicolon
DECL|variable|sdma
r_static
r_struct
id|mpc52xx_sdma
id|__iomem
op_star
id|sdma
suffix:semicolon
r_static
r_void
DECL|function|mpc52xx_ic_disable
id|mpc52xx_ic_disable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|u32
id|val
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
id|MPC52xx_IRQ0
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
(paren
l_int|1
op_lshift
l_int|11
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
OL
id|MPC52xx_IRQ1
)paren
(brace
id|BUG
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
op_le
id|MPC52xx_IRQ3
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|10
op_minus
(paren
id|irq
op_minus
id|MPC52xx_IRQ1
)paren
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
OL
id|MPC52xx_SDMA_IRQ_BASE
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;main_mask
)paren
suffix:semicolon
id|val
op_or_assign
l_int|1
op_lshift
(paren
l_int|16
op_minus
(paren
id|irq
op_minus
id|MPC52xx_MAIN_IRQ_BASE
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;main_mask
comma
id|val
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
OL
id|MPC52xx_PERP_IRQ_BASE
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|sdma-&gt;IntMask
)paren
suffix:semicolon
id|val
op_or_assign
l_int|1
op_lshift
(paren
id|irq
op_minus
id|MPC52xx_SDMA_IRQ_BASE
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|sdma-&gt;IntMask
comma
id|val
)paren
suffix:semicolon
)brace
r_else
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;per_mask
)paren
suffix:semicolon
id|val
op_or_assign
l_int|1
op_lshift
(paren
l_int|31
op_minus
(paren
id|irq
op_minus
id|MPC52xx_PERP_IRQ_BASE
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;per_mask
comma
id|val
)paren
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|mpc52xx_ic_enable
id|mpc52xx_ic_enable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|u32
id|val
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
id|MPC52xx_IRQ0
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_or_assign
l_int|1
op_lshift
l_int|11
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
OL
id|MPC52xx_IRQ1
)paren
(brace
id|BUG
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
op_le
id|MPC52xx_IRQ3
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_or_assign
l_int|1
op_lshift
(paren
l_int|10
op_minus
(paren
id|irq
op_minus
id|MPC52xx_IRQ1
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
OL
id|MPC52xx_SDMA_IRQ_BASE
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;main_mask
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|16
op_minus
(paren
id|irq
op_minus
id|MPC52xx_MAIN_IRQ_BASE
)paren
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;main_mask
comma
id|val
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
OL
id|MPC52xx_PERP_IRQ_BASE
)paren
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|sdma-&gt;IntMask
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|MPC52xx_SDMA_IRQ_BASE
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|sdma-&gt;IntMask
comma
id|val
)paren
suffix:semicolon
)brace
r_else
(brace
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;per_mask
)paren
suffix:semicolon
id|val
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
(paren
id|irq
op_minus
id|MPC52xx_PERP_IRQ_BASE
)paren
)paren
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;per_mask
comma
id|val
)paren
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|mpc52xx_ic_ack
id|mpc52xx_ic_ack
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|u32
id|val
suffix:semicolon
multiline_comment|/*&n;&t; * Only some irqs are reset here, others in interrupting hardware.&n;&t; */
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
id|MPC52xx_IRQ0
suffix:colon
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_or_assign
l_int|0x08000000
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MPC52xx_CCS_IRQ
suffix:colon
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;enc_status
)paren
suffix:semicolon
id|val
op_or_assign
l_int|0x00000400
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;enc_status
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MPC52xx_IRQ1
suffix:colon
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_or_assign
l_int|0x04000000
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MPC52xx_IRQ2
suffix:colon
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_or_assign
l_int|0x02000000
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MPC52xx_IRQ3
suffix:colon
id|val
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|val
op_or_assign
l_int|0x01000000
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
(brace
)brace
r_if
c_cond
(paren
id|irq
op_ge
id|MPC52xx_SDMA_IRQ_BASE
op_logical_and
id|irq
OL
(paren
id|MPC52xx_SDMA_IRQ_BASE
op_plus
id|MPC52xx_SDMA_IRQ_NUM
)paren
)paren
(brace
id|out_be32
c_func
(paren
op_amp
id|sdma-&gt;IntPend
comma
l_int|1
op_lshift
(paren
id|irq
op_minus
id|MPC52xx_SDMA_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|mpc52xx_ic_disable_and_ack
id|mpc52xx_ic_disable_and_ack
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|mpc52xx_ic_disable
c_func
(paren
id|irq
)paren
suffix:semicolon
id|mpc52xx_ic_ack
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mpc52xx_ic_end
id|mpc52xx_ic_end
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|mpc52xx_ic_enable
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|variable|mpc52xx_ic
r_static
r_struct
id|hw_interrupt_type
id|mpc52xx_ic
op_assign
(brace
dot
r_typename
op_assign
l_string|&quot; MPC52xx  &quot;
comma
dot
id|enable
op_assign
id|mpc52xx_ic_enable
comma
dot
id|disable
op_assign
id|mpc52xx_ic_disable
comma
dot
id|ack
op_assign
id|mpc52xx_ic_disable_and_ack
comma
dot
id|end
op_assign
id|mpc52xx_ic_end
comma
)brace
suffix:semicolon
r_void
id|__init
DECL|function|mpc52xx_init_irq
id|mpc52xx_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
id|u32
id|intr_ctrl
suffix:semicolon
multiline_comment|/* Remap the necessary zones */
id|intr
op_assign
id|ioremap
c_func
(paren
id|MPC52xx_PA
c_func
(paren
id|MPC52xx_INTR_OFFSET
)paren
comma
id|MPC52xx_INTR_SIZE
)paren
suffix:semicolon
id|sdma
op_assign
id|ioremap
c_func
(paren
id|MPC52xx_PA
c_func
(paren
id|MPC52xx_SDMA_OFFSET
)paren
comma
id|MPC52xx_SDMA_SIZE
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|intr
op_eq
l_int|NULL
)paren
op_logical_or
(paren
id|sdma
op_eq
l_int|NULL
)paren
)paren
id|panic
c_func
(paren
l_string|&quot;Can&squot;t ioremap PIC/SDMA register for init_irq !&quot;
)paren
suffix:semicolon
multiline_comment|/* Disable all interrupt sources. */
id|out_be32
c_func
(paren
op_amp
id|sdma-&gt;IntPend
comma
l_int|0xffffffff
)paren
suffix:semicolon
multiline_comment|/* 1 means clear pending */
id|out_be32
c_func
(paren
op_amp
id|sdma-&gt;IntMask
comma
l_int|0xffffffff
)paren
suffix:semicolon
multiline_comment|/* 1 means disabled */
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;per_mask
comma
l_int|0x7ffffc00
)paren
suffix:semicolon
multiline_comment|/* 1 means disabled */
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;main_mask
comma
l_int|0x00010fff
)paren
suffix:semicolon
multiline_comment|/* 1 means disabled */
id|intr_ctrl
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
)paren
suffix:semicolon
id|intr_ctrl
op_and_assign
l_int|0x00ff0000
suffix:semicolon
multiline_comment|/* Keeps IRQ[0-3] config */
id|intr_ctrl
op_or_assign
l_int|0x0f000000
op_or
multiline_comment|/* clear IRQ 0-3 */
l_int|0x00001000
op_or
multiline_comment|/* MEE master external enable */
l_int|0x00000000
op_or
multiline_comment|/* 0 means disable IRQ 0-3 */
l_int|0x00000001
suffix:semicolon
multiline_comment|/* CEb route critical normally */
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;ctrl
comma
id|intr_ctrl
)paren
suffix:semicolon
multiline_comment|/* Zero a bunch of the priority settings.  */
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;per_pri1
comma
l_int|0
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;per_pri2
comma
l_int|0
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;per_pri3
comma
l_int|0
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;main_pri1
comma
l_int|0
)paren
suffix:semicolon
id|out_be32
c_func
(paren
op_amp
id|intr-&gt;main_pri2
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Initialize irq_desc[i].handler&squot;s with mpc52xx_ic. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|mpc52xx_ic
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_LEVEL
suffix:semicolon
)brace
DECL|macro|IRQn_MODE
mdefine_line|#define IRQn_MODE(intr_ctrl,irq) (((intr_ctrl) &gt;&gt; (22-(i&lt;&lt;1))) &amp; 0x03)
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|4
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|mode
suffix:semicolon
id|mode
op_assign
id|IRQn_MODE
c_func
(paren
id|intr_ctrl
comma
id|i
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|mode
op_eq
l_int|0x1
)paren
op_logical_or
(paren
id|mode
op_eq
l_int|0x2
)paren
)paren
id|irq_desc
(braket
id|i
ques
c_cond
id|MPC52xx_IRQ1
op_plus
id|i
op_minus
l_int|1
suffix:colon
id|MPC52xx_IRQ0
)braket
dot
id|status
op_assign
l_int|0
suffix:semicolon
)brace
)brace
r_int
DECL|function|mpc52xx_get_irq
id|mpc52xx_get_irq
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|u32
id|status
suffix:semicolon
r_int
id|irq
op_assign
op_minus
l_int|1
suffix:semicolon
id|status
op_assign
id|in_be32
c_func
(paren
op_amp
id|intr-&gt;enc_status
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
op_amp
l_int|0x00000400
)paren
(brace
multiline_comment|/* critical */
id|irq
op_assign
(paren
id|status
op_rshift
l_int|8
)paren
op_amp
l_int|0x3
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
l_int|2
)paren
multiline_comment|/* high priority peripheral */
r_goto
id|peripheral
suffix:semicolon
id|irq
op_add_assign
id|MPC52xx_CRIT_IRQ_BASE
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|status
op_amp
l_int|0x00200000
)paren
(brace
multiline_comment|/* main */
id|irq
op_assign
(paren
id|status
op_rshift
l_int|16
)paren
op_amp
l_int|0x1f
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
l_int|4
)paren
multiline_comment|/* low priority peripheral */
r_goto
id|peripheral
suffix:semicolon
id|irq
op_add_assign
id|MPC52xx_MAIN_IRQ_BASE
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|status
op_amp
l_int|0x20000000
)paren
(brace
multiline_comment|/* peripheral */
id|peripheral
suffix:colon
id|irq
op_assign
(paren
id|status
op_rshift
l_int|24
)paren
op_amp
l_int|0x1f
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
l_int|0
)paren
(brace
multiline_comment|/* bestcomm */
id|status
op_assign
id|in_be32
c_func
(paren
op_amp
id|sdma-&gt;IntPend
)paren
suffix:semicolon
id|irq
op_assign
id|ffs
c_func
(paren
id|status
)paren
op_plus
id|MPC52xx_SDMA_IRQ_BASE
op_minus
l_int|1
suffix:semicolon
)brace
r_else
id|irq
op_add_assign
id|MPC52xx_PERP_IRQ_BASE
suffix:semicolon
)brace
r_return
id|irq
suffix:semicolon
)brace
eof
