Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
