Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 146: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[24]/TChk146_2229 at time 110221 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 146: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk146_2229 at time 110222 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 120215 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 120299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 120346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 120367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 130244 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 130313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 130321 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2225 at time 130333 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 130390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 130400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 130419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 140226 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 140309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 140347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 140385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 140388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 150343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 150347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 150385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 150401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 150430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 160224 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 160304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 160308 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 160312 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2225 at time 160331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 160367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 160391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 160401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 160421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 160430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 170232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 170301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 170347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 170364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 170385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 180205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 180289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 180309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 180343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 180352 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 180385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 180406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 190202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 190286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 190309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 190343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 190347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 190385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 190388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 190401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 190418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 190510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 200301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 200308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2225 at time 200331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 200336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 200343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 200385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 210205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 210289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 210309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 210343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 210385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 210388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 210418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 220277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 220286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 220313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 220355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 220376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 220400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 220510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 230202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 230286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 230309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 230385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 230388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 230510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 240309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 240343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 240385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 240388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 240401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 240418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 240430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 250301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 250308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2228 at time 250331 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 250336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 250343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 250385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 250388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 250418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 260215 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk142_2225 at time 260277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 260299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 260313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 260321 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 260376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 260400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 260419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 270235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 270312 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 270336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 270367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 270391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 270419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 270421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 270510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 280336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 280367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 280390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 280391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 280421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 290226 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 290235 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 290310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2228 at time 290333 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 290346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 290421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 300205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 300315 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 300336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 300357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 300390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 300432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 310244 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 310289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 310321 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 310376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 310430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 310430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 320218 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 320232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 320301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 320364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 320385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 320404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 320433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 330215 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 330301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 330347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 330364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 330385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 330388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 330401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 330418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 330430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 340205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 340244 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 340313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 340401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 340430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 350205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 350244 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 350277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 350313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 350376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 350419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 350430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 360205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 360289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 360309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 360336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 360385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 360390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 370232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 370289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 370301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 370309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 370336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 370343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 370385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 370390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 370418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 370419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 380205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 380249 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 380289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 380318 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 380440 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 390235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 390304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 390312 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 390367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 390390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 390391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 390419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 400286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 400304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 400312 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 400346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 400350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 400367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 400391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 400404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 400510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 410304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 410312 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 410346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 410347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 410391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 410421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 410510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 420218 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 420302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 420364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 420385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 420388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 420418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 420419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 430286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 430309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 430385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 430388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 430444 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 430510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 440202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 440244 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 440286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 440355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 440400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 440430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 440510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 450202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 450244 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 450277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 450313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 450400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 450430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 450510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 460244 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 460289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 460321 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 460355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 460376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 460400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 470202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 470304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 470312 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 470346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 470390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 470391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 470419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 470421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 470510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 480205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 480304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 480312 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 480347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 480367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 480430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 490202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 490232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 490364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 490385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 490418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 490510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 500218 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 500302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 500313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 500321 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 500376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 500390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 500419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 510299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 510301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 510309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 510343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 510364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 510385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 510388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 510390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 510418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 520227 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 520278 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 520311 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 520314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2228 at time 520334 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 520377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 520401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 520419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 530202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 530235 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 530286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 530312 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 530346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 530367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 530421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 530510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 540202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 540244 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 540321 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 540336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 540355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 540376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 540390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 540419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 540430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 540510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 550224 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 550232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 550301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 550308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 550309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 550347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 550364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 550385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 560232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 560289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 560301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 560309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 560343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 560385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 560418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 560430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 570205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 570304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 570421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 580205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 580232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 580289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 580309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 580364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 580385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 580388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 580404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 580433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 590202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 590232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 590301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 590309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 590336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 590385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 590418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 590510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 600205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 600232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 600289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 600301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 600343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 600364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 600385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 600388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 600418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 600419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 610205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 610289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 610309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 610336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 610364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 610385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 620316 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 620433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 620510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 630202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 630235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 630286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 630304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 630346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 630390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 630391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 630419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 630510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 640202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 640232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 640301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 640336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 640343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 640385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 640388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 640390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 640418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 640510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 650336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 650364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 650385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 650418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 650419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 650510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 660232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 660286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 660301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 660309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 660343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 660364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 660385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 660390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 660418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 660510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 670205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 670304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 670346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 670352 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 670367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 670435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 680232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 680286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 680301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 680343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 680350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 680385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 680388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 680404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 680418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 680510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 690232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 690301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 690309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2225 at time 690331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 690364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 690385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 690404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 690418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 700202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 700286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 700343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 700364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 700385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 700419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 700510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 710224 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 710304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 710308 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 710312 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 710346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 710347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 710367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 710391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 710430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 720224 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 720244 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 720313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 720336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 720376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 720390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 720430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 730205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 730304 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 730312 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 730346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 730391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 730419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 730421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 740235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 740289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 740304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 740367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 740390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 740391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 740421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 750205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 750301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 750309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 750385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 750388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 750418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 760224 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 760232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 760301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 760309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 760350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 760385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 760388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 760418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 770202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 770301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 770309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 770343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 770385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 770388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 770418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 770430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 770510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 780286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 780313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 780355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 780390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 780400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 780419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 780510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 790301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 790309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 790385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 790390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 790418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 800336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 800346 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 800391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 800421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 800510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 810235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 810304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 810346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 810350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 810421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 810433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 810510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 820202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 820232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 820286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 820301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 820309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 820336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 820364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 820385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 820388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 820510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 830205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 830232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 830301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 830385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 830418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 840205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 840232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 840301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 840309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 840343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 840364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 840385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 850202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 850245 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk142_2225 at time 850278 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 850286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 850314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 850347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 850377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 850401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 850430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 850431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 850510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 860202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 860245 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 860278 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 860377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 860401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 860510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 870301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 870343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 870347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 870364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 870385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 870388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 870418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 870430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 880302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 880343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 880385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 880388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 890289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 890304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 890312 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 890336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 890346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 890367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 900218 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 900302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 900364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 900385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 900418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 900419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 910286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 910301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 910385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 910390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 910510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 920286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 920301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 920343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 920350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 920385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 920388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 920404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 920418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 920433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 920510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 930301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 930352 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 930364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 930385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 930388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 930418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 930435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 930510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 940232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 940286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 940301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 940309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 940336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 940343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 940385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 940390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 940419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 940510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 950202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 950286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 950347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 950364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 950385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 950401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 950510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 960202 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 960301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 960343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 960385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 960390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 960418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 960510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 970277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 970355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 970401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 970430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 970430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 970510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 980232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 980343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 980385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 980388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 980390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 980418 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 980419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 980510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 990232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 990301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 990336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 990343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 990364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 990385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 990418 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 990419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 1000205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 1000232 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 1000343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 1000385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 1000388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 1000390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 1000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 1010205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 1010289 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 1010352 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 1010385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 1010406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 1020308 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2225 at time 1020331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 1020336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 1020364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk142_2225 at time 1020385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 1020419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk145_2228 at time 1030218 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 1030321 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 1030355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 1030390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 1030400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 1030419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk145_2228 at time 1030430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk142_2225 at time 1040277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 1040321 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 1040347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk142_2225 at time 1040355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 1040401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 1040430 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk142_2225 at time 1040430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 1050232 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 1050301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk145_2228 at time 1050385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk142_2225 at time 1050510 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk142_2225 at time 1060235 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 1060367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 1060390 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk142_2225 at time 1060391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk142_2225 at time 1060419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[25]/TChk145_2228 at time 1070244 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk142_2225 at time 1070286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 1070313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk145_2228 at time 1070350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 1070376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk145_2228 at time 1070404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[0]/TChk145_2228 at time 1070510 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[30]/TChk142_2225 at time 1080226 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[19]/TChk145_2228 at time 1080277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk145_2228 at time 1080313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk145_2228 at time 1080321 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[0]/TChk142_2225 at time 1080347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2225 at time 1080376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[14]/TChk142_2225 at time 1080401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[20]/TChk145_2228 at time 1090289 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[28]/TChk142_2225 at time 1090304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[20]/TChk142_2225 at time 1090312 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk145_2228 at time 1090346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2228 at time 1090367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[18]/TChk145_2228 at time 1090391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[15]/TChk145_2228 at time 1090419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
