{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687289378577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687289378587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 21:29:38 2023 " "Processing started: Tue Jun 20 21:29:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687289378587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687289378587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off upravitelj -c upravitelj " "Command: quartus_map --read_settings_files=on --write_settings_files=off upravitelj -c upravitelj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687289378587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687289378876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/psds/projekt/buzzer/buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /psds/projekt/buzzer/buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-buzzer_arch " "Found design unit 1: buzzer-buzzer_arch" {  } { { "../buzzer/buzzer.vhd" "" { Text "D:/PSDS/projekt/buzzer/buzzer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379330 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "../buzzer/buzzer.vhd" "" { Text "D:/PSDS/projekt/buzzer/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/psds/projekt/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /psds/projekt/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ROM_arch " "Found design unit 1: ROM-ROM_arch" {  } { { "../ROM/ROM.vhd" "" { Text "D:/PSDS/projekt/ROM/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379334 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.vhd" "" { Text "D:/PSDS/projekt/ROM/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/psds/projekt/seg27/seg27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /psds/projekt/seg27/seg27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg27-Seg27 " "Found design unit 1: seg27-Seg27" {  } { { "../seg27/seg27.vhd" "" { Text "D:/PSDS/projekt/seg27/seg27.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379337 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg27 " "Found entity 1: seg27" {  } { { "../seg27/seg27.vhd" "" { Text "D:/PSDS/projekt/seg27/seg27.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/psds/projekt/player/player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /psds/projekt/player/player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player-player_arch " "Found design unit 1: player-player_arch" {  } { { "../player/player.vhd" "" { Text "D:/PSDS/projekt/player/player.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379339 ""} { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "../player/player.vhd" "" { Text "D:/PSDS/projekt/player/player.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/psds/projekt/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /psds/projekt/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379342 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/psds/projekt/sonic/sonic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /psds/projekt/sonic/sonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonic-sonic_arch " "Found design unit 1: sonic-sonic_arch" {  } { { "../sonic/sonic.vhd" "" { Text "D:/PSDS/projekt/sonic/sonic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379344 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "../sonic/sonic.vhd" "" { Text "D:/PSDS/projekt/sonic/sonic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upravitelj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upravitelj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upravitelj-upravitelj_arch " "Found design unit 1: upravitelj-upravitelj_arch" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379346 ""} { "Info" "ISGN_ENTITY_NAME" "1 upravitelj " "Found entity 1: upravitelj" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289379346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289379346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "upravitelj " "Elaborating entity \"upravitelj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687289379370 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton5\[0\] upravitelj.vhd(147) " "Inferred latch for \"a_ton5\[0\]\" at upravitelj.vhd(147)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton5\[1\] upravitelj.vhd(147) " "Inferred latch for \"a_ton5\[1\]\" at upravitelj.vhd(147)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton4\[0\] upravitelj.vhd(146) " "Inferred latch for \"a_ton4\[0\]\" at upravitelj.vhd(146)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton4\[1\] upravitelj.vhd(146) " "Inferred latch for \"a_ton4\[1\]\" at upravitelj.vhd(146)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton3\[0\] upravitelj.vhd(145) " "Inferred latch for \"a_ton3\[0\]\" at upravitelj.vhd(145)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton3\[1\] upravitelj.vhd(145) " "Inferred latch for \"a_ton3\[1\]\" at upravitelj.vhd(145)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton2\[0\] upravitelj.vhd(144) " "Inferred latch for \"a_ton2\[0\]\" at upravitelj.vhd(144)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379380 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton2\[1\] upravitelj.vhd(144) " "Inferred latch for \"a_ton2\[1\]\" at upravitelj.vhd(144)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton1\[0\] upravitelj.vhd(143) " "Inferred latch for \"a_ton1\[0\]\" at upravitelj.vhd(143)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ton1\[1\] upravitelj.vhd(143) " "Inferred latch for \"a_ton1\[1\]\" at upravitelj.vhd(143)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.BRISANJE upravitelj.vhd(107) " "Inferred latch for \"state_next.BRISANJE\" at upravitelj.vhd(107)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.SVIRANJE upravitelj.vhd(107) " "Inferred latch for \"state_next.SVIRANJE\" at upravitelj.vhd(107)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.SNIMANJE upravitelj.vhd(107) " "Inferred latch for \"state_next.SNIMANJE\" at upravitelj.vhd(107)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.NISTA upravitelj.vhd(107) " "Inferred latch for \"state_next.NISTA\" at upravitelj.vhd(107)" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379381 "|upravitelj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:za_playera " "Elaborating entity \"player\" for hierarchy \"player:za_playera\"" {  } { { "upravitelj.vhd" "za_playera" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289379382 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_address\[0\] player.vhd(73) " "Inferred latch for \"read_address\[0\]\" at player.vhd(73)" {  } { { "../player/player.vhd" "" { Text "D:/PSDS/projekt/player/player.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379383 "|upravitelj|player:za_playera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_address\[1\] player.vhd(73) " "Inferred latch for \"read_address\[1\]\" at player.vhd(73)" {  } { { "../player/player.vhd" "" { Text "D:/PSDS/projekt/player/player.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379383 "|upravitelj|player:za_playera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM player:za_playera\|ROM:za_ROM " "Elaborating entity \"ROM\" for hierarchy \"player:za_playera\|ROM:za_ROM\"" {  } { { "../player/player.vhd" "za_ROM" { Text "D:/PSDS/projekt/player/player.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289379386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer player:za_playera\|buzzer:za_buzzer " "Elaborating entity \"buzzer\" for hierarchy \"player:za_playera\|buzzer:za_buzzer\"" {  } { { "../player/player.vhd" "za_buzzer" { Text "D:/PSDS/projekt/player/player.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289379397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:za_sonica " "Elaborating entity \"sonic\" for hierarchy \"sonic:za_sonica\"" {  } { { "upravitelj.vhd" "za_sonica" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289379409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable sonic.vhd(22) " "Verilog HDL or VHDL warning at sonic.vhd(22): object \"enable\" assigned a value but never read" {  } { { "../sonic/sonic.vhd" "" { Text "D:/PSDS/projekt/sonic/sonic.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687289379409 "|upravitelj|sonic:za_sonica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg27 seg27:za_Hex0 " "Elaborating entity \"seg27\" for hierarchy \"seg27:za_Hex0\"" {  } { { "upravitelj.vhd" "za_Hex0" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289379415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:za_RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:za_RAM\"" {  } { { "upravitelj.vhd" "za_RAM" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289379418 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wdata_i RAM.vhd(34) " "VHDL Process Statement warning at RAM.vhd(34): signal \"wdata_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687289379419 "|upravitelj|RAM:za_RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waddr_i RAM.vhd(34) " "VHDL Process Statement warning at RAM.vhd(34): signal \"waddr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687289379419 "|upravitelj|RAM:za_RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram RAM.vhd(29) " "VHDL Process Statement warning at RAM.vhd(29): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1687289379419 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[0\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[0\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[1\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[1\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[2\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[2\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[3\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[3\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[4\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[4\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[5\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[5\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[6\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[6\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[7\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[7\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[8\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[8\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[9\] RAM.vhd(29) " "Inferred latch for \"ram\[0\]\[9\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[0\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[1\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[2\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[3\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[4\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[4\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[5\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[5\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[6\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[6\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[7\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[7\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[8\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[8\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[9\] RAM.vhd(29) " "Inferred latch for \"ram\[1\]\[9\]\" at RAM.vhd(29)" {  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687289379420 "|upravitelj|RAM:za_RAM"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:za_sonica\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:za_sonica\|Div0\"" {  } { { "../sonic/sonic.vhd" "Div0" { Text "D:/PSDS/projekt/sonic/sonic.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687289380098 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1687289380098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:za_sonica\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sonic:za_sonica\|lpm_divide:Div0\"" {  } { { "../sonic/sonic.vhd" "" { Text "D:/PSDS/projekt/sonic/sonic.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687289380916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:za_sonica\|lpm_divide:Div0 " "Instantiated megafunction \"sonic:za_sonica\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289380916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289380916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289380916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289380916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687289380916 ""}  } { { "../sonic/sonic.vhd" "" { Text "D:/PSDS/projekt/sonic/sonic.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687289380916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mto " "Found entity 1: lpm_divide_mto" {  } { { "db/lpm_divide_mto.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/lpm_divide_mto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289380975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289380975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/abs_divider_3dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289381016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289381016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i5f " "Found entity 1: alt_u_div_i5f" {  } { { "db/alt_u_div_i5f.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/alt_u_div_i5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289381084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289381084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289381618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289381618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289381689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289381689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_vr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_vr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_vr9 " "Found entity 1: lpm_abs_vr9" {  } { { "db/lpm_abs_vr9.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/lpm_abs_vr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289381711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289381711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "D:/PSDS/projekt/upravitelj/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687289381729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687289381729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1687289382081 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1687289382081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[4\] " "Latch RAM:za_RAM\|ram\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382148 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[4\] " "Latch RAM:za_RAM\|ram\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382148 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[2\] " "Latch RAM:za_RAM\|ram\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382148 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[2\] " "Latch RAM:za_RAM\|ram\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382152 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[0\] " "Latch RAM:za_RAM\|ram\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382152 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[0\] " "Latch RAM:za_RAM\|ram\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382152 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[6\] " "Latch RAM:za_RAM\|ram\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382153 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[6\] " "Latch RAM:za_RAM\|ram\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382154 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[8\] " "Latch RAM:za_RAM\|ram\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382154 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[8\] " "Latch RAM:za_RAM\|ram\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382154 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[5\] " "Latch RAM:za_RAM\|ram\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382155 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[5\] " "Latch RAM:za_RAM\|ram\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382155 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[3\] " "Latch RAM:za_RAM\|ram\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382155 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[3\] " "Latch RAM:za_RAM\|ram\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382156 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[1\] " "Latch RAM:za_RAM\|ram\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382156 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[1\] " "Latch RAM:za_RAM\|ram\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382156 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[7\] " "Latch RAM:za_RAM\|ram\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382156 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[7\] " "Latch RAM:za_RAM\|ram\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382156 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[0\]\[9\] " "Latch RAM:za_RAM\|ram\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382157 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:za_RAM\|ram\[1\]\[9\] " "Latch RAM:za_RAM\|ram\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SNIMANJE " "Ports D and ENA on the latch are fed by the same signal state.SNIMANJE" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687289382158 ""}  } { { "../RAM/RAM.vhd" "" { Text "D:/PSDS/projekt/RAM/RAM.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687289382158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "upravitelj.vhd" "" { Text "D:/PSDS/projekt/upravitelj/upravitelj.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687289383680 "|upravitelj|Hex4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687289383680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1687289384075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687289384299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687289384299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1553 " "Implemented 1553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687289384433 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687289384433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1518 " "Implemented 1518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687289384433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687289384433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687289384453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 21:29:44 2023 " "Processing ended: Tue Jun 20 21:29:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687289384453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687289384453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687289384453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687289384453 ""}
