# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../registro.srcs/sources_1/new/registro1.vhd" \
"../../../../registro.srcs/sim_1/new/tb_registro.vhd" \

# Do not sort compile order
nosort
