[13:58:40.942] <TB0>     INFO: *** Welcome to pxar ***
[13:58:40.943] <TB0>     INFO: *** Today: 2016/04/19
[13:58:40.949] <TB0>     INFO: *** Version: b2a7-dirty
[13:58:40.949] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:58:40.950] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:58:40.950] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//defaultMaskFile.dat
[13:58:40.950] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C15.dat
[13:58:41.025] <TB0>     INFO:         clk: 4
[13:58:41.025] <TB0>     INFO:         ctr: 4
[13:58:41.025] <TB0>     INFO:         sda: 19
[13:58:41.025] <TB0>     INFO:         tin: 9
[13:58:41.025] <TB0>     INFO:         level: 15
[13:58:41.025] <TB0>     INFO:         triggerdelay: 0
[13:58:41.025] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:58:41.025] <TB0>     INFO: Log level: DEBUG
[13:58:41.036] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:58:41.049] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:58:41.052] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:58:41.054] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:58:42.607] <TB0>     INFO: DUT info: 
[13:58:42.607] <TB0>     INFO: The DUT currently contains the following objects:
[13:58:42.607] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:58:42.607] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:58:42.607] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:58:42.607] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:58:42.607] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.607] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.608] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.608] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.608] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.608] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.608] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.608] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:58:42.609] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:58:42.610] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:58:42.614] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32239616
[13:58:42.614] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x226ef90
[13:58:42.614] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x21e3770
[13:58:42.614] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f56a5d94010
[13:58:42.614] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f56abfff510
[13:58:42.614] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32305152 fPxarMemory = 0x7f56a5d94010
[13:58:42.615] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[13:58:42.616] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:58:42.616] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:58:42.616] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:58:43.017] <TB0>     INFO: enter 'restricted' command line mode
[13:58:43.017] <TB0>     INFO: enter test to run
[13:58:43.017] <TB0>     INFO:   test: FPIXTest no parameter change
[13:58:43.017] <TB0>     INFO:   running: fpixtest
[13:58:43.017] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:58:43.019] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:58:43.020] <TB0>     INFO: ######################################################################
[13:58:43.020] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:58:43.020] <TB0>     INFO: ######################################################################
[13:58:43.023] <TB0>     INFO: ######################################################################
[13:58:43.023] <TB0>     INFO: PixTestPretest::doTest()
[13:58:43.023] <TB0>     INFO: ######################################################################
[13:58:43.026] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:43.026] <TB0>     INFO:    PixTestPretest::programROC() 
[13:58:43.026] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:01.043] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:59:01.043] <TB0>     INFO: IA differences per ROC:  16.9 17.7 16.9 16.9 16.9 18.5 16.9 16.9 16.1 18.5 20.1 16.9 19.3 19.3 16.9 16.9
[13:59:01.110] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:01.110] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:59:01.110] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:01.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:59:01.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[13:59:01.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 23.7188 mA
[13:59:01.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  91 Ia 24.5188 mA
[13:59:01.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  89 Ia 24.5188 mA
[13:59:01.718] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[13:59:01.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[13:59:01.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[13:59:02.020] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 23.7188 mA
[13:59:02.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  87 Ia 23.7188 mA
[13:59:02.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  89 Ia 24.5188 mA
[13:59:02.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.5188 mA
[13:59:02.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 23.7188 mA
[13:59:02.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[13:59:02.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5188 mA
[13:59:02.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5188 mA
[13:59:02.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7188 mA
[13:59:02.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  87 Ia 24.5188 mA
[13:59:03.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 23.7188 mA
[13:59:03.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  87 Ia 24.5188 mA
[13:59:03.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 23.7188 mA
[13:59:03.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  87 Ia 24.5188 mA
[13:59:03.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 24.5188 mA
[13:59:03.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 24.5188 mA
[13:59:03.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 22.9188 mA
[13:59:03.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3187 mA
[13:59:03.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 24.5188 mA
[13:59:03.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 23.7188 mA
[13:59:04.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  94 Ia 25.3187 mA
[13:59:04.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 22.9188 mA
[13:59:04.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 25.3187 mA
[13:59:04.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 23.7188 mA
[13:59:04.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  89 Ia 23.7188 mA
[13:59:04.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  91 Ia 24.5188 mA
[13:59:04.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  89 Ia 22.9188 mA
[13:59:04.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  96 Ia 25.3187 mA
[13:59:04.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  89 Ia 22.9188 mA
[13:59:04.944] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[13:59:05.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5188 mA
[13:59:05.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 23.7188 mA
[13:59:05.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  89 Ia 23.7188 mA
[13:59:05.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  91 Ia 24.5188 mA
[13:59:05.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  89 Ia 23.7188 mA
[13:59:05.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  91 Ia 24.5188 mA
[13:59:05.648] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  89 Ia 24.5188 mA
[13:59:05.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.5188 mA
[13:59:05.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.7188 mA
[13:59:05.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 23.7188 mA
[13:59:06.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  89 Ia 24.5188 mA
[13:59:06.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[13:59:06.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 25.3187 mA
[13:59:06.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 23.7188 mA
[13:59:06.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  89 Ia 23.7188 mA
[13:59:06.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  91 Ia 24.5188 mA
[13:59:06.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  89 Ia 23.7188 mA
[13:59:06.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  91 Ia 24.5188 mA
[13:59:06.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  89 Ia 23.7188 mA
[13:59:06.960] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  91 Ia 24.5188 mA
[13:59:07.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  89 Ia 23.7188 mA
[13:59:07.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  91 Ia 23.7188 mA
[13:59:07.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  93 Ia 24.5188 mA
[13:59:07.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.7188 mA
[13:59:07.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  80 Ia 24.5188 mA
[13:59:07.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  78 Ia 23.7188 mA
[13:59:07.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 23.7188 mA
[13:59:07.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  82 Ia 24.5188 mA
[13:59:07.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 23.7188 mA
[13:59:07.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  82 Ia 24.5188 mA
[13:59:08.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  80 Ia 24.5188 mA
[13:59:08.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 22.9188 mA
[13:59:08.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 25.3187 mA
[13:59:08.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 22.9188 mA
[13:59:08.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 25.3187 mA
[13:59:08.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.3187 mA
[13:59:08.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 24.5188 mA
[13:59:08.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  92 Ia 24.5188 mA
[13:59:08.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  90 Ia 23.7188 mA
[13:59:08.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  92 Ia 23.7188 mA
[13:59:09.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  94 Ia 24.5188 mA
[13:59:09.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  92 Ia 23.7188 mA
[13:59:09.279] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  94 Ia 24.5188 mA
[13:59:09.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  92 Ia 23.7188 mA
[13:59:09.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  94 Ia 24.5188 mA
[13:59:09.582] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  92 Ia 23.7188 mA
[13:59:09.683] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  94 Ia 24.5188 mA
[13:59:09.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1188 mA
[13:59:09.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5188 mA
[13:59:09.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 23.7188 mA
[13:59:10.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  89 Ia 24.5188 mA
[13:59:10.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 23.7188 mA
[13:59:10.288] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  89 Ia 24.5188 mA
[13:59:10.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  87 Ia 23.7188 mA
[13:59:10.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  89 Ia 24.5188 mA
[13:59:10.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 23.7188 mA
[13:59:10.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  89 Ia 24.5188 mA
[13:59:10.791] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 23.7188 mA
[13:59:10.892] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  89 Ia 23.7188 mA
[13:59:10.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 20.5187 mA
[13:59:11.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  99 Ia 25.3187 mA
[13:59:11.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  92 Ia 22.9188 mA
[13:59:11.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  99 Ia 25.3187 mA
[13:59:11.396] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  92 Ia 23.7188 mA
[13:59:11.497] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  94 Ia 23.7188 mA
[13:59:11.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  96 Ia 25.3187 mA
[13:59:11.698] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  89 Ia 22.9188 mA
[13:59:11.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  96 Ia 24.5188 mA
[13:59:11.900] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  94 Ia 23.7188 mA
[13:59:11.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  96 Ia 24.5188 mA
[13:59:12.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  94 Ia 23.7188 mA
[13:59:12.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[13:59:12.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 25.3187 mA
[13:59:12.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 22.9188 mA
[13:59:12.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 25.3187 mA
[13:59:12.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 22.9188 mA
[13:59:12.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 25.3187 mA
[13:59:12.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7188 mA
[13:59:12.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 24.5188 mA
[13:59:13.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 22.9188 mA
[13:59:13.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 25.3187 mA
[13:59:13.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 22.9188 mA
[13:59:13.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 25.3187 mA
[13:59:13.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.7188 mA
[13:59:13.513] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  80 Ia 25.3187 mA
[13:59:13.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  73 Ia 22.9188 mA
[13:59:13.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 25.3187 mA
[13:59:13.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  73 Ia 22.9188 mA
[13:59:13.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  80 Ia 25.3187 mA
[13:59:14.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  73 Ia 22.9188 mA
[13:59:14.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  80 Ia 25.3187 mA
[13:59:14.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  73 Ia 22.9188 mA
[13:59:14.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 25.3187 mA
[13:59:14.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  73 Ia 22.9188 mA
[13:59:14.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 25.3187 mA
[13:59:14.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[13:59:14.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 23.7188 mA
[13:59:14.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  91 Ia 24.5188 mA
[13:59:14.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  89 Ia 24.5188 mA
[13:59:15.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  87 Ia 23.7188 mA
[13:59:15.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 24.5188 mA
[13:59:15.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  87 Ia 23.7188 mA
[13:59:15.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.7188 mA
[13:59:15.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  91 Ia 24.5188 mA
[13:59:15.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  89 Ia 24.5188 mA
[13:59:15.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  87 Ia 24.5188 mA
[13:59:15.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  85 Ia 22.9188 mA
[13:59:15.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7188 mA
[13:59:15.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  80 Ia 25.3187 mA
[13:59:16.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  73 Ia 22.9188 mA
[13:59:16.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[13:59:16.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.7188 mA
[13:59:16.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 25.3187 mA
[13:59:16.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  73 Ia 22.9188 mA
[13:59:16.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 24.5188 mA
[13:59:16.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.7188 mA
[13:59:16.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 25.3187 mA
[13:59:16.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  73 Ia 22.9188 mA
[13:59:16.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 25.3187 mA
[13:59:17.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[13:59:17.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  80 Ia 25.3187 mA
[13:59:17.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  73 Ia 22.9188 mA
[13:59:17.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 25.3187 mA
[13:59:17.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  73 Ia 22.9188 mA
[13:59:17.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  80 Ia 24.5188 mA
[13:59:17.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[13:59:17.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  80 Ia 25.3187 mA
[13:59:17.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  73 Ia 22.9188 mA
[13:59:17.950] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 25.3187 mA
[13:59:18.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  73 Ia 22.1188 mA
[13:59:18.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  84 Ia 26.1187 mA
[13:59:18.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[13:59:18.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 25.3187 mA
[13:59:18.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 23.7188 mA
[13:59:18.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  89 Ia 23.7188 mA
[13:59:18.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  91 Ia 24.5188 mA
[13:59:18.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  89 Ia 23.7188 mA
[13:59:18.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  91 Ia 24.5188 mA
[13:59:18.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  89 Ia 23.7188 mA
[13:59:19.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  91 Ia 24.5188 mA
[13:59:19.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 23.7188 mA
[13:59:19.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  91 Ia 24.5188 mA
[13:59:19.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  89 Ia 23.7188 mA
[13:59:19.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[13:59:19.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 23.7188 mA
[13:59:19.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  91 Ia 24.5188 mA
[13:59:19.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  89 Ia 24.5188 mA
[13:59:19.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  87 Ia 23.7188 mA
[13:59:19.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  89 Ia 23.7188 mA
[13:59:20.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  91 Ia 24.5188 mA
[13:59:20.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  89 Ia 23.7188 mA
[13:59:20.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  91 Ia 24.5188 mA
[13:59:20.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  89 Ia 24.5188 mA
[13:59:20.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  87 Ia 23.7188 mA
[13:59:20.573] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  89 Ia 23.7188 mA
[13:59:20.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:59:20.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:59:20.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  89
[13:59:20.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  89
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  93
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  94
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  89
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  94
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[13:59:20.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:59:20.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  84
[13:59:20.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  89
[13:59:20.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  89
[13:59:22.431] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 397.9 mA = 24.8687 mA/ROC
[13:59:22.431] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  20.1  20.9  20.1  19.3  19.3  20.9  20.1  19.3  20.9  20.9  19.3  19.3
[13:59:22.465] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:22.465] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:22.465] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:22.601] <TB0>     INFO: Expecting 231680 events.
[13:59:30.699] <TB0>     INFO: 231680 events read in total (7381ms).
[13:59:30.851] <TB0>     INFO: Test took 8383ms.
[13:59:31.051] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:59:31.054] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:59:31.058] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 56
[13:59:31.061] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:59:31.065] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:59:31.068] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 114 and Delta(CalDel) = 61
[13:59:31.073] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:59:31.076] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:59:31.080] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:59:31.083] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:59:31.088] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 120 and Delta(CalDel) = 62
[13:59:31.091] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:59:31.094] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 117 and Delta(CalDel) = 62
[13:59:31.098] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 126 and Delta(CalDel) = 57
[13:59:31.102] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 116 and Delta(CalDel) = 60
[13:59:31.106] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 101 and Delta(CalDel) = 59
[13:59:31.147] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:31.182] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:31.182] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:31.182] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:31.317] <TB0>     INFO: Expecting 231680 events.
[13:59:39.439] <TB0>     INFO: 231680 events read in total (7407ms).
[13:59:39.444] <TB0>     INFO: Test took 8258ms.
[13:59:39.470] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:59:39.784] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:59:39.788] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29
[13:59:39.792] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:59:39.796] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:59:39.800] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:59:39.805] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:59:39.809] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[13:59:39.814] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[13:59:39.818] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:59:39.821] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:59:39.825] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:59:39.828] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:59:39.833] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28
[13:59:39.836] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:59:39.840] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:59:39.874] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:59:39.874] <TB0>     INFO: CalDel:      133   139   115   130   129   133   143   149   124   131   135   137   144   119   129   125
[13:59:39.874] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    53    51    51    51    51    51
[13:59:39.878] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C1.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C2.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C3.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C4.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C5.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C6.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C7.dat
[13:59:39.879] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C8.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C9.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C10.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C11.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C12.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C13.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C14.dat
[13:59:39.880] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:39.880] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:59:39.880] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:39.881] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:59:39.881] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:59:39.967] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:59:39.967] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:59:39.967] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:59:39.967] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:59:39.973] <TB0>     INFO: ######################################################################
[13:59:39.974] <TB0>     INFO: PixTestTiming::doTest()
[13:59:39.974] <TB0>     INFO: ######################################################################
[13:59:39.974] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:39.974] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:59:39.974] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:39.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:59:41.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:59:44.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:59:46.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:59:48.690] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:59:50.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:59:53.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:59:55.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:59:57.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:00.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:02.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:04.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:06.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:09.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:11.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:13.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:16.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:17.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:19.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:20.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:22.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:23.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:25.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:26.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:28.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:31.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:44.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:00:56.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:01:08.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:20.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:32.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:45.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:57.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:59.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:02:00.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:02:02.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:02:03.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:02:05.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:02:06.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:02:08.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:02:09.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:02:12.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:02:13.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:02:15.262] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:02:16.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:02:18.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:02:19.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:02:21.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:02:22.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:02:25.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:02:27.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:02:29.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:02:31.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:02:34.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:02:36.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:02:38.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:02:41.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:43.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:45.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:47.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:50.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:52.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:54.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:56.970] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:59.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:01.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:03.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:06.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:08.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:10.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:12.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:15.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:17.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:19.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:21.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:24.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:26.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:03:28.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:03:31.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:03:33.538] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:03:35.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:03:38.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:03:40.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:03:41.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:03:43.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:03:44.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:03:46.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:03:47.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:03:49.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:03:50.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:03:52.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:03:54.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:03:55.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:03:57.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:03:58.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:00.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:01.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:03.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:04.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:06.205] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:07.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:09.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:10.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:12.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:04:13.810] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:04:16.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:04:17.605] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:04:19.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:04:30.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:04:34.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:04:47.023] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:04:48.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:04:50.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:04:52.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:04:54.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:04:56.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:04:59.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:05:01.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:05:03.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:05.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:08.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:10.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:12.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:15.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:05:17.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:05:19.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:05:21.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:05:24.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:05:26.823] <TB0>     INFO: TBM Phase Settings: 232
[14:05:26.824] <TB0>     INFO: 400MHz Phase: 2
[14:05:26.824] <TB0>     INFO: 160MHz Phase: 7
[14:05:26.824] <TB0>     INFO: Functional Phase Area: 4
[14:05:26.827] <TB0>     INFO: Test took 346853 ms.
[14:05:26.827] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:05:26.828] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:26.828] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:05:26.828] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:26.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:05:27.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:05:30.993] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:05:34.769] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:05:38.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:05:42.320] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:05:46.097] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:05:49.872] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:05:53.649] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:05:55.169] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:05:56.689] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:05:58.210] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:05:59.730] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:06:01.250] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:06:02.770] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:06:04.291] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:06:05.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:06:07.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:06:08.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:06:11.124] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:06:13.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:06:15.671] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:06:17.944] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:06:20.217] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:06:21.737] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:06:23.257] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:06:24.777] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:06:27.050] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:06:29.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:06:31.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:06:33.870] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:06:36.143] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:06:37.664] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:06:39.184] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:06:40.704] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:06:42.977] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:06:45.251] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:06:47.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:06:49.797] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:06:52.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:06:53.590] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:06:55.111] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:06:56.630] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:06:58.903] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:07:01.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:07:03.450] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:07:05.723] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:07:07.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:07:09.516] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:07:11.036] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:07:12.556] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:07:14.830] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:07:17.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:07:19.376] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:07:21.650] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:07:23.923] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:07:25.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:07:26.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:07:28.482] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:07:29.003] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:07:31.521] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:07:33.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:07:34.560] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:07:36.080] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:07:37.982] <TB0>     INFO: ROC Delay Settings: 228
[14:07:37.982] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:07:37.982] <TB0>     INFO: ROC Port 0 Delay: 4
[14:07:37.982] <TB0>     INFO: ROC Port 1 Delay: 4
[14:07:37.982] <TB0>     INFO: Functional ROC Area: 5
[14:07:37.985] <TB0>     INFO: Test took 131157 ms.
[14:07:37.985] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:07:37.985] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:37.985] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:07:37.985] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:39.124] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[14:07:39.125] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 8040 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c09 e022 c000 
[14:07:39.125] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4c08 4c09 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a103 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c09 e022 c000 
[14:07:39.125] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:07:53.250] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:53.251] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:08:07.319] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:07.319] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:08:21.419] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:21.419] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:08:35.555] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:35.555] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:08:49.642] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:49.642] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:09:03.692] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:03.692] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:09:17.749] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:17.749] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:09:31.770] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:31.770] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:09:45.810] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:45.810] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:09:59.842] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:00.224] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:00.236] <TB0>     INFO: Decoding statistics:
[14:10:00.236] <TB0>     INFO:   General information:
[14:10:00.236] <TB0>     INFO: 	 16bit words read:         240000000
[14:10:00.237] <TB0>     INFO: 	 valid events total:       20000000
[14:10:00.237] <TB0>     INFO: 	 empty events:             20000000
[14:10:00.237] <TB0>     INFO: 	 valid events with pixels: 0
[14:10:00.237] <TB0>     INFO: 	 valid pixel hits:         0
[14:10:00.237] <TB0>     INFO:   Event errors: 	           0
[14:10:00.237] <TB0>     INFO: 	 start marker:             0
[14:10:00.237] <TB0>     INFO: 	 stop marker:              0
[14:10:00.237] <TB0>     INFO: 	 overflow:                 0
[14:10:00.237] <TB0>     INFO: 	 invalid 5bit words:       0
[14:10:00.237] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:10:00.237] <TB0>     INFO:   TBM errors: 		           0
[14:10:00.237] <TB0>     INFO: 	 flawed TBM headers:       0
[14:10:00.237] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:10:00.237] <TB0>     INFO: 	 event ID mismatches:      0
[14:10:00.237] <TB0>     INFO:   ROC errors: 		           0
[14:10:00.237] <TB0>     INFO: 	 missing ROC header(s):    0
[14:10:00.237] <TB0>     INFO: 	 misplaced readback start: 0
[14:10:00.237] <TB0>     INFO:   Pixel decoding errors:	   0
[14:10:00.237] <TB0>     INFO: 	 pixel data incomplete:    0
[14:10:00.237] <TB0>     INFO: 	 pixel address:            0
[14:10:00.238] <TB0>     INFO: 	 pulse height fill bit:    0
[14:10:00.238] <TB0>     INFO: 	 buffer corruption:        0
[14:10:00.238] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.238] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:10:00.238] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.238] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.238] <TB0>     INFO:    Read back bit status: 1
[14:10:00.238] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.238] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.238] <TB0>     INFO:    Timings are good!
[14:10:00.238] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.238] <TB0>     INFO: Test took 142253 ms.
[14:10:00.238] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:10:00.238] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:10:00.238] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:00.238] <TB0>     INFO: PixTestTiming::doTest took 620271 ms.
[14:10:00.238] <TB0>     INFO: PixTestTiming::doTest() done
[14:10:00.238] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:10:00.239] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:10:00.239] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:10:00.239] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:10:00.239] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:10:00.239] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:10:00.239] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:10:00.591] <TB0>     INFO: ######################################################################
[14:10:00.591] <TB0>     INFO: PixTestAlive::doTest()
[14:10:00.591] <TB0>     INFO: ######################################################################
[14:10:00.594] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.595] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:10:00.595] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:00.596] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:10:00.941] <TB0>     INFO: Expecting 41600 events.
[14:10:05.006] <TB0>     INFO: 41600 events read in total (3350ms).
[14:10:05.007] <TB0>     INFO: Test took 4411ms.
[14:10:05.015] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:05.015] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:10:05.015] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:10:05.389] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:10:05.389] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0
[14:10:05.389] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0
[14:10:05.393] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:05.393] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:10:05.393] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:05.395] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:10:05.738] <TB0>     INFO: Expecting 41600 events.
[14:10:08.693] <TB0>     INFO: 41600 events read in total (2240ms).
[14:10:08.693] <TB0>     INFO: Test took 3298ms.
[14:10:08.693] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:08.693] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:10:08.693] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:10:08.694] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:10:09.096] <TB0>     INFO: PixTestAlive::maskTest() done
[14:10:09.096] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:10:09.099] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:09.099] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:10:09.099] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:09.100] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:10:09.451] <TB0>     INFO: Expecting 41600 events.
[14:10:13.550] <TB0>     INFO: 41600 events read in total (3385ms).
[14:10:13.551] <TB0>     INFO: Test took 4451ms.
[14:10:13.559] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:13.559] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:10:13.559] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:10:13.936] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:10:13.936] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:10:13.936] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:10:13.936] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:10:13.946] <TB0>     INFO: ######################################################################
[14:10:13.946] <TB0>     INFO: PixTestTrim::doTest()
[14:10:13.946] <TB0>     INFO: ######################################################################
[14:10:13.948] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:13.948] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:10:13.948] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:14.025] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:10:14.026] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:10:14.066] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:14.066] <TB0>     INFO:     run 1 of 1
[14:10:14.066] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:14.408] <TB0>     INFO: Expecting 5025280 events.
[14:10:59.417] <TB0>     INFO: 1407416 events read in total (44294ms).
[14:11:43.356] <TB0>     INFO: 2798816 events read in total (88233ms).
[14:12:26.765] <TB0>     INFO: 4194904 events read in total (131642ms).
[14:12:53.311] <TB0>     INFO: 5025280 events read in total (158188ms).
[14:12:53.354] <TB0>     INFO: Test took 159288ms.
[14:12:53.415] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:53.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:54.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:56.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:57.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:58.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:00.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:01.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:03.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:04.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:05.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:07.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:08.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:10.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:11.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:13.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:14.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:15.785] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243081216
[14:13:15.788] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8883 minThrLimit = 93.8313 minThrNLimit = 117.647 -> result = 93.8883 -> 93
[14:13:15.789] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9436 minThrLimit = 95.9254 minThrNLimit = 115.898 -> result = 95.9436 -> 95
[14:13:15.789] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0878 minThrLimit = 91.0703 minThrNLimit = 112.877 -> result = 91.0878 -> 91
[14:13:15.790] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.795 minThrLimit = 90.7503 minThrNLimit = 119.592 -> result = 90.795 -> 90
[14:13:15.790] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.093 minThrLimit = 103.002 minThrNLimit = 132.835 -> result = 103.093 -> 103
[14:13:15.790] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.658 minThrLimit = 109.642 minThrNLimit = 142.772 -> result = 109.658 -> 109
[14:13:15.791] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5434 minThrLimit = 93.5236 minThrNLimit = 116.5 -> result = 93.5434 -> 93
[14:13:15.791] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7947 minThrLimit = 94.777 minThrNLimit = 114.851 -> result = 94.7947 -> 94
[14:13:15.791] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9371 minThrLimit = 97.9351 minThrNLimit = 122.654 -> result = 97.9371 -> 97
[14:13:15.792] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.452 minThrLimit = 106.438 minThrNLimit = 138.516 -> result = 106.452 -> 106
[14:13:15.792] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 116.248 minThrLimit = 116.24 minThrNLimit = 146.186 -> result = 116.248 -> 116
[14:13:15.793] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7705 minThrLimit = 96.7593 minThrNLimit = 116.196 -> result = 96.7705 -> 96
[14:13:15.793] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.527 minThrLimit = 102.491 minThrNLimit = 127.693 -> result = 102.527 -> 102
[14:13:15.793] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 112.049 minThrLimit = 112.028 minThrNLimit = 150.245 -> result = 112.049 -> 112
[14:13:15.794] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.878 minThrLimit = 102.87 minThrNLimit = 127.874 -> result = 102.878 -> 102
[14:13:15.794] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1467 minThrLimit = 94.1438 minThrNLimit = 116.114 -> result = 94.1467 -> 94
[14:13:15.794] <TB0>     INFO: ROC 0 VthrComp = 93
[14:13:15.795] <TB0>     INFO: ROC 1 VthrComp = 95
[14:13:15.795] <TB0>     INFO: ROC 2 VthrComp = 91
[14:13:15.795] <TB0>     INFO: ROC 3 VthrComp = 90
[14:13:15.795] <TB0>     INFO: ROC 4 VthrComp = 103
[14:13:15.795] <TB0>     INFO: ROC 5 VthrComp = 109
[14:13:15.795] <TB0>     INFO: ROC 6 VthrComp = 93
[14:13:15.795] <TB0>     INFO: ROC 7 VthrComp = 94
[14:13:15.795] <TB0>     INFO: ROC 8 VthrComp = 97
[14:13:15.795] <TB0>     INFO: ROC 9 VthrComp = 106
[14:13:15.795] <TB0>     INFO: ROC 10 VthrComp = 116
[14:13:15.795] <TB0>     INFO: ROC 11 VthrComp = 96
[14:13:15.795] <TB0>     INFO: ROC 12 VthrComp = 102
[14:13:15.795] <TB0>     INFO: ROC 13 VthrComp = 112
[14:13:15.795] <TB0>     INFO: ROC 14 VthrComp = 102
[14:13:15.796] <TB0>     INFO: ROC 15 VthrComp = 94
[14:13:15.796] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:13:15.796] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:13:15.814] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:15.814] <TB0>     INFO:     run 1 of 1
[14:13:15.814] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:16.157] <TB0>     INFO: Expecting 5025280 events.
[14:13:52.558] <TB0>     INFO: 891192 events read in total (35686ms).
[14:14:27.673] <TB0>     INFO: 1779736 events read in total (70801ms).
[14:15:03.360] <TB0>     INFO: 2666400 events read in total (106488ms).
[14:15:38.394] <TB0>     INFO: 3542752 events read in total (141522ms).
[14:16:13.028] <TB0>     INFO: 4414432 events read in total (176156ms).
[14:16:37.783] <TB0>     INFO: 5025280 events read in total (200911ms).
[14:16:37.860] <TB0>     INFO: Test took 202047ms.
[14:16:38.052] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:38.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:39.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:41.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:43.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:44.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:46.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:47.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:49.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:51.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:52.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:54.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:55.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:57.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:59.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:00.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:02.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:03.734] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271269888
[14:17:03.738] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.0561 for pixel 6/79 mean/min/max = 45.6379/33.1694/58.1065
[14:17:03.738] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.1225 for pixel 0/22 mean/min/max = 45.1678/33.1293/57.2062
[14:17:03.739] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.1834 for pixel 51/2 mean/min/max = 44.9/33.5827/56.2174
[14:17:03.739] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.4309 for pixel 24/32 mean/min/max = 45.032/34.3822/55.6818
[14:17:03.739] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.8747 for pixel 21/2 mean/min/max = 46.0492/31.9829/60.1155
[14:17:03.740] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 65.8521 for pixel 0/2 mean/min/max = 49.2609/32.6443/65.8775
[14:17:03.740] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 65.1034 for pixel 15/17 mean/min/max = 48.4157/31.4791/65.3523
[14:17:03.740] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.9488 for pixel 0/11 mean/min/max = 48.3894/32.6071/64.1716
[14:17:03.741] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6204 for pixel 2/65 mean/min/max = 44.5361/32.3062/56.7659
[14:17:03.741] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.1277 for pixel 51/17 mean/min/max = 47.4875/33.7574/61.2177
[14:17:03.741] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 64.8965 for pixel 9/59 mean/min/max = 47.3257/29.685/64.9663
[14:17:03.742] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.5676 for pixel 10/68 mean/min/max = 45.9365/32.2949/59.5781
[14:17:03.742] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.7199 for pixel 0/1 mean/min/max = 46.2016/32.5467/59.8565
[14:17:03.743] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5791 for pixel 12/2 mean/min/max = 44.4425/33.0957/55.7892
[14:17:03.743] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.7995 for pixel 51/8 mean/min/max = 45.1844/33.5281/56.8408
[14:17:03.743] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.4839 for pixel 0/79 mean/min/max = 44.425/33.0041/55.846
[14:17:03.744] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:03.875] <TB0>     INFO: Expecting 411648 events.
[14:17:11.480] <TB0>     INFO: 411648 events read in total (6890ms).
[14:17:11.485] <TB0>     INFO: Expecting 411648 events.
[14:17:19.051] <TB0>     INFO: 411648 events read in total (6894ms).
[14:17:19.061] <TB0>     INFO: Expecting 411648 events.
[14:17:26.642] <TB0>     INFO: 411648 events read in total (6916ms).
[14:17:26.652] <TB0>     INFO: Expecting 411648 events.
[14:17:34.311] <TB0>     INFO: 411648 events read in total (6994ms).
[14:17:34.325] <TB0>     INFO: Expecting 411648 events.
[14:17:41.909] <TB0>     INFO: 411648 events read in total (6929ms).
[14:17:41.925] <TB0>     INFO: Expecting 411648 events.
[14:17:49.531] <TB0>     INFO: 411648 events read in total (6954ms).
[14:17:49.551] <TB0>     INFO: Expecting 411648 events.
[14:17:56.996] <TB0>     INFO: 411648 events read in total (6794ms).
[14:17:57.018] <TB0>     INFO: Expecting 411648 events.
[14:18:04.417] <TB0>     INFO: 411648 events read in total (6749ms).
[14:18:04.441] <TB0>     INFO: Expecting 411648 events.
[14:18:11.852] <TB0>     INFO: 411648 events read in total (6756ms).
[14:18:11.881] <TB0>     INFO: Expecting 411648 events.
[14:18:19.516] <TB0>     INFO: 411648 events read in total (6988ms).
[14:18:19.545] <TB0>     INFO: Expecting 411648 events.
[14:18:27.140] <TB0>     INFO: 411648 events read in total (6954ms).
[14:18:27.172] <TB0>     INFO: Expecting 411648 events.
[14:18:34.848] <TB0>     INFO: 411648 events read in total (7036ms).
[14:18:34.880] <TB0>     INFO: Expecting 411648 events.
[14:18:42.480] <TB0>     INFO: 411648 events read in total (6951ms).
[14:18:42.516] <TB0>     INFO: Expecting 411648 events.
[14:18:50.136] <TB0>     INFO: 411648 events read in total (6980ms).
[14:18:50.174] <TB0>     INFO: Expecting 411648 events.
[14:18:57.661] <TB0>     INFO: 411648 events read in total (6858ms).
[14:18:57.703] <TB0>     INFO: Expecting 411648 events.
[14:19:05.320] <TB0>     INFO: 411648 events read in total (6982ms).
[14:19:05.361] <TB0>     INFO: Test took 121618ms.
[14:19:05.870] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0415 < 35 for itrim = 97; old thr = 34.8148 ... break
[14:19:05.900] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1881 < 35 for itrim = 101; old thr = 33.8566 ... break
[14:19:05.931] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1096 < 35 for itrim = 97; old thr = 32.5443 ... break
[14:19:05.973] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1641 < 35 for itrim = 99; old thr = 34.523 ... break
[14:19:06.014] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1184 < 35 for itrim = 112; old thr = 34.1264 ... break
[14:19:06.054] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.815 < 35 for itrim+1 = 136; old thr = 34.7277 ... break
[14:19:06.089] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2183 < 35 for itrim = 129; old thr = 33.6603 ... break
[14:19:06.114] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1062 < 35 for itrim = 111; old thr = 34.7466 ... break
[14:19:06.150] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0807 < 35 for itrim = 97; old thr = 34.1817 ... break
[14:19:06.192] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0184 < 35 for itrim = 116; old thr = 33.9173 ... break
[14:19:06.227] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0147 < 35 for itrim = 140; old thr = 34.0189 ... break
[14:19:06.256] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6192 < 35 for itrim = 89; old thr = 34.0268 ... break
[14:19:06.287] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0422 < 35 for itrim = 112; old thr = 33.1018 ... break
[14:19:06.341] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.476 < 35 for itrim+1 = 113; old thr = 34.8414 ... break
[14:19:06.375] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1388 < 35 for itrim+1 = 90; old thr = 34.9858 ... break
[14:19:06.397] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1106 < 35 for itrim = 89; old thr = 34.4496 ... break
[14:19:06.476] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:19:06.487] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:06.487] <TB0>     INFO:     run 1 of 1
[14:19:06.487] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:06.830] <TB0>     INFO: Expecting 5025280 events.
[14:19:42.494] <TB0>     INFO: 873016 events read in total (34949ms).
[14:20:17.654] <TB0>     INFO: 1744216 events read in total (70109ms).
[14:20:52.943] <TB0>     INFO: 2614640 events read in total (105398ms).
[14:21:27.854] <TB0>     INFO: 3473568 events read in total (140309ms).
[14:22:02.053] <TB0>     INFO: 4327736 events read in total (174508ms).
[14:22:30.512] <TB0>     INFO: 5025280 events read in total (202967ms).
[14:22:30.596] <TB0>     INFO: Test took 204110ms.
[14:22:30.785] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:31.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:32.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:34.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:35.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:37.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:39.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:40.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:42.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:44.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:45.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:47.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:48.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:50.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:52.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:53.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:55.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:57.068] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261914624
[14:22:57.070] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.800445 .. 58.479112
[14:22:57.147] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:22:57.157] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:57.157] <TB0>     INFO:     run 1 of 1
[14:22:57.157] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:57.502] <TB0>     INFO: Expecting 2030080 events.
[14:23:37.020] <TB0>     INFO: 1043712 events read in total (38803ms).
[14:24:14.306] <TB0>     INFO: 2030080 events read in total (76089ms).
[14:24:14.335] <TB0>     INFO: Test took 77177ms.
[14:24:14.389] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:14.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:15.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:16.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:17.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:18.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:19.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:20.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:21.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:23.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:24.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:25.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:26.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:27.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:28.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:29.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:30.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:31.575] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228913152
[14:24:31.659] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.288784 .. 57.372330
[14:24:31.736] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:24:31.747] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:31.747] <TB0>     INFO:     run 1 of 1
[14:24:31.747] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:32.094] <TB0>     INFO: Expecting 2063360 events.
[14:25:11.062] <TB0>     INFO: 1051776 events read in total (38253ms).
[14:25:47.955] <TB0>     INFO: 2063360 events read in total (75146ms).
[14:25:47.987] <TB0>     INFO: Test took 76240ms.
[14:25:48.047] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:48.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:49.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:50.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:51.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:52.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:53.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:54.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:55.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:56.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:57.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:59.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:00.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:01.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:02.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:03.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:05.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:06.178] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241258496
[14:26:06.265] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.367891 .. 57.372330
[14:26:06.362] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:26:06.372] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:06.372] <TB0>     INFO:     run 1 of 1
[14:26:06.372] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:06.715] <TB0>     INFO: Expecting 1896960 events.
[14:26:45.616] <TB0>     INFO: 1014824 events read in total (38186ms).
[14:27:19.924] <TB0>     INFO: 1896960 events read in total (72495ms).
[14:27:19.954] <TB0>     INFO: Test took 73583ms.
[14:27:20.026] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:20.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:21.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:22.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:23.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:24.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:25.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:26.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:27.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:28.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:29.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:30.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:31.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:33.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:34.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:35.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:36.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:37.319] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229437440
[14:27:37.405] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.240153 .. 57.372330
[14:27:37.480] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:27:37.490] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:37.490] <TB0>     INFO:     run 1 of 1
[14:27:37.490] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:37.837] <TB0>     INFO: Expecting 1797120 events.
[14:28:15.652] <TB0>     INFO: 993568 events read in total (37100ms).
[14:28:45.813] <TB0>     INFO: 1797120 events read in total (67261ms).
[14:28:45.846] <TB0>     INFO: Test took 68356ms.
[14:28:45.899] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:46.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:47.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:48.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:49.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:50.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:51.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:52.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:53.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:54.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:55.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:56.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:57.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:58.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:59.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:00.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:01.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:03.065] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246390784
[14:29:03.147] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:29:03.147] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:29:03.158] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:03.158] <TB0>     INFO:     run 1 of 1
[14:29:03.158] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:03.501] <TB0>     INFO: Expecting 1364480 events.
[14:29:43.615] <TB0>     INFO: 1074744 events read in total (39399ms).
[14:29:54.255] <TB0>     INFO: 1364480 events read in total (50039ms).
[14:29:54.268] <TB0>     INFO: Test took 51110ms.
[14:29:54.301] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:54.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:55.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:56.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:57.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:58.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:59.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:00.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:01.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:02.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:03.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:04.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:05.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:06.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:07.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:08.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:09.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:10.514] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247156736
[14:30:10.546] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[14:30:10.546] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[14:30:10.546] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[14:30:10.546] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[14:30:10.546] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[14:30:10.547] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[14:30:10.548] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C0.dat
[14:30:10.554] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C1.dat
[14:30:10.561] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C2.dat
[14:30:10.568] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C3.dat
[14:30:10.575] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C4.dat
[14:30:10.582] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C5.dat
[14:30:10.589] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C6.dat
[14:30:10.595] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C7.dat
[14:30:10.602] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C8.dat
[14:30:10.609] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C9.dat
[14:30:10.616] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C10.dat
[14:30:10.623] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C11.dat
[14:30:10.630] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C12.dat
[14:30:10.637] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C13.dat
[14:30:10.644] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C14.dat
[14:30:10.650] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C15.dat
[14:30:10.657] <TB0>     INFO: PixTestTrim::trimTest() done
[14:30:10.657] <TB0>     INFO: vtrim:      97 101  97  99 112 136 129 111  97 116 140  89 112 113  90  89 
[14:30:10.657] <TB0>     INFO: vthrcomp:   93  95  91  90 103 109  93  94  97 106 116  96 102 112 102  94 
[14:30:10.657] <TB0>     INFO: vcal mean:  34.95  34.92  34.94  34.96  34.96  34.97  34.93  34.98  34.92  34.95  34.95  34.99  34.94  34.96  34.96  34.93 
[14:30:10.657] <TB0>     INFO: vcal RMS:    0.80   0.82   0.79   0.76   0.85   0.87   0.96   0.94   0.81   1.36   1.02   0.90   0.82   0.81   0.79   0.83 
[14:30:10.657] <TB0>     INFO: bits mean:   8.94   9.41   9.56   9.51   9.31   8.05   9.53   8.59   9.74   8.72   9.71   9.48   9.23   9.82   8.92   9.60 
[14:30:10.657] <TB0>     INFO: bits RMS:    2.81   2.69   2.59   2.45   2.76   2.88   2.54   2.83   2.65   2.63   2.75   2.63   2.73   2.52   2.88   2.64 
[14:30:10.667] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:10.667] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:30:10.667] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:10.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:30:10.670] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:30:10.680] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:10.681] <TB0>     INFO:     run 1 of 1
[14:30:10.681] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:11.023] <TB0>     INFO: Expecting 4160000 events.
[14:30:58.411] <TB0>     INFO: 1174285 events read in total (46673ms).
[14:31:43.584] <TB0>     INFO: 2329930 events read in total (91846ms).
[14:32:29.696] <TB0>     INFO: 3468690 events read in total (137959ms).
[14:32:58.984] <TB0>     INFO: 4160000 events read in total (167246ms).
[14:32:59.108] <TB0>     INFO: Test took 168427ms.
[14:32:59.281] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:59.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:01.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:03.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:05.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:07.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:10.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:12.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:14.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:16.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:18.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:20.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:22.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:24.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:26.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:28.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:29.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:31.873] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289357824
[14:33:31.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:33:31.947] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:33:31.947] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[14:33:31.957] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:31.957] <TB0>     INFO:     run 1 of 1
[14:33:31.957] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:32.300] <TB0>     INFO: Expecting 4180800 events.
[14:34:18.868] <TB0>     INFO: 1123650 events read in total (45853ms).
[14:35:04.711] <TB0>     INFO: 2234715 events read in total (91697ms).
[14:35:49.740] <TB0>     INFO: 3330155 events read in total (136725ms).
[14:36:24.750] <TB0>     INFO: 4180800 events read in total (171735ms).
[14:36:24.822] <TB0>     INFO: Test took 172865ms.
[14:36:24.955] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:25.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:27.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:29.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:31.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:33.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:34.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:36.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:38.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:40.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:42.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:44.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:46.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:48.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:50.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:52.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:54.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:56.396] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334626816
[14:36:56.397] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:36:56.470] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:36:56.470] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[14:36:56.481] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:56.482] <TB0>     INFO:     run 1 of 1
[14:36:56.482] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:56.824] <TB0>     INFO: Expecting 3868800 events.
[14:37:44.183] <TB0>     INFO: 1168885 events read in total (46644ms).
[14:38:29.679] <TB0>     INFO: 2318790 events read in total (92140ms).
[14:39:15.479] <TB0>     INFO: 3451975 events read in total (137940ms).
[14:39:32.588] <TB0>     INFO: 3868800 events read in total (155049ms).
[14:39:32.646] <TB0>     INFO: Test took 156165ms.
[14:39:32.757] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:32.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:34.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:36.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:38.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:40.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:42.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:44.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:46.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:47.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:49.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:51.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:53.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:55.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:57.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:59.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:01.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:02.941] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366477312
[14:40:02.942] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:40:03.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:40:03.017] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[14:40:03.030] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:03.030] <TB0>     INFO:     run 1 of 1
[14:40:03.030] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:03.378] <TB0>     INFO: Expecting 3848000 events.
[14:40:50.469] <TB0>     INFO: 1170875 events read in total (46376ms).
[14:41:36.815] <TB0>     INFO: 2322670 events read in total (92722ms).
[14:42:22.611] <TB0>     INFO: 3459070 events read in total (138518ms).
[14:42:38.748] <TB0>     INFO: 3848000 events read in total (154655ms).
[14:42:38.801] <TB0>     INFO: Test took 155771ms.
[14:42:38.912] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:39.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:40.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:42.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:44.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:46.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:48.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:49.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:51.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:53.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:55.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:57.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:59.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:00.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:02.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:04.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:06.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:07.970] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392757248
[14:43:07.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:43:08.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:43:08.045] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[14:43:08.055] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:08.055] <TB0>     INFO:     run 1 of 1
[14:43:08.055] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:08.398] <TB0>     INFO: Expecting 3889600 events.
[14:43:56.075] <TB0>     INFO: 1163450 events read in total (46962ms).
[14:44:42.675] <TB0>     INFO: 2309475 events read in total (93562ms).
[14:45:28.926] <TB0>     INFO: 3438945 events read in total (139813ms).
[14:45:47.418] <TB0>     INFO: 3889600 events read in total (158305ms).
[14:45:47.462] <TB0>     INFO: Test took 159407ms.
[14:45:47.570] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:47.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:49.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:51.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:53.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:55.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:56.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:58.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:00.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:02.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:04.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:05.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:07.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:09.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:11.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:13.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:14.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:16.659] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393605120
[14:46:16.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.61253, thr difference RMS: 1.71024
[14:46:16.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.46289, thr difference RMS: 1.81129
[14:46:16.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.95487, thr difference RMS: 1.55585
[14:46:16.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.15415, thr difference RMS: 1.3144
[14:46:16.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.95729, thr difference RMS: 1.60241
[14:46:16.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.89387, thr difference RMS: 1.46522
[14:46:16.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.34027, thr difference RMS: 1.69568
[14:46:16.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.89777, thr difference RMS: 1.57231
[14:46:16.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.69674, thr difference RMS: 1.67442
[14:46:16.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.44727, thr difference RMS: 1.45929
[14:46:16.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.3784, thr difference RMS: 1.57444
[14:46:16.663] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.6652, thr difference RMS: 1.73782
[14:46:16.663] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.35008, thr difference RMS: 1.43179
[14:46:16.663] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.55048, thr difference RMS: 1.39044
[14:46:16.663] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.80015, thr difference RMS: 1.79959
[14:46:16.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.64123, thr difference RMS: 1.6502
[14:46:16.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.57283, thr difference RMS: 1.68032
[14:46:16.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.35369, thr difference RMS: 1.79059
[14:46:16.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.93237, thr difference RMS: 1.56204
[14:46:16.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.12964, thr difference RMS: 1.29762
[14:46:16.665] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.98904, thr difference RMS: 1.58066
[14:46:16.665] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.76626, thr difference RMS: 1.44118
[14:46:16.665] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.39916, thr difference RMS: 1.66531
[14:46:16.665] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.96594, thr difference RMS: 1.56085
[14:46:16.665] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.77812, thr difference RMS: 1.66239
[14:46:16.666] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.55043, thr difference RMS: 1.44738
[14:46:16.666] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3775, thr difference RMS: 1.5694
[14:46:16.666] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.8333, thr difference RMS: 1.72703
[14:46:16.666] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.3638, thr difference RMS: 1.41112
[14:46:16.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.54279, thr difference RMS: 1.38411
[14:46:16.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.84971, thr difference RMS: 1.80598
[14:46:16.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.70036, thr difference RMS: 1.65097
[14:46:16.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.74921, thr difference RMS: 1.65583
[14:46:16.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.44178, thr difference RMS: 1.79169
[14:46:16.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.00171, thr difference RMS: 1.52703
[14:46:16.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.31238, thr difference RMS: 1.30898
[14:46:16.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1346, thr difference RMS: 1.62784
[14:46:16.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.76628, thr difference RMS: 1.47157
[14:46:16.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.58963, thr difference RMS: 1.69909
[14:46:16.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.1345, thr difference RMS: 1.58994
[14:46:16.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.88448, thr difference RMS: 1.63586
[14:46:16.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.69952, thr difference RMS: 1.45528
[14:46:16.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.3742, thr difference RMS: 1.53616
[14:46:16.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 12.093, thr difference RMS: 1.75133
[14:46:16.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.41422, thr difference RMS: 1.41098
[14:46:16.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.70687, thr difference RMS: 1.37642
[14:46:16.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.98393, thr difference RMS: 1.77789
[14:46:16.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.8794, thr difference RMS: 1.63435
[14:46:16.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.85401, thr difference RMS: 1.67719
[14:46:16.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.60962, thr difference RMS: 1.79442
[14:46:16.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.13317, thr difference RMS: 1.54638
[14:46:16.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.40355, thr difference RMS: 1.30511
[14:46:16.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2846, thr difference RMS: 1.63365
[14:46:16.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.83054, thr difference RMS: 1.47176
[14:46:16.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.80511, thr difference RMS: 1.6954
[14:46:16.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2278, thr difference RMS: 1.60538
[14:46:16.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.97104, thr difference RMS: 1.65847
[14:46:16.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.90098, thr difference RMS: 1.47116
[14:46:16.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.3804, thr difference RMS: 1.55
[14:46:16.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 12.3039, thr difference RMS: 1.74635
[14:46:16.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.49823, thr difference RMS: 1.40251
[14:46:16.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.79977, thr difference RMS: 1.36488
[14:46:16.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0684, thr difference RMS: 1.81554
[14:46:16.674] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.11545, thr difference RMS: 1.62885
[14:46:16.774] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:46:16.776] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2162 seconds
[14:46:16.776] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:46:17.486] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:46:17.486] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:46:17.489] <TB0>     INFO: ######################################################################
[14:46:17.489] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:46:17.489] <TB0>     INFO: ######################################################################
[14:46:17.489] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:17.489] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:46:17.489] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:17.490] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:46:17.501] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:46:17.501] <TB0>     INFO:     run 1 of 1
[14:46:17.501] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:17.845] <TB0>     INFO: Expecting 59072000 events.
[14:46:47.340] <TB0>     INFO: 1073400 events read in total (28781ms).
[14:47:16.252] <TB0>     INFO: 2142000 events read in total (57693ms).
[14:47:45.217] <TB0>     INFO: 3211400 events read in total (86658ms).
[14:48:14.113] <TB0>     INFO: 4282600 events read in total (115554ms).
[14:48:42.995] <TB0>     INFO: 5351000 events read in total (144436ms).
[14:49:11.883] <TB0>     INFO: 6421000 events read in total (173324ms).
[14:49:40.881] <TB0>     INFO: 7492800 events read in total (202322ms).
[14:50:09.831] <TB0>     INFO: 8561000 events read in total (231272ms).
[14:50:38.882] <TB0>     INFO: 9631200 events read in total (260324ms).
[14:51:07.937] <TB0>     INFO: 10701600 events read in total (289378ms).
[14:51:37.045] <TB0>     INFO: 11771000 events read in total (318486ms).
[14:52:06.011] <TB0>     INFO: 12844400 events read in total (347452ms).
[14:52:35.031] <TB0>     INFO: 13912600 events read in total (376472ms).
[14:53:03.979] <TB0>     INFO: 14980000 events read in total (405420ms).
[14:53:33.012] <TB0>     INFO: 16050200 events read in total (434453ms).
[14:54:02.027] <TB0>     INFO: 17120600 events read in total (463468ms).
[14:54:30.991] <TB0>     INFO: 18189400 events read in total (492432ms).
[14:55:00.031] <TB0>     INFO: 19261000 events read in total (521472ms).
[14:55:28.949] <TB0>     INFO: 20329600 events read in total (550390ms).
[14:55:57.852] <TB0>     INFO: 21397800 events read in total (579293ms).
[14:56:26.879] <TB0>     INFO: 22469800 events read in total (608320ms).
[14:56:55.744] <TB0>     INFO: 23539400 events read in total (637185ms).
[14:57:24.661] <TB0>     INFO: 24608000 events read in total (666102ms).
[14:57:53.526] <TB0>     INFO: 25679600 events read in total (694967ms).
[14:58:22.345] <TB0>     INFO: 26748000 events read in total (723786ms).
[14:58:51.467] <TB0>     INFO: 27816400 events read in total (752908ms).
[14:59:20.341] <TB0>     INFO: 28888200 events read in total (781782ms).
[14:59:49.141] <TB0>     INFO: 29957800 events read in total (810582ms).
[15:00:17.991] <TB0>     INFO: 31025600 events read in total (839432ms).
[15:00:46.004] <TB0>     INFO: 32095200 events read in total (868445ms).
[15:01:15.969] <TB0>     INFO: 33165800 events read in total (897410ms).
[15:01:45.022] <TB0>     INFO: 34234800 events read in total (926463ms).
[15:02:14.094] <TB0>     INFO: 35306600 events read in total (955535ms).
[15:02:43.294] <TB0>     INFO: 36375800 events read in total (984735ms).
[15:03:12.416] <TB0>     INFO: 37444000 events read in total (1013857ms).
[15:03:41.484] <TB0>     INFO: 38514600 events read in total (1042925ms).
[15:04:10.466] <TB0>     INFO: 39585200 events read in total (1071907ms).
[15:04:39.464] <TB0>     INFO: 40654000 events read in total (1100905ms).
[15:05:08.565] <TB0>     INFO: 41725600 events read in total (1130006ms).
[15:05:37.655] <TB0>     INFO: 42794200 events read in total (1159096ms).
[15:06:06.836] <TB0>     INFO: 43862200 events read in total (1188277ms).
[15:06:35.896] <TB0>     INFO: 44933800 events read in total (1217337ms).
[15:07:04.824] <TB0>     INFO: 46003600 events read in total (1246265ms).
[15:07:33.912] <TB0>     INFO: 47071400 events read in total (1275353ms).
[15:08:02.529] <TB0>     INFO: 48140600 events read in total (1303970ms).
[15:08:31.201] <TB0>     INFO: 49211000 events read in total (1332642ms).
[15:08:59.978] <TB0>     INFO: 50279200 events read in total (1361419ms).
[15:09:28.581] <TB0>     INFO: 51347200 events read in total (1390022ms).
[15:09:57.147] <TB0>     INFO: 52418600 events read in total (1418588ms).
[15:10:25.401] <TB0>     INFO: 53486600 events read in total (1446842ms).
[15:10:52.891] <TB0>     INFO: 54554200 events read in total (1474332ms).
[15:11:21.534] <TB0>     INFO: 55623600 events read in total (1502975ms).
[15:11:49.998] <TB0>     INFO: 56694800 events read in total (1531439ms).
[15:12:18.522] <TB0>     INFO: 57762800 events read in total (1559963ms).
[15:12:47.012] <TB0>     INFO: 58830800 events read in total (1588453ms).
[15:12:53.657] <TB0>     INFO: 59072000 events read in total (1595098ms).
[15:12:53.679] <TB0>     INFO: Test took 1596178ms.
[15:12:53.737] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:53.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:53.886] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:55.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:55.130] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:56.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:56.366] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:57.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:57.523] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:58.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:58.674] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:12:59.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:59.839] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:01.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:01.008] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:02.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:02.178] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:03.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:03.349] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:04.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:04.514] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:05.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:05.683] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:06.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:06.862] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:08.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:08.042] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:09.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:09.219] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:10.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:10.379] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:11.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:11.543] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:12.703] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499519488
[15:13:12.734] <TB0>     INFO: PixTestScurves::scurves() done 
[15:13:12.734] <TB0>     INFO: Vcal mean:  35.10  35.11  35.06  35.11  35.07  35.03  35.05  35.14  35.07  35.05  35.06  35.09  35.07  35.09  35.10  35.11 
[15:13:12.734] <TB0>     INFO: Vcal RMS:    0.68   0.70   0.66   0.64   0.72   0.74   0.85   0.80   0.69   1.29   0.86   0.76   0.71   0.67   0.66   0.70 
[15:13:12.734] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:13:12.813] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:13:12.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:13:12.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:13:12.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:13:12.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:13:12.813] <TB0>     INFO: ######################################################################
[15:13:12.813] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:13:12.814] <TB0>     INFO: ######################################################################
[15:13:12.817] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:13:13.165] <TB0>     INFO: Expecting 41600 events.
[15:13:17.245] <TB0>     INFO: 41600 events read in total (3354ms).
[15:13:17.246] <TB0>     INFO: Test took 4429ms.
[15:13:17.254] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:17.254] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[15:13:17.254] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:13:17.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 30, 74] has eff 0/10
[15:13:17.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 30, 74]
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 19, 5] has eff 0/10
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 19, 5]
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 19, 7] has eff 0/10
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 19, 7]
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 0, 12] has eff 0/10
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 0, 12]
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 10, 14] has eff 0/10
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 10, 14]
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 49, 5] has eff 0/10
[15:13:17.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 49, 5]
[15:13:17.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[15:13:17.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:13:17.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:13:17.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:13:17.601] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:13:17.946] <TB0>     INFO: Expecting 41600 events.
[15:13:22.101] <TB0>     INFO: 41600 events read in total (3440ms).
[15:13:22.102] <TB0>     INFO: Test took 4501ms.
[15:13:22.110] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:22.110] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[15:13:22.110] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:13:22.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.895
[15:13:22.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 190
[15:13:22.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.348
[15:13:22.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.897
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 178
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.559
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.296
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.293
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.111
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.574
[15:13:22.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.42
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.04
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 181
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.515
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 160
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.598
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 165
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.36
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.732
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:13:22.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.375
[15:13:22.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 191
[15:13:22.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.371
[15:13:22.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:13:22.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:13:22.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:13:22.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:13:22.205] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:13:22.552] <TB0>     INFO: Expecting 41600 events.
[15:13:26.686] <TB0>     INFO: 41600 events read in total (3419ms).
[15:13:26.687] <TB0>     INFO: Test took 4482ms.
[15:13:26.695] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:26.695] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[15:13:26.695] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:13:26.698] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:13:26.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 11
[15:13:26.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7472
[15:13:26.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,25] phvalue 90
[15:13:26.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6347
[15:13:26.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 78
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8107
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 74
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0935
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,66] phvalue 86
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9106
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 62
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3682
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 69
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6588
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 63
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1407
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 68
[15:13:26.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.339
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 66
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5644
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 79
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.869
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 48
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.343
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 55
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5703
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.398
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 66
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7469
[15:13:26.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 85
[15:13:26.702] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9373
[15:13:26.702] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 67
[15:13:26.704] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 25, 0 0
[15:13:27.113] <TB0>     INFO: Expecting 2560 events.
[15:13:28.071] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:28.071] <TB0>     INFO: Test took 1367ms.
[15:13:28.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:28.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 1 1
[15:13:28.579] <TB0>     INFO: Expecting 2560 events.
[15:13:29.538] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:29.539] <TB0>     INFO: Test took 1468ms.
[15:13:29.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:29.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 2 2
[15:13:30.047] <TB0>     INFO: Expecting 2560 events.
[15:13:31.005] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:31.006] <TB0>     INFO: Test took 1466ms.
[15:13:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 66, 3 3
[15:13:31.514] <TB0>     INFO: Expecting 2560 events.
[15:13:32.472] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:32.473] <TB0>     INFO: Test took 1466ms.
[15:13:32.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:32.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 4 4
[15:13:32.981] <TB0>     INFO: Expecting 2560 events.
[15:13:33.939] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:33.939] <TB0>     INFO: Test took 1466ms.
[15:13:33.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:33.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 5 5
[15:13:34.447] <TB0>     INFO: Expecting 2560 events.
[15:13:35.406] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:35.406] <TB0>     INFO: Test took 1466ms.
[15:13:35.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:35.407] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 6 6
[15:13:35.914] <TB0>     INFO: Expecting 2560 events.
[15:13:36.872] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:36.872] <TB0>     INFO: Test took 1465ms.
[15:13:36.873] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:36.873] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 7 7
[15:13:37.380] <TB0>     INFO: Expecting 2560 events.
[15:13:38.338] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:38.338] <TB0>     INFO: Test took 1465ms.
[15:13:38.338] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:38.338] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 8 8
[15:13:38.846] <TB0>     INFO: Expecting 2560 events.
[15:13:39.804] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:39.805] <TB0>     INFO: Test took 1467ms.
[15:13:39.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:39.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[15:13:40.312] <TB0>     INFO: Expecting 2560 events.
[15:13:41.270] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:41.270] <TB0>     INFO: Test took 1465ms.
[15:13:41.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:41.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 10 10
[15:13:41.778] <TB0>     INFO: Expecting 2560 events.
[15:13:42.737] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:42.737] <TB0>     INFO: Test took 1466ms.
[15:13:42.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:42.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 11 11
[15:13:43.245] <TB0>     INFO: Expecting 2560 events.
[15:13:44.204] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:44.204] <TB0>     INFO: Test took 1466ms.
[15:13:44.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:44.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[15:13:44.712] <TB0>     INFO: Expecting 2560 events.
[15:13:45.670] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:45.671] <TB0>     INFO: Test took 1466ms.
[15:13:45.671] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:45.671] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 13 13
[15:13:46.179] <TB0>     INFO: Expecting 2560 events.
[15:13:47.137] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:47.137] <TB0>     INFO: Test took 1466ms.
[15:13:47.137] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:47.138] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 14 14
[15:13:47.646] <TB0>     INFO: Expecting 2560 events.
[15:13:48.605] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:48.606] <TB0>     INFO: Test took 1468ms.
[15:13:48.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:48.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 15 15
[15:13:49.113] <TB0>     INFO: Expecting 2560 events.
[15:13:50.071] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:50.071] <TB0>     INFO: Test took 1465ms.
[15:13:50.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:13:50.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:13:50.075] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:50.581] <TB0>     INFO: Expecting 655360 events.
[15:14:02.374] <TB0>     INFO: 655360 events read in total (11078ms).
[15:14:02.384] <TB0>     INFO: Expecting 655360 events.
[15:14:13.993] <TB0>     INFO: 655360 events read in total (11040ms).
[15:14:14.009] <TB0>     INFO: Expecting 655360 events.
[15:14:25.643] <TB0>     INFO: 655360 events read in total (11070ms).
[15:14:25.662] <TB0>     INFO: Expecting 655360 events.
[15:14:37.288] <TB0>     INFO: 655360 events read in total (11066ms).
[15:14:37.312] <TB0>     INFO: Expecting 655360 events.
[15:14:48.947] <TB0>     INFO: 655360 events read in total (11083ms).
[15:14:48.974] <TB0>     INFO: Expecting 655360 events.
[15:15:00.635] <TB0>     INFO: 655360 events read in total (11109ms).
[15:15:00.667] <TB0>     INFO: Expecting 655360 events.
[15:15:12.319] <TB0>     INFO: 655360 events read in total (11103ms).
[15:15:12.357] <TB0>     INFO: Expecting 655360 events.
[15:15:23.956] <TB0>     INFO: 655360 events read in total (11057ms).
[15:15:23.996] <TB0>     INFO: Expecting 655360 events.
[15:15:35.648] <TB0>     INFO: 655360 events read in total (11108ms).
[15:15:35.694] <TB0>     INFO: Expecting 655360 events.
[15:15:47.341] <TB0>     INFO: 655360 events read in total (11118ms).
[15:15:47.390] <TB0>     INFO: Expecting 655360 events.
[15:15:59.038] <TB0>     INFO: 655360 events read in total (11120ms).
[15:15:59.091] <TB0>     INFO: Expecting 655360 events.
[15:16:10.736] <TB0>     INFO: 655360 events read in total (11118ms).
[15:16:10.793] <TB0>     INFO: Expecting 655360 events.
[15:16:22.450] <TB0>     INFO: 655360 events read in total (11130ms).
[15:16:22.511] <TB0>     INFO: Expecting 655360 events.
[15:16:34.110] <TB0>     INFO: 655360 events read in total (11072ms).
[15:16:34.176] <TB0>     INFO: Expecting 655360 events.
[15:16:45.820] <TB0>     INFO: 655360 events read in total (11117ms).
[15:16:45.891] <TB0>     INFO: Expecting 655360 events.
[15:16:57.571] <TB0>     INFO: 655360 events read in total (11154ms).
[15:16:57.657] <TB0>     INFO: Test took 187582ms.
[15:16:57.754] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:58.058] <TB0>     INFO: Expecting 655360 events.
[15:17:09.854] <TB0>     INFO: 655360 events read in total (11082ms).
[15:17:09.865] <TB0>     INFO: Expecting 655360 events.
[15:17:21.602] <TB0>     INFO: 655360 events read in total (11168ms).
[15:17:21.617] <TB0>     INFO: Expecting 655360 events.
[15:17:33.351] <TB0>     INFO: 655360 events read in total (11172ms).
[15:17:33.370] <TB0>     INFO: Expecting 655360 events.
[15:17:44.688] <TB0>     INFO: 655360 events read in total (10760ms).
[15:17:44.711] <TB0>     INFO: Expecting 655360 events.
[15:17:56.031] <TB0>     INFO: 655360 events read in total (10759ms).
[15:17:56.059] <TB0>     INFO: Expecting 655360 events.
[15:18:07.355] <TB0>     INFO: 655360 events read in total (10741ms).
[15:18:07.388] <TB0>     INFO: Expecting 655360 events.
[15:18:18.697] <TB0>     INFO: 655360 events read in total (10758ms).
[15:18:18.734] <TB0>     INFO: Expecting 655360 events.
[15:18:30.447] <TB0>     INFO: 655360 events read in total (11172ms).
[15:18:30.488] <TB0>     INFO: Expecting 655360 events.
[15:18:42.249] <TB0>     INFO: 655360 events read in total (11219ms).
[15:18:42.294] <TB0>     INFO: Expecting 655360 events.
[15:18:53.907] <TB0>     INFO: 655360 events read in total (11078ms).
[15:18:53.955] <TB0>     INFO: Expecting 655360 events.
[15:19:05.578] <TB0>     INFO: 655360 events read in total (11089ms).
[15:19:05.631] <TB0>     INFO: Expecting 655360 events.
[15:19:17.394] <TB0>     INFO: 655360 events read in total (11233ms).
[15:19:17.453] <TB0>     INFO: Expecting 655360 events.
[15:19:29.175] <TB0>     INFO: 655360 events read in total (11196ms).
[15:19:29.236] <TB0>     INFO: Expecting 655360 events.
[15:19:40.833] <TB0>     INFO: 655360 events read in total (11070ms).
[15:19:40.898] <TB0>     INFO: Expecting 655360 events.
[15:19:52.472] <TB0>     INFO: 655360 events read in total (11047ms).
[15:19:52.544] <TB0>     INFO: Expecting 655360 events.
[15:20:04.307] <TB0>     INFO: 655360 events read in total (11236ms).
[15:20:04.428] <TB0>     INFO: Test took 186674ms.
[15:20:04.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:20:04.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:20:04.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:20:04.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:20:04.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:20:04.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:20:04.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:20:04.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:20:04.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:20:04.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:20:04.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:20:04.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:20:04.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:20:04.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:20:04.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:20:04.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:04.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:20:04.608] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.615] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:20:04.622] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.629] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.636] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.643] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.649] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:20:04.656] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.663] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:20:04.669] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:20:04.676] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:20:04.683] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:20:04.689] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:20:04.696] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:20:04.703] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.710] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.716] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.723] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.730] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.736] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.743] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.750] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.756] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:20:04.763] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:20:04.770] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:20:04.776] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:20:04.783] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:20:04.790] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:20:04.797] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:20:04.803] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.810] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:04.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:20:04.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[15:20:04.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[15:20:04.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[15:20:04.862] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[15:20:04.862] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[15:20:04.862] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[15:20:04.862] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[15:20:04.862] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[15:20:04.862] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[15:20:05.208] <TB0>     INFO: Expecting 41600 events.
[15:20:09.066] <TB0>     INFO: 41600 events read in total (3143ms).
[15:20:09.067] <TB0>     INFO: Test took 4202ms.
[15:20:09.724] <TB0>     INFO: Expecting 41600 events.
[15:20:13.557] <TB0>     INFO: 41600 events read in total (3118ms).
[15:20:13.558] <TB0>     INFO: Test took 4185ms.
[15:20:14.209] <TB0>     INFO: Expecting 41600 events.
[15:20:18.036] <TB0>     INFO: 41600 events read in total (3112ms).
[15:20:18.037] <TB0>     INFO: Test took 4174ms.
[15:20:18.341] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:18.473] <TB0>     INFO: Expecting 2560 events.
[15:20:19.432] <TB0>     INFO: 2560 events read in total (244ms).
[15:20:19.433] <TB0>     INFO: Test took 1092ms.
[15:20:19.435] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:19.941] <TB0>     INFO: Expecting 2560 events.
[15:20:20.899] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:20.899] <TB0>     INFO: Test took 1464ms.
[15:20:20.901] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:21.409] <TB0>     INFO: Expecting 2560 events.
[15:20:22.365] <TB0>     INFO: 2560 events read in total (241ms).
[15:20:22.366] <TB0>     INFO: Test took 1465ms.
[15:20:22.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:22.874] <TB0>     INFO: Expecting 2560 events.
[15:20:23.833] <TB0>     INFO: 2560 events read in total (244ms).
[15:20:23.833] <TB0>     INFO: Test took 1465ms.
[15:20:23.836] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:24.341] <TB0>     INFO: Expecting 2560 events.
[15:20:25.298] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:25.298] <TB0>     INFO: Test took 1462ms.
[15:20:25.301] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:25.808] <TB0>     INFO: Expecting 2560 events.
[15:20:26.764] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:26.765] <TB0>     INFO: Test took 1464ms.
[15:20:26.767] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:27.273] <TB0>     INFO: Expecting 2560 events.
[15:20:28.230] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:28.231] <TB0>     INFO: Test took 1464ms.
[15:20:28.234] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:28.740] <TB0>     INFO: Expecting 2560 events.
[15:20:29.698] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:29.698] <TB0>     INFO: Test took 1464ms.
[15:20:29.702] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:30.206] <TB0>     INFO: Expecting 2560 events.
[15:20:31.164] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:31.164] <TB0>     INFO: Test took 1462ms.
[15:20:31.166] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:31.673] <TB0>     INFO: Expecting 2560 events.
[15:20:32.630] <TB0>     INFO: 2560 events read in total (241ms).
[15:20:32.631] <TB0>     INFO: Test took 1466ms.
[15:20:32.632] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:33.139] <TB0>     INFO: Expecting 2560 events.
[15:20:34.096] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:34.097] <TB0>     INFO: Test took 1465ms.
[15:20:34.100] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:34.606] <TB0>     INFO: Expecting 2560 events.
[15:20:35.564] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:35.565] <TB0>     INFO: Test took 1465ms.
[15:20:35.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:36.074] <TB0>     INFO: Expecting 2560 events.
[15:20:37.032] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:37.032] <TB0>     INFO: Test took 1466ms.
[15:20:37.035] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:37.541] <TB0>     INFO: Expecting 2560 events.
[15:20:38.497] <TB0>     INFO: 2560 events read in total (241ms).
[15:20:38.498] <TB0>     INFO: Test took 1463ms.
[15:20:38.501] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:39.006] <TB0>     INFO: Expecting 2560 events.
[15:20:39.964] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:39.964] <TB0>     INFO: Test took 1464ms.
[15:20:39.967] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:40.474] <TB0>     INFO: Expecting 2560 events.
[15:20:41.432] <TB0>     INFO: 2560 events read in total (244ms).
[15:20:41.432] <TB0>     INFO: Test took 1466ms.
[15:20:41.434] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:41.941] <TB0>     INFO: Expecting 2560 events.
[15:20:42.898] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:42.898] <TB0>     INFO: Test took 1464ms.
[15:20:42.901] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:43.407] <TB0>     INFO: Expecting 2560 events.
[15:20:44.364] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:44.364] <TB0>     INFO: Test took 1463ms.
[15:20:44.366] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:44.873] <TB0>     INFO: Expecting 2560 events.
[15:20:45.831] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:45.831] <TB0>     INFO: Test took 1465ms.
[15:20:45.833] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:46.339] <TB0>     INFO: Expecting 2560 events.
[15:20:47.296] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:47.297] <TB0>     INFO: Test took 1465ms.
[15:20:47.299] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:47.805] <TB0>     INFO: Expecting 2560 events.
[15:20:48.762] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:48.763] <TB0>     INFO: Test took 1464ms.
[15:20:48.765] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:49.271] <TB0>     INFO: Expecting 2560 events.
[15:20:50.227] <TB0>     INFO: 2560 events read in total (241ms).
[15:20:50.228] <TB0>     INFO: Test took 1463ms.
[15:20:50.229] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:50.736] <TB0>     INFO: Expecting 2560 events.
[15:20:51.693] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:51.693] <TB0>     INFO: Test took 1464ms.
[15:20:51.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:52.202] <TB0>     INFO: Expecting 2560 events.
[15:20:53.160] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:53.160] <TB0>     INFO: Test took 1465ms.
[15:20:53.162] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:53.669] <TB0>     INFO: Expecting 2560 events.
[15:20:54.626] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:54.626] <TB0>     INFO: Test took 1464ms.
[15:20:54.629] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:55.135] <TB0>     INFO: Expecting 2560 events.
[15:20:56.092] <TB0>     INFO: 2560 events read in total (242ms).
[15:20:56.092] <TB0>     INFO: Test took 1463ms.
[15:20:56.094] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:56.601] <TB0>     INFO: Expecting 2560 events.
[15:20:57.559] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:57.559] <TB0>     INFO: Test took 1465ms.
[15:20:57.562] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:58.068] <TB0>     INFO: Expecting 2560 events.
[15:20:59.026] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:59.026] <TB0>     INFO: Test took 1464ms.
[15:20:59.029] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:59.535] <TB0>     INFO: Expecting 2560 events.
[15:21:00.492] <TB0>     INFO: 2560 events read in total (242ms).
[15:21:00.493] <TB0>     INFO: Test took 1464ms.
[15:21:00.495] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:00.001] <TB0>     INFO: Expecting 2560 events.
[15:21:01.958] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:01.958] <TB0>     INFO: Test took 1463ms.
[15:21:01.960] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:02.466] <TB0>     INFO: Expecting 2560 events.
[15:21:03.423] <TB0>     INFO: 2560 events read in total (242ms).
[15:21:03.424] <TB0>     INFO: Test took 1464ms.
[15:21:03.427] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:03.932] <TB0>     INFO: Expecting 2560 events.
[15:21:04.892] <TB0>     INFO: 2560 events read in total (241ms).
[15:21:04.893] <TB0>     INFO: Test took 1466ms.
[15:21:05.907] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:21:05.907] <TB0>     INFO: PH scale (per ROC):    80  80  79  84  80  83  74  69  80  79  69  68  82  91  83  80
[15:21:05.907] <TB0>     INFO: PH offset (per ROC):  160 171 174 159 182 176 186 186 176 170 203 193 173 176 161 177
[15:21:06.210] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:21:06.213] <TB0>     INFO: ######################################################################
[15:21:06.214] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:21:06.214] <TB0>     INFO: ######################################################################
[15:21:06.215] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:21:06.228] <TB0>     INFO: scanning low vcal = 10
[15:21:06.582] <TB0>     INFO: Expecting 41600 events.
[15:21:10.287] <TB0>     INFO: 41600 events read in total (2989ms).
[15:21:10.288] <TB0>     INFO: Test took 4058ms.
[15:21:10.289] <TB0>     INFO: scanning low vcal = 20
[15:21:10.796] <TB0>     INFO: Expecting 41600 events.
[15:21:14.496] <TB0>     INFO: 41600 events read in total (2986ms).
[15:21:14.496] <TB0>     INFO: Test took 4207ms.
[15:21:14.498] <TB0>     INFO: scanning low vcal = 30
[15:21:14.004] <TB0>     INFO: Expecting 41600 events.
[15:21:18.713] <TB0>     INFO: 41600 events read in total (2994ms).
[15:21:18.714] <TB0>     INFO: Test took 4216ms.
[15:21:18.715] <TB0>     INFO: scanning low vcal = 40
[15:21:19.218] <TB0>     INFO: Expecting 41600 events.
[15:21:23.408] <TB0>     INFO: 41600 events read in total (3475ms).
[15:21:23.409] <TB0>     INFO: Test took 4693ms.
[15:21:23.412] <TB0>     INFO: scanning low vcal = 50
[15:21:23.837] <TB0>     INFO: Expecting 41600 events.
[15:21:28.045] <TB0>     INFO: 41600 events read in total (3494ms).
[15:21:28.045] <TB0>     INFO: Test took 4633ms.
[15:21:28.049] <TB0>     INFO: scanning low vcal = 60
[15:21:28.475] <TB0>     INFO: Expecting 41600 events.
[15:21:32.690] <TB0>     INFO: 41600 events read in total (3501ms).
[15:21:32.690] <TB0>     INFO: Test took 4641ms.
[15:21:32.693] <TB0>     INFO: scanning low vcal = 70
[15:21:33.118] <TB0>     INFO: Expecting 41600 events.
[15:21:37.333] <TB0>     INFO: 41600 events read in total (3500ms).
[15:21:37.334] <TB0>     INFO: Test took 4641ms.
[15:21:37.336] <TB0>     INFO: scanning low vcal = 80
[15:21:37.760] <TB0>     INFO: Expecting 41600 events.
[15:21:42.032] <TB0>     INFO: 41600 events read in total (3557ms).
[15:21:42.033] <TB0>     INFO: Test took 4697ms.
[15:21:42.036] <TB0>     INFO: scanning low vcal = 90
[15:21:42.461] <TB0>     INFO: Expecting 41600 events.
[15:21:46.707] <TB0>     INFO: 41600 events read in total (3531ms).
[15:21:46.708] <TB0>     INFO: Test took 4672ms.
[15:21:46.712] <TB0>     INFO: scanning low vcal = 100
[15:21:47.135] <TB0>     INFO: Expecting 41600 events.
[15:21:51.524] <TB0>     INFO: 41600 events read in total (3674ms).
[15:21:51.525] <TB0>     INFO: Test took 4813ms.
[15:21:51.528] <TB0>     INFO: scanning low vcal = 110
[15:21:51.950] <TB0>     INFO: Expecting 41600 events.
[15:21:56.198] <TB0>     INFO: 41600 events read in total (3533ms).
[15:21:56.199] <TB0>     INFO: Test took 4671ms.
[15:21:56.202] <TB0>     INFO: scanning low vcal = 120
[15:21:56.627] <TB0>     INFO: Expecting 41600 events.
[15:22:00.911] <TB0>     INFO: 41600 events read in total (3569ms).
[15:22:00.912] <TB0>     INFO: Test took 4710ms.
[15:22:00.914] <TB0>     INFO: scanning low vcal = 130
[15:22:01.336] <TB0>     INFO: Expecting 41600 events.
[15:22:05.615] <TB0>     INFO: 41600 events read in total (3564ms).
[15:22:05.616] <TB0>     INFO: Test took 4701ms.
[15:22:05.618] <TB0>     INFO: scanning low vcal = 140
[15:22:06.040] <TB0>     INFO: Expecting 41600 events.
[15:22:10.293] <TB0>     INFO: 41600 events read in total (3538ms).
[15:22:10.293] <TB0>     INFO: Test took 4674ms.
[15:22:10.296] <TB0>     INFO: scanning low vcal = 150
[15:22:10.719] <TB0>     INFO: Expecting 41600 events.
[15:22:14.969] <TB0>     INFO: 41600 events read in total (3535ms).
[15:22:14.970] <TB0>     INFO: Test took 4674ms.
[15:22:14.973] <TB0>     INFO: scanning low vcal = 160
[15:22:15.396] <TB0>     INFO: Expecting 41600 events.
[15:22:19.650] <TB0>     INFO: 41600 events read in total (3539ms).
[15:22:19.651] <TB0>     INFO: Test took 4678ms.
[15:22:19.654] <TB0>     INFO: scanning low vcal = 170
[15:22:20.076] <TB0>     INFO: Expecting 41600 events.
[15:22:24.327] <TB0>     INFO: 41600 events read in total (3536ms).
[15:22:24.328] <TB0>     INFO: Test took 4674ms.
[15:22:24.332] <TB0>     INFO: scanning low vcal = 180
[15:22:24.752] <TB0>     INFO: Expecting 41600 events.
[15:22:29.018] <TB0>     INFO: 41600 events read in total (3551ms).
[15:22:29.018] <TB0>     INFO: Test took 4686ms.
[15:22:29.021] <TB0>     INFO: scanning low vcal = 190
[15:22:29.443] <TB0>     INFO: Expecting 41600 events.
[15:22:33.698] <TB0>     INFO: 41600 events read in total (3541ms).
[15:22:33.699] <TB0>     INFO: Test took 4678ms.
[15:22:33.701] <TB0>     INFO: scanning low vcal = 200
[15:22:34.124] <TB0>     INFO: Expecting 41600 events.
[15:22:38.380] <TB0>     INFO: 41600 events read in total (3541ms).
[15:22:38.380] <TB0>     INFO: Test took 4679ms.
[15:22:38.383] <TB0>     INFO: scanning low vcal = 210
[15:22:38.804] <TB0>     INFO: Expecting 41600 events.
[15:22:43.060] <TB0>     INFO: 41600 events read in total (3541ms).
[15:22:43.061] <TB0>     INFO: Test took 4678ms.
[15:22:43.064] <TB0>     INFO: scanning low vcal = 220
[15:22:43.486] <TB0>     INFO: Expecting 41600 events.
[15:22:47.754] <TB0>     INFO: 41600 events read in total (3553ms).
[15:22:47.755] <TB0>     INFO: Test took 4691ms.
[15:22:47.758] <TB0>     INFO: scanning low vcal = 230
[15:22:48.184] <TB0>     INFO: Expecting 41600 events.
[15:22:52.467] <TB0>     INFO: 41600 events read in total (3568ms).
[15:22:52.468] <TB0>     INFO: Test took 4710ms.
[15:22:52.470] <TB0>     INFO: scanning low vcal = 240
[15:22:52.890] <TB0>     INFO: Expecting 41600 events.
[15:22:57.167] <TB0>     INFO: 41600 events read in total (3562ms).
[15:22:57.168] <TB0>     INFO: Test took 4698ms.
[15:22:57.170] <TB0>     INFO: scanning low vcal = 250
[15:22:57.592] <TB0>     INFO: Expecting 41600 events.
[15:23:01.844] <TB0>     INFO: 41600 events read in total (3537ms).
[15:23:01.844] <TB0>     INFO: Test took 4674ms.
[15:23:01.848] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:23:02.273] <TB0>     INFO: Expecting 41600 events.
[15:23:06.521] <TB0>     INFO: 41600 events read in total (3533ms).
[15:23:06.522] <TB0>     INFO: Test took 4673ms.
[15:23:06.525] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:23:06.948] <TB0>     INFO: Expecting 41600 events.
[15:23:11.220] <TB0>     INFO: 41600 events read in total (3557ms).
[15:23:11.220] <TB0>     INFO: Test took 4695ms.
[15:23:11.226] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:23:11.645] <TB0>     INFO: Expecting 41600 events.
[15:23:15.849] <TB0>     INFO: 41600 events read in total (3489ms).
[15:23:15.851] <TB0>     INFO: Test took 4625ms.
[15:23:15.853] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:23:16.278] <TB0>     INFO: Expecting 41600 events.
[15:23:20.494] <TB0>     INFO: 41600 events read in total (3501ms).
[15:23:20.495] <TB0>     INFO: Test took 4641ms.
[15:23:20.497] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:23:20.923] <TB0>     INFO: Expecting 41600 events.
[15:23:25.137] <TB0>     INFO: 41600 events read in total (3500ms).
[15:23:25.138] <TB0>     INFO: Test took 4641ms.
[15:23:25.667] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:23:25.670] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:23:25.670] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:23:25.670] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:23:25.670] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:23:25.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:23:25.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:23:25.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:23:25.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:23:25.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:23:25.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:24:05.439] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:24:05.439] <TB0>     INFO: non-linearity mean:  0.968 0.965 0.964 0.960 0.961 0.968 0.960 0.961 0.963 0.968 0.959 0.955 0.970 0.969 0.967 0.962
[15:24:05.439] <TB0>     INFO: non-linearity RMS:   0.004 0.006 0.005 0.006 0.005 0.004 0.007 0.006 0.006 0.005 0.007 0.008 0.005 0.004 0.004 0.005
[15:24:05.439] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:24:05.462] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:24:05.484] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:24:05.507] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:24:05.529] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:24:05.551] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:24:05.573] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:24:05.596] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:24:05.618] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:24:05.640] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:24:05.662] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:24:05.684] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:24:05.707] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:24:05.729] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:24:05.751] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:24:05.774] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NE_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:24:05.796] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:24:05.796] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:24:05.804] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:24:05.804] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:24:05.807] <TB0>     INFO: ######################################################################
[15:24:05.807] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:24:05.807] <TB0>     INFO: ######################################################################
[15:24:05.809] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:24:05.819] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:05.819] <TB0>     INFO:     run 1 of 1
[15:24:05.819] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:06.160] <TB0>     INFO: Expecting 3120000 events.
[15:24:53.474] <TB0>     INFO: 1233380 events read in total (46599ms).
[15:25:40.065] <TB0>     INFO: 2464300 events read in total (93190ms).
[15:26:04.956] <TB0>     INFO: 3120000 events read in total (118081ms).
[15:26:04.004] <TB0>     INFO: Test took 119186ms.
[15:26:05.085] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:05.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:06.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:08.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:09.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:10.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:12.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:13.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:15.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:16.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:18.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:19.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:21.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:22.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:24.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:25.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:27.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:28.605] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407523328
[15:26:28.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:26:28.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2348, RMS = 1.11851
[15:26:28.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:26:28.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:26:28.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7952, RMS = 1.52669
[15:26:28.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:28.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:26:28.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8896, RMS = 1.26579
[15:26:28.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:26:28.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:26:28.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.604, RMS = 1.68553
[15:26:28.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:26:28.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:26:28.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0948, RMS = 1.80715
[15:26:28.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:26:28.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:26:28.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4197, RMS = 1.69688
[15:26:28.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:28.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:26:28.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7898, RMS = 1.88543
[15:26:28.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:26:28.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:26:28.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.703, RMS = 2.41238
[15:26:28.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:26:28.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:26:28.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0053, RMS = 3.38427
[15:26:28.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 107
[15:26:28.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:26:28.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5259, RMS = 1.64787
[15:26:28.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:26:28.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:26:28.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3895, RMS = 2.49523
[15:26:28.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:26:28.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:26:28.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.344, RMS = 1.69635
[15:26:28.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:26:28.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:26:28.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1194, RMS = 3.32312
[15:26:28.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:26:28.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:26:28.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5403, RMS = 3.18985
[15:26:28.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:26:28.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:26:28.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5555, RMS = 2.38552
[15:26:28.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:26:28.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:26:28.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9156, RMS = 3.02209
[15:26:28.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:26:28.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:26:28.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.353, RMS = 1.30362
[15:26:28.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:26:28.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:26:28.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0751, RMS = 1.66983
[15:26:28.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:26:28.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:26:28.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7335, RMS = 1.99384
[15:26:28.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:26:28.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:26:28.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9634, RMS = 1.80687
[15:26:28.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:26:28.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:26:28.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.1377, RMS = 2.40929
[15:26:28.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 107
[15:26:28.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:26:28.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.2379, RMS = 2.65791
[15:26:28.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 107
[15:26:28.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:26:28.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3509, RMS = 1.78074
[15:26:28.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:26:28.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:26:28.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9241, RMS = 1.71945
[15:26:28.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:28.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:26:28.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6654, RMS = 1.6574
[15:26:28.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:26:28.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:26:28.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7952, RMS = 1.90865
[15:26:28.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:26:28.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:26:28.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 97.1253, RMS = 2.08239
[15:26:28.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 108
[15:26:28.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:26:28.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 95.2583, RMS = 2.05255
[15:26:28.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 106
[15:26:28.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:26:28.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6209, RMS = 2.37075
[15:26:28.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:26:28.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:26:28.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5028, RMS = 2.18932
[15:26:28.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:26:28.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:26:28.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8276, RMS = 1.38894
[15:26:28.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:26:28.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:26:28.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2966, RMS = 1.78907
[15:26:28.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:26:28.656] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:26:28.656] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0   12    0    0    0    0    0    0
[15:26:28.656] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:26:28.752] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:26:28.752] <TB0>     INFO: enter test to run
[15:26:28.752] <TB0>     INFO:   test:  no parameter change
[15:26:28.753] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 399.5mA
[15:26:28.753] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:26:28.753] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[15:26:28.753] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:26:29.222] <TB0>    QUIET: Connection to board 133 closed.
[15:26:29.223] <TB0>     INFO: pXar: this is the end, my friend
[15:26:29.223] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
