ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.StartDefaultTask,"ax",%progbits
  20              		.align	1
  21              		.global	StartDefaultTask
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	StartDefaultTask:
  27              	.LFB138:
  28              		.file 1 "../../CM4/Core/Src/main.c"
   1:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM4/Core/Src/main.c **** /**
   3:../../CM4/Core/Src/main.c ****   ******************************************************************************
   4:../../CM4/Core/Src/main.c ****   * @file           : main.c
   5:../../CM4/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM4/Core/Src/main.c ****   ******************************************************************************
   7:../../CM4/Core/Src/main.c ****   * @attention
   8:../../CM4/Core/Src/main.c ****   *
   9:../../CM4/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM4/Core/Src/main.c ****   * All rights reserved.
  11:../../CM4/Core/Src/main.c ****   *
  12:../../CM4/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM4/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM4/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM4/Core/Src/main.c ****   *
  16:../../CM4/Core/Src/main.c ****   ******************************************************************************
  17:../../CM4/Core/Src/main.c ****   */
  18:../../CM4/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM4/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM4/Core/Src/main.c **** #include "main.h"
  21:../../CM4/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM4/Core/Src/main.c **** 
  23:../../CM4/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/main.c **** 
  26:../../CM4/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/main.c **** 
  28:../../CM4/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM4/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 2


  31:../../CM4/Core/Src/main.c **** /* USER CODE END PTD */
  32:../../CM4/Core/Src/main.c **** 
  33:../../CM4/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM4/Core/Src/main.c **** 
  36:../../CM4/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM4/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM4/Core/Src/main.c **** #endif
  39:../../CM4/Core/Src/main.c **** 
  40:../../CM4/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM4/Core/Src/main.c **** 
  42:../../CM4/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM4/Core/Src/main.c **** 
  45:../../CM4/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM4/Core/Src/main.c **** 
  47:../../CM4/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM4/Core/Src/main.c **** 
  49:../../CM4/Core/Src/main.c **** UART_HandleTypeDef huart3;
  50:../../CM4/Core/Src/main.c **** 
  51:../../CM4/Core/Src/main.c **** /* Definitions for defaultTask */
  52:../../CM4/Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  53:../../CM4/Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  54:../../CM4/Core/Src/main.c ****   .name = "defaultTask",
  55:../../CM4/Core/Src/main.c ****   .stack_size = 128 * 4,
  56:../../CM4/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  57:../../CM4/Core/Src/main.c **** };
  58:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:../../CM4/Core/Src/main.c **** 
  60:../../CM4/Core/Src/main.c **** /* USER CODE END PV */
  61:../../CM4/Core/Src/main.c **** 
  62:../../CM4/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:../../CM4/Core/Src/main.c **** void StartDefaultTask(void *argument);
  64:../../CM4/Core/Src/main.c **** 
  65:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:../../CM4/Core/Src/main.c **** 
  67:../../CM4/Core/Src/main.c **** /* USER CODE END PFP */
  68:../../CM4/Core/Src/main.c **** 
  69:../../CM4/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:../../CM4/Core/Src/main.c **** 
  72:../../CM4/Core/Src/main.c **** /* USER CODE END 0 */
  73:../../CM4/Core/Src/main.c **** 
  74:../../CM4/Core/Src/main.c **** /**
  75:../../CM4/Core/Src/main.c ****   * @brief  The application entry point.
  76:../../CM4/Core/Src/main.c ****   * @retval int
  77:../../CM4/Core/Src/main.c ****   */
  78:../../CM4/Core/Src/main.c **** int main(void)
  79:../../CM4/Core/Src/main.c **** {
  80:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:../../CM4/Core/Src/main.c **** 
  82:../../CM4/Core/Src/main.c ****   /* USER CODE END 1 */
  83:../../CM4/Core/Src/main.c **** 
  84:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  85:../../CM4/Core/Src/main.c ****   /*HW semaphore Clock enable*/
  86:../../CM4/Core/Src/main.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 3


  88:../../CM4/Core/Src/main.c ****   HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
  89:../../CM4/Core/Src/main.c ****   /*
  90:../../CM4/Core/Src/main.c ****   Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  91:../../CM4/Core/Src/main.c ****   perform system initialization (system clock config, external memory configuration.. )
  92:../../CM4/Core/Src/main.c ****   */
  93:../../CM4/Core/Src/main.c ****   HAL_PWREx_ClearPendingEvent();
  94:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
  95:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
  96:../../CM4/Core/Src/main.c ****   __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
  97:../../CM4/Core/Src/main.c **** 
  98:../../CM4/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
  99:../../CM4/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 100:../../CM4/Core/Src/main.c **** 
 101:../../CM4/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 102:../../CM4/Core/Src/main.c ****   HAL_Init();
 103:../../CM4/Core/Src/main.c **** 
 104:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 105:../../CM4/Core/Src/main.c **** 
 106:../../CM4/Core/Src/main.c ****   /* USER CODE END Init */
 107:../../CM4/Core/Src/main.c **** 
 108:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 109:../../CM4/Core/Src/main.c **** 
 110:../../CM4/Core/Src/main.c ****   /* USER CODE END SysInit */
 111:../../CM4/Core/Src/main.c **** 
 112:../../CM4/Core/Src/main.c ****   /* Initialize all configured peripherals */
 113:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 114:../../CM4/Core/Src/main.c **** 
 115:../../CM4/Core/Src/main.c ****   /* USER CODE END 2 */
 116:../../CM4/Core/Src/main.c **** 
 117:../../CM4/Core/Src/main.c ****   /* Init scheduler */
 118:../../CM4/Core/Src/main.c ****   osKernelInitialize();
 119:../../CM4/Core/Src/main.c **** 
 120:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 121:../../CM4/Core/Src/main.c ****   /* add mutexes, ... */
 122:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 123:../../CM4/Core/Src/main.c **** 
 124:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 125:../../CM4/Core/Src/main.c ****   /* add semaphores, ... */
 126:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 127:../../CM4/Core/Src/main.c **** 
 128:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 129:../../CM4/Core/Src/main.c ****   /* start timers, add new ones, ... */
 130:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 131:../../CM4/Core/Src/main.c **** 
 132:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 133:../../CM4/Core/Src/main.c ****   /* add queues, ... */
 134:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 135:../../CM4/Core/Src/main.c **** 
 136:../../CM4/Core/Src/main.c ****   /* Create the thread(s) */
 137:../../CM4/Core/Src/main.c ****   /* creation of defaultTask */
 138:../../CM4/Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 139:../../CM4/Core/Src/main.c **** 
 140:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 141:../../CM4/Core/Src/main.c ****   /* add threads, ... */
 142:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 143:../../CM4/Core/Src/main.c **** 
 144:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 4


 145:../../CM4/Core/Src/main.c ****   /* add events, ... */
 146:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 147:../../CM4/Core/Src/main.c **** 
 148:../../CM4/Core/Src/main.c ****   /* Start scheduler */
 149:../../CM4/Core/Src/main.c ****   osKernelStart();
 150:../../CM4/Core/Src/main.c **** 
 151:../../CM4/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 152:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 153:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 154:../../CM4/Core/Src/main.c ****   while (1)
 155:../../CM4/Core/Src/main.c ****   {
 156:../../CM4/Core/Src/main.c ****     /* USER CODE END WHILE */
 157:../../CM4/Core/Src/main.c **** 
 158:../../CM4/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 159:../../CM4/Core/Src/main.c ****   }
 160:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 161:../../CM4/Core/Src/main.c **** }
 162:../../CM4/Core/Src/main.c **** 
 163:../../CM4/Core/Src/main.c **** /**
 164:../../CM4/Core/Src/main.c ****   * @brief USART3 Initialization Function
 165:../../CM4/Core/Src/main.c ****   * @param None
 166:../../CM4/Core/Src/main.c ****   * @retval None
 167:../../CM4/Core/Src/main.c ****   */
 168:../../CM4/Core/Src/main.c **** void MX_USART3_UART_Init(void)
 169:../../CM4/Core/Src/main.c **** {
 170:../../CM4/Core/Src/main.c **** 
 171:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 172:../../CM4/Core/Src/main.c **** 
 173:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 174:../../CM4/Core/Src/main.c **** 
 175:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 176:../../CM4/Core/Src/main.c **** 
 177:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 178:../../CM4/Core/Src/main.c ****   huart3.Instance = USART3;
 179:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 180:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 181:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 182:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 183:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 184:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 185:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 186:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 187:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 188:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 189:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 190:../../CM4/Core/Src/main.c ****   {
 191:../../CM4/Core/Src/main.c ****     Error_Handler();
 192:../../CM4/Core/Src/main.c ****   }
 193:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 194:../../CM4/Core/Src/main.c ****   {
 195:../../CM4/Core/Src/main.c ****     Error_Handler();
 196:../../CM4/Core/Src/main.c ****   }
 197:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 198:../../CM4/Core/Src/main.c ****   {
 199:../../CM4/Core/Src/main.c ****     Error_Handler();
 200:../../CM4/Core/Src/main.c ****   }
 201:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 5


 202:../../CM4/Core/Src/main.c ****   {
 203:../../CM4/Core/Src/main.c ****     Error_Handler();
 204:../../CM4/Core/Src/main.c ****   }
 205:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 206:../../CM4/Core/Src/main.c **** 
 207:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 208:../../CM4/Core/Src/main.c **** 
 209:../../CM4/Core/Src/main.c **** }
 210:../../CM4/Core/Src/main.c **** 
 211:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 212:../../CM4/Core/Src/main.c **** 
 213:../../CM4/Core/Src/main.c **** /* USER CODE END 4 */
 214:../../CM4/Core/Src/main.c **** 
 215:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 216:../../CM4/Core/Src/main.c **** /**
 217:../../CM4/Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 218:../../CM4/Core/Src/main.c ****   * @param  argument: Not used
 219:../../CM4/Core/Src/main.c ****   * @retval None
 220:../../CM4/Core/Src/main.c ****   */
 221:../../CM4/Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 222:../../CM4/Core/Src/main.c **** void StartDefaultTask(void *argument)
 223:../../CM4/Core/Src/main.c **** {
  29              		.loc 1 223 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              	.LVL0:
  35              		.loc 1 223 1 is_stmt 0 view .LVU1
  36 0000 08B5     		push	{r3, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 3, -8
  40              		.cfi_offset 14, -4
  41              	.LVL1:
  42              	.L2:
 224:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 225:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 226:../../CM4/Core/Src/main.c ****   for(;;)
  43              		.loc 1 226 3 is_stmt 1 discriminator 1 view .LVU2
 227:../../CM4/Core/Src/main.c ****   {
 228:../../CM4/Core/Src/main.c ****     osDelay(1);
  44              		.loc 1 228 5 discriminator 1 view .LVU3
  45 0002 0120     		movs	r0, #1
  46 0004 FFF7FEFF 		bl	osDelay
  47              	.LVL2:
 226:../../CM4/Core/Src/main.c ****   {
  48              		.loc 1 226 8 discriminator 1 view .LVU4
  49 0008 FBE7     		b	.L2
  50              		.cfi_endproc
  51              	.LFE138:
  53              		.section	.text.main,"ax",%progbits
  54              		.align	1
  55              		.global	main
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 6


  60              	main:
  61              	.LFB136:
  79:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  62              		.loc 1 79 1 view -0
  63              		.cfi_startproc
  64              		@ Volatile: function does not return.
  65              		@ args = 0, pretend = 0, frame = 8
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67 0000 00B5     		push	{lr}
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 4
  70              		.cfi_offset 14, -4
  71 0002 83B0     		sub	sp, sp, #12
  72              	.LCFI2:
  73              		.cfi_def_cfa_offset 16
  86:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  74              		.loc 1 86 3 view .LVU6
  75              	.LBB4:
  86:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  76              		.loc 1 86 3 view .LVU7
  86:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  77              		.loc 1 86 3 view .LVU8
  78 0004 1C4B     		ldr	r3, .L10
  79 0006 D3F8E020 		ldr	r2, [r3, #224]
  80 000a 42F00072 		orr	r2, r2, #33554432
  81 000e C3F8E020 		str	r2, [r3, #224]
  86:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  82              		.loc 1 86 3 view .LVU9
  83 0012 D3F8E030 		ldr	r3, [r3, #224]
  84 0016 03F00073 		and	r3, r3, #33554432
  85 001a 0193     		str	r3, [sp, #4]
  86:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  86              		.loc 1 86 3 view .LVU10
  87 001c 019B     		ldr	r3, [sp, #4]
  88              	.LBE4:
  86:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  89              		.loc 1 86 3 view .LVU11
  88:../../CM4/Core/Src/main.c ****   /*
  90              		.loc 1 88 3 view .LVU12
  91 001e 0120     		movs	r0, #1
  92 0020 FFF7FEFF 		bl	HAL_HSEM_ActivateNotification
  93              	.LVL3:
  93:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
  94              		.loc 1 93 3 view .LVU13
  95 0024 FFF7FEFF 		bl	HAL_PWREx_ClearPendingEvent
  96              	.LVL4:
  94:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
  97              		.loc 1 94 3 view .LVU14
  98 0028 0122     		movs	r2, #1
  99 002a 0221     		movs	r1, #2
 100 002c 0020     		movs	r0, #0
 101 002e FFF7FEFF 		bl	HAL_PWREx_EnterSTOPMode
 102              	.LVL5:
  96:../../CM4/Core/Src/main.c **** 
 103              		.loc 1 96 3 view .LVU15
 104 0032 124B     		ldr	r3, .L10+4
 105 0034 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 7


 106 0036 C3F30313 		ubfx	r3, r3, #4, #4
 107 003a 072B     		cmp	r3, #7
 108 003c 14D0     		beq	.L9
  96:../../CM4/Core/Src/main.c **** 
 109              		.loc 1 96 3 is_stmt 0 discriminator 2 view .LVU16
 110 003e 104A     		ldr	r2, .L10+8
 111 0040 D2F81431 		ldr	r3, [r2, #276]
 112 0044 43F00103 		orr	r3, r3, #1
 113 0048 C2F81431 		str	r3, [r2, #276]
 114              	.L6:
 102:../../CM4/Core/Src/main.c **** 
 115              		.loc 1 102 3 is_stmt 1 view .LVU17
 116 004c FFF7FEFF 		bl	HAL_Init
 117              	.LVL6:
 118:../../CM4/Core/Src/main.c **** 
 118              		.loc 1 118 3 view .LVU18
 119 0050 FFF7FEFF 		bl	osKernelInitialize
 120              	.LVL7:
 138:../../CM4/Core/Src/main.c **** 
 121              		.loc 1 138 3 view .LVU19
 138:../../CM4/Core/Src/main.c **** 
 122              		.loc 1 138 23 is_stmt 0 view .LVU20
 123 0054 0B4A     		ldr	r2, .L10+12
 124 0056 0021     		movs	r1, #0
 125 0058 0B48     		ldr	r0, .L10+16
 126 005a FFF7FEFF 		bl	osThreadNew
 127              	.LVL8:
 138:../../CM4/Core/Src/main.c **** 
 128              		.loc 1 138 21 view .LVU21
 129 005e 0B4B     		ldr	r3, .L10+20
 130 0060 1860     		str	r0, [r3]
 149:../../CM4/Core/Src/main.c **** 
 131              		.loc 1 149 3 is_stmt 1 view .LVU22
 132 0062 FFF7FEFF 		bl	osKernelStart
 133              	.LVL9:
 134              	.L7:
 154:../../CM4/Core/Src/main.c ****   {
 135              		.loc 1 154 3 discriminator 1 view .LVU23
 159:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 136              		.loc 1 159 3 discriminator 1 view .LVU24
 154:../../CM4/Core/Src/main.c ****   {
 137              		.loc 1 154 9 discriminator 1 view .LVU25
 138 0066 FEE7     		b	.L7
 139              	.L9:
  96:../../CM4/Core/Src/main.c **** 
 140              		.loc 1 96 3 is_stmt 0 discriminator 1 view .LVU26
 141 0068 054A     		ldr	r2, .L10+8
 142 006a D2F80431 		ldr	r3, [r2, #260]
 143 006e 43F00103 		orr	r3, r3, #1
 144 0072 C2F80431 		str	r3, [r2, #260]
 145 0076 E9E7     		b	.L6
 146              	.L11:
 147              		.align	2
 148              	.L10:
 149 0078 00440258 		.word	1476543488
 150 007c 00ED00E0 		.word	-536810240
 151 0080 00640258 		.word	1476551680
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 8


 152 0084 00000000 		.word	.LANCHOR0
 153 0088 00000000 		.word	StartDefaultTask
 154 008c 00000000 		.word	.LANCHOR1
 155              		.cfi_endproc
 156              	.LFE136:
 158              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 159              		.align	1
 160              		.global	HAL_TIM_PeriodElapsedCallback
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	HAL_TIM_PeriodElapsedCallback:
 166              	.LVL10:
 167              	.LFB139:
 229:../../CM4/Core/Src/main.c ****   }
 230:../../CM4/Core/Src/main.c ****   /* USER CODE END 5 */
 231:../../CM4/Core/Src/main.c **** }
 232:../../CM4/Core/Src/main.c **** 
 233:../../CM4/Core/Src/main.c **** /**
 234:../../CM4/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 235:../../CM4/Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 236:../../CM4/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 237:../../CM4/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 238:../../CM4/Core/Src/main.c ****   * @param  htim : TIM handle
 239:../../CM4/Core/Src/main.c ****   * @retval None
 240:../../CM4/Core/Src/main.c ****   */
 241:../../CM4/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 242:../../CM4/Core/Src/main.c **** {
 168              		.loc 1 242 1 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		.loc 1 242 1 is_stmt 0 view .LVU28
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI3:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
 177              		.cfi_offset 14, -4
 243:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 244:../../CM4/Core/Src/main.c **** 
 245:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 246:../../CM4/Core/Src/main.c ****   if (htim->Instance == TIM2) {
 178              		.loc 1 246 3 is_stmt 1 view .LVU29
 179              		.loc 1 246 11 is_stmt 0 view .LVU30
 180 0002 0368     		ldr	r3, [r0]
 181              		.loc 1 246 6 view .LVU31
 182 0004 B3F1804F 		cmp	r3, #1073741824
 183 0008 00D0     		beq	.L15
 184              	.LVL11:
 185              	.L12:
 247:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 248:../../CM4/Core/Src/main.c ****   }
 249:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 250:../../CM4/Core/Src/main.c **** 
 251:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 252:../../CM4/Core/Src/main.c **** }
 186              		.loc 1 252 1 view .LVU32
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 9


 187 000a 08BD     		pop	{r3, pc}
 188              	.LVL12:
 189              	.L15:
 247:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 190              		.loc 1 247 5 is_stmt 1 view .LVU33
 191 000c FFF7FEFF 		bl	HAL_IncTick
 192              	.LVL13:
 193              		.loc 1 252 1 is_stmt 0 view .LVU34
 194 0010 FBE7     		b	.L12
 195              		.cfi_endproc
 196              	.LFE139:
 198              		.section	.text.Error_Handler,"ax",%progbits
 199              		.align	1
 200              		.global	Error_Handler
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	Error_Handler:
 206              	.LFB140:
 253:../../CM4/Core/Src/main.c **** 
 254:../../CM4/Core/Src/main.c **** /**
 255:../../CM4/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 256:../../CM4/Core/Src/main.c ****   * @retval None
 257:../../CM4/Core/Src/main.c ****   */
 258:../../CM4/Core/Src/main.c **** void Error_Handler(void)
 259:../../CM4/Core/Src/main.c **** {
 207              		.loc 1 259 1 is_stmt 1 view -0
 208              		.cfi_startproc
 209              		@ Volatile: function does not return.
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 260:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 261:../../CM4/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 262:../../CM4/Core/Src/main.c ****   __disable_irq();
 213              		.loc 1 262 3 view .LVU36
 214              	.LBB5:
 215              	.LBI5:
 216              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 10


  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 11


  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 12


 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 13


 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 217              		.loc 2 207 27 view .LVU37
 218              	.LBB6:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 219              		.loc 2 209 3 view .LVU38
 220              		.syntax unified
 221              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 222 0000 72B6     		cpsid i
 223              	@ 0 "" 2
 224              		.thumb
 225              		.syntax unified
 226              	.L17:
 227              	.LBE6:
 228              	.LBE5:
 263:../../CM4/Core/Src/main.c ****   while (1)
 229              		.loc 1 263 3 discriminator 1 view .LVU39
 264:../../CM4/Core/Src/main.c ****   {
 265:../../CM4/Core/Src/main.c ****   }
 230              		.loc 1 265 3 discriminator 1 view .LVU40
 263:../../CM4/Core/Src/main.c ****   while (1)
 231              		.loc 1 263 9 discriminator 1 view .LVU41
 232 0002 FEE7     		b	.L17
 233              		.cfi_endproc
 234              	.LFE140:
 236              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 237              		.align	1
 238              		.global	MX_USART3_UART_Init
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	MX_USART3_UART_Init:
 244              	.LFB137:
 169:../../CM4/Core/Src/main.c **** 
 245              		.loc 1 169 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 08B5     		push	{r3, lr}
 250              	.LCFI4:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 14


 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
 178:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 254              		.loc 1 178 3 view .LVU43
 178:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 255              		.loc 1 178 19 is_stmt 0 view .LVU44
 256 0002 1548     		ldr	r0, .L28
 257 0004 154B     		ldr	r3, .L28+4
 258 0006 0360     		str	r3, [r0]
 179:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 259              		.loc 1 179 3 is_stmt 1 view .LVU45
 179:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 260              		.loc 1 179 24 is_stmt 0 view .LVU46
 261 0008 4FF4E133 		mov	r3, #115200
 262 000c 4360     		str	r3, [r0, #4]
 180:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 263              		.loc 1 180 3 is_stmt 1 view .LVU47
 180:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 264              		.loc 1 180 26 is_stmt 0 view .LVU48
 265 000e 0023     		movs	r3, #0
 266 0010 8360     		str	r3, [r0, #8]
 181:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 267              		.loc 1 181 3 is_stmt 1 view .LVU49
 181:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 268              		.loc 1 181 24 is_stmt 0 view .LVU50
 269 0012 C360     		str	r3, [r0, #12]
 182:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 270              		.loc 1 182 3 is_stmt 1 view .LVU51
 182:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 271              		.loc 1 182 22 is_stmt 0 view .LVU52
 272 0014 0361     		str	r3, [r0, #16]
 183:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 273              		.loc 1 183 3 is_stmt 1 view .LVU53
 183:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 274              		.loc 1 183 20 is_stmt 0 view .LVU54
 275 0016 0C22     		movs	r2, #12
 276 0018 4261     		str	r2, [r0, #20]
 184:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 277              		.loc 1 184 3 is_stmt 1 view .LVU55
 184:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 278              		.loc 1 184 25 is_stmt 0 view .LVU56
 279 001a 8361     		str	r3, [r0, #24]
 185:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 280              		.loc 1 185 3 is_stmt 1 view .LVU57
 185:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 281              		.loc 1 185 28 is_stmt 0 view .LVU58
 282 001c C361     		str	r3, [r0, #28]
 186:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 283              		.loc 1 186 3 is_stmt 1 view .LVU59
 186:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 284              		.loc 1 186 30 is_stmt 0 view .LVU60
 285 001e 0362     		str	r3, [r0, #32]
 187:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 286              		.loc 1 187 3 is_stmt 1 view .LVU61
 187:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 287              		.loc 1 187 30 is_stmt 0 view .LVU62
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 15


 288 0020 4362     		str	r3, [r0, #36]
 188:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 289              		.loc 1 188 3 is_stmt 1 view .LVU63
 188:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 290              		.loc 1 188 38 is_stmt 0 view .LVU64
 291 0022 8362     		str	r3, [r0, #40]
 189:../../CM4/Core/Src/main.c ****   {
 292              		.loc 1 189 3 is_stmt 1 view .LVU65
 189:../../CM4/Core/Src/main.c ****   {
 293              		.loc 1 189 7 is_stmt 0 view .LVU66
 294 0024 FFF7FEFF 		bl	HAL_UART_Init
 295              	.LVL14:
 189:../../CM4/Core/Src/main.c ****   {
 296              		.loc 1 189 6 view .LVU67
 297 0028 70B9     		cbnz	r0, .L24
 193:../../CM4/Core/Src/main.c ****   {
 298              		.loc 1 193 3 is_stmt 1 view .LVU68
 193:../../CM4/Core/Src/main.c ****   {
 299              		.loc 1 193 7 is_stmt 0 view .LVU69
 300 002a 0021     		movs	r1, #0
 301 002c 0A48     		ldr	r0, .L28
 302 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 303              	.LVL15:
 193:../../CM4/Core/Src/main.c ****   {
 304              		.loc 1 193 6 view .LVU70
 305 0032 58B9     		cbnz	r0, .L25
 197:../../CM4/Core/Src/main.c ****   {
 306              		.loc 1 197 3 is_stmt 1 view .LVU71
 197:../../CM4/Core/Src/main.c ****   {
 307              		.loc 1 197 7 is_stmt 0 view .LVU72
 308 0034 0021     		movs	r1, #0
 309 0036 0848     		ldr	r0, .L28
 310 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 311              	.LVL16:
 197:../../CM4/Core/Src/main.c ****   {
 312              		.loc 1 197 6 view .LVU73
 313 003c 40B9     		cbnz	r0, .L26
 201:../../CM4/Core/Src/main.c ****   {
 314              		.loc 1 201 3 is_stmt 1 view .LVU74
 201:../../CM4/Core/Src/main.c ****   {
 315              		.loc 1 201 7 is_stmt 0 view .LVU75
 316 003e 0648     		ldr	r0, .L28
 317 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 318              	.LVL17:
 201:../../CM4/Core/Src/main.c ****   {
 319              		.loc 1 201 6 view .LVU76
 320 0044 30B9     		cbnz	r0, .L27
 209:../../CM4/Core/Src/main.c **** 
 321              		.loc 1 209 1 view .LVU77
 322 0046 08BD     		pop	{r3, pc}
 323              	.L24:
 191:../../CM4/Core/Src/main.c ****   }
 324              		.loc 1 191 5 is_stmt 1 view .LVU78
 325 0048 FFF7FEFF 		bl	Error_Handler
 326              	.LVL18:
 327              	.L25:
 195:../../CM4/Core/Src/main.c ****   }
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 16


 328              		.loc 1 195 5 view .LVU79
 329 004c FFF7FEFF 		bl	Error_Handler
 330              	.LVL19:
 331              	.L26:
 199:../../CM4/Core/Src/main.c ****   }
 332              		.loc 1 199 5 view .LVU80
 333 0050 FFF7FEFF 		bl	Error_Handler
 334              	.LVL20:
 335              	.L27:
 203:../../CM4/Core/Src/main.c ****   }
 336              		.loc 1 203 5 view .LVU81
 337 0054 FFF7FEFF 		bl	Error_Handler
 338              	.LVL21:
 339              	.L29:
 340              		.align	2
 341              	.L28:
 342 0058 00000000 		.word	.LANCHOR2
 343 005c 00480040 		.word	1073760256
 344              		.cfi_endproc
 345              	.LFE137:
 347              		.global	defaultTask_attributes
 348              		.section	.rodata.str1.4,"aMS",%progbits,1
 349              		.align	2
 350              	.LC0:
 351 0000 64656661 		.ascii	"defaultTask\000"
 351      756C7454 
 351      61736B00 
 352              		.global	defaultTaskHandle
 353              		.global	huart3
 354              		.section	.bss.defaultTaskHandle,"aw",%nobits
 355              		.align	2
 356              		.set	.LANCHOR1,. + 0
 359              	defaultTaskHandle:
 360 0000 00000000 		.space	4
 361              		.section	.bss.huart3,"aw",%nobits
 362              		.align	2
 363              		.set	.LANCHOR2,. + 0
 366              	huart3:
 367 0000 00000000 		.space	148
 367      00000000 
 367      00000000 
 367      00000000 
 367      00000000 
 368              		.section	.rodata.defaultTask_attributes,"a"
 369              		.align	2
 370              		.set	.LANCHOR0,. + 0
 373              	defaultTask_attributes:
 374 0000 00000000 		.word	.LC0
 375 0004 00000000 		.space	16
 375      00000000 
 375      00000000 
 375      00000000 
 376 0014 00020000 		.word	512
 377 0018 18000000 		.word	24
 378 001c 00000000 		.space	8
 378      00000000 
 379              		.text
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 17


 380              	.Letext0:
 381              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 382              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 383              		.file 5 "../../Drivers/CMSIS/Include/core_cm4.h"
 384              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 385              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 386              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 387              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 388              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 389              		.file 11 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 390              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 391              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 392              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 393              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:20     .text.StartDefaultTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:26     .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:54     .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:60     .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:149    .text.main:00000078 $d
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:159    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:165    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:199    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:205    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:237    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:243    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:342    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:373    .rodata.defaultTask_attributes:00000000 defaultTask_attributes
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:349    .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:359    .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:366    .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:355    .bss.defaultTaskHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:362    .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccwo0oMW.s:369    .rodata.defaultTask_attributes:00000000 $d

UNDEFINED SYMBOLS
osDelay
HAL_HSEM_ActivateNotification
HAL_PWREx_ClearPendingEvent
HAL_PWREx_EnterSTOPMode
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
HAL_IncTick
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
