INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 21:56:38 CST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.28 sec.
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.38 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -O 
INFO: [HLS 200-1510] Running: csim_design -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.29 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 205.496 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/read_romcode.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/read_romcode.cpp -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/allen/vitis/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top read_romcode -name=read_romcode 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.37 seconds; current allocated memory: 207.590 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc"  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.97 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.98 sec.
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.74 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.74 sec.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=read_romcode -mllvm -hls-db-dir -mllvm /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1'(src/read_romcode.cpp:41:20) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2'(src/read_romcode.cpp:47:20) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:47:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.96 seconds; current allocated memory: 208.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.238 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top read_romcode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.0.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.934 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc to /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.070 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:43:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 239.820 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.39 sec.
Execute       ap_eval exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
Execute         ap_set_top_model read_romcode 
Execute         get_model_list read_romcode -filter all-wo-channel -topdown 
Execute         preproc_iomode -model read_romcode 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : read_romcode ...
Execute         set_default_model read_romcode 
Execute         apply_spec_resource_limit read_romcode 
INFO-FLOW: Model list for preprocess: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: read_romcode ...
Execute         set_default_model read_romcode 
Execute         cdfg_preprocess -model read_romcode 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for synthesis: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 240.832 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_47_2.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.832 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.086 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_41_1.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.086 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode 
Execute         schedule -model read_romcode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.406 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode.
Execute         set_default_model read_romcode 
Execute         bind -model read_romcode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.406 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bind.adb -f 
INFO-FLOW: Finish binding read_romcode.
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for RTL generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_47_2 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 241.406 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_47_2 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_41_1 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.016 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_41_1 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode -top_prefix  -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode_to_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/cmd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'romcode_to_PS', 'cmd' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 244.027 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode 
Execute         syn_report -csynth -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.adb 
Execute         db_write -model read_romcode -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode 
Execute         export_constraint_db -f -tool general -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         syn_report -designview -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.design.xml 
Execute         syn_report -csynthDesign -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.protoinst 
Execute         sc_get_clocks read_romcode 
Execute         sc_get_portdomain read_romcode 
INFO-FLOW: Model list for RTL component generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_47_2] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_41_1] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
INFO-FLOW: Found component read_romcode_BUS0_m_axi.
INFO-FLOW: Append model read_romcode_BUS0_m_axi
INFO-FLOW: Found component read_romcode_BUS1_m_axi.
INFO-FLOW: Append model read_romcode_BUS1_m_axi
INFO-FLOW: Found component read_romcode_control_s_axi.
INFO-FLOW: Append model read_romcode_control_s_axi
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model read_romcode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: read_romcode_flow_control_loop_pipe_sequential_init read_romcode_flow_control_loop_pipe_sequential_init read_romcode_BUS0_m_axi read_romcode_BUS1_m_axi read_romcode_control_s_axi read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_BUS0_m_axi
INFO-FLOW: To file: write model read_romcode_BUS1_m_axi
INFO-FLOW: To file: write model read_romcode_control_s_axi
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vhdl' dstVlogDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vlog' tclDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' expOnly='0'
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 247.574 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='read_romcode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_romcode
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         sc_get_clocks read_romcode 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS0_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST read_romcode MODULE2INSTS {read_romcode read_romcode read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_41_1 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120} INST2MODULE {read_romcode read_romcode grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 read_romcode_Pipeline_VITIS_LOOP_41_1} INSTDATA {read_romcode {DEPTH 1 CHILDREN {grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120}} grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 {DEPTH 2 CHILDREN {}} grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_romcode_Pipeline_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_103_p2 SOURCE src/read_romcode.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_98_p2 SOURCE src/read_romcode.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 252.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
Execute         syn_report -model read_romcode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 0.93 sec.
Command     csynth_design done; 4.34 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.94 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.34 seconds; current allocated memory: 47.465 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=read_romcode xml_exists=0
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=8 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       sc_get_clocks read_romcode 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=read_romcode
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s lab1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lab1/solution1/impl/export.zip
Command     export_design done; 18.36 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.56 seconds. CPU system time: 0.63 seconds. Elapsed time: 18.36 seconds; current allocated memory: 6.711 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 23:22:11 CST 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.34 sec.
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.42 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.48 sec.
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -O 
INFO: [HLS 200-1510] Running: csim_design -O 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.754 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/read_romcode.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/read_romcode.cpp -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/allen/vitis/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top read_romcode -name=read_romcode 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.31 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.5 seconds; current allocated memory: 207.902 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc"  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.25 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.25 sec.
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.71 sec.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=read_romcode -mllvm -hls-db-dir -mllvm /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1'(src/read_romcode.cpp:41:20) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2'(src/read_romcode.cpp:47:20) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:47:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.3 seconds; current allocated memory: 208.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.656 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top read_romcode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.0.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 209.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.250 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc to /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.746 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:43:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.496 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.9 sec.
Execute       ap_eval exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
Execute         ap_set_top_model read_romcode 
Execute         get_model_list read_romcode -filter all-wo-channel -topdown 
Execute         preproc_iomode -model read_romcode 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : read_romcode ...
Execute         set_default_model read_romcode 
Execute         apply_spec_resource_limit read_romcode 
INFO-FLOW: Model list for preprocess: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: read_romcode ...
Execute         set_default_model read_romcode 
Execute         cdfg_preprocess -model read_romcode 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for synthesis: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 241.512 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_47_2.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.512 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.824 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_41_1.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.824 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode 
Execute         schedule -model read_romcode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.129 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode.
Execute         set_default_model read_romcode 
Execute         bind -model read_romcode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.129 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bind.adb -f 
INFO-FLOW: Finish binding read_romcode.
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for RTL generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_47_2 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.129 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_47_2 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_41_1 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.762 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_41_1 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode -top_prefix  -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode_to_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/cmd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'romcode_to_PS', 'cmd' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 244.820 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode 
Execute         syn_report -csynth -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.adb 
Execute         db_write -model read_romcode -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode 
Execute         export_constraint_db -f -tool general -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         syn_report -designview -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.design.xml 
Execute         syn_report -csynthDesign -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.protoinst 
Execute         sc_get_clocks read_romcode 
Execute         sc_get_portdomain read_romcode 
INFO-FLOW: Model list for RTL component generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_47_2] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_41_1] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
INFO-FLOW: Found component read_romcode_BUS0_m_axi.
INFO-FLOW: Append model read_romcode_BUS0_m_axi
INFO-FLOW: Found component read_romcode_BUS1_m_axi.
INFO-FLOW: Append model read_romcode_BUS1_m_axi
INFO-FLOW: Found component read_romcode_control_s_axi.
INFO-FLOW: Append model read_romcode_control_s_axi
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model read_romcode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: read_romcode_flow_control_loop_pipe_sequential_init read_romcode_flow_control_loop_pipe_sequential_init read_romcode_BUS0_m_axi read_romcode_BUS1_m_axi read_romcode_control_s_axi read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_BUS0_m_axi
INFO-FLOW: To file: write model read_romcode_BUS1_m_axi
INFO-FLOW: To file: write model read_romcode_control_s_axi
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vhdl' dstVlogDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vlog' tclDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' expOnly='0'
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 248.367 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='read_romcode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_romcode
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         sc_get_clocks read_romcode 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS0_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST read_romcode MODULE2INSTS {read_romcode read_romcode read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_41_1 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120} INST2MODULE {read_romcode read_romcode grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 read_romcode_Pipeline_VITIS_LOOP_41_1} INSTDATA {read_romcode {DEPTH 1 CHILDREN {grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120}} grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 {DEPTH 2 CHILDREN {}} grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_romcode_Pipeline_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_103_p2 SOURCE src/read_romcode.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_98_p2 SOURCE src/read_romcode.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 254.215 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
Execute         syn_report -model read_romcode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 1.03 sec.
Command     csynth_design done; 4.96 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.32 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.96 seconds; current allocated memory: 46.461 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=read_romcode xml_exists=1
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=8 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       sc_get_clocks read_romcode 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=read_romcode
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s lab1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lab1/solution1/impl/export.zip
Command     export_design done; 18.45 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.77 seconds. CPU system time: 0.55 seconds. Elapsed time: 18.45 seconds; current allocated memory: 6.738 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 23:22:46 CST 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.26 sec.
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.33 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.4 sec.
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -O 
INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 23:23:20 CST 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.3 sec.
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.41 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.48 sec.
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -O 
INFO: [HLS 200-1510] Running: csim_design -O 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.754 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/read_romcode.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/read_romcode.cpp -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/allen/vitis/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top read_romcode -name=read_romcode 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.36 seconds; current allocated memory: 207.898 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc"  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.02 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.02 sec.
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.69 sec.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=read_romcode -mllvm -hls-db-dir -mllvm /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1'(src/read_romcode.cpp:41:20) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2'(src/read_romcode.cpp:47:20) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:47:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.97 seconds; current allocated memory: 208.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.652 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top read_romcode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.0.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.254 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc to /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.738 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:43:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.129 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.4 sec.
Execute       ap_eval exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
Execute         ap_set_top_model read_romcode 
Execute         get_model_list read_romcode -filter all-wo-channel -topdown 
Execute         preproc_iomode -model read_romcode 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : read_romcode ...
Execute         set_default_model read_romcode 
Execute         apply_spec_resource_limit read_romcode 
INFO-FLOW: Model list for preprocess: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: read_romcode ...
Execute         set_default_model read_romcode 
Execute         cdfg_preprocess -model read_romcode 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for synthesis: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.504 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_47_2.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.504 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.820 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_41_1.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.820 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode 
Execute         schedule -model read_romcode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.125 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode.
Execute         set_default_model read_romcode 
Execute         bind -model read_romcode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.125 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bind.adb -f 
INFO-FLOW: Finish binding read_romcode.
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for RTL generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_47_2 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 242.125 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_47_2 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_41_1 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.758 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_41_1 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode -top_prefix  -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode_to_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/cmd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'romcode_to_PS', 'cmd' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 244.816 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode 
Execute         syn_report -csynth -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.adb 
Execute         db_write -model read_romcode -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode 
Execute         export_constraint_db -f -tool general -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         syn_report -designview -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.design.xml 
Execute         syn_report -csynthDesign -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.protoinst 
Execute         sc_get_clocks read_romcode 
Execute         sc_get_portdomain read_romcode 
INFO-FLOW: Model list for RTL component generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_47_2] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_41_1] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
INFO-FLOW: Found component read_romcode_BUS0_m_axi.
INFO-FLOW: Append model read_romcode_BUS0_m_axi
INFO-FLOW: Found component read_romcode_BUS1_m_axi.
INFO-FLOW: Append model read_romcode_BUS1_m_axi
INFO-FLOW: Found component read_romcode_control_s_axi.
INFO-FLOW: Append model read_romcode_control_s_axi
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model read_romcode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: read_romcode_flow_control_loop_pipe_sequential_init read_romcode_flow_control_loop_pipe_sequential_init read_romcode_BUS0_m_axi read_romcode_BUS1_m_axi read_romcode_control_s_axi read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_BUS0_m_axi
INFO-FLOW: To file: write model read_romcode_BUS1_m_axi
INFO-FLOW: To file: write model read_romcode_control_s_axi
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vhdl' dstVlogDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vlog' tclDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' expOnly='0'
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 248.363 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='read_romcode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_romcode
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         sc_get_clocks read_romcode 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS0_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST read_romcode MODULE2INSTS {read_romcode read_romcode read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_41_1 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120} INST2MODULE {read_romcode read_romcode grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 read_romcode_Pipeline_VITIS_LOOP_41_1} INSTDATA {read_romcode {DEPTH 1 CHILDREN {grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120}} grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 {DEPTH 2 CHILDREN {}} grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_romcode_Pipeline_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_103_p2 SOURCE src/read_romcode.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_98_p2 SOURCE src/read_romcode.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 254.230 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
Execute         syn_report -model read_romcode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 0.97 sec.
Command     csynth_design done; 4.39 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.99 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.39 seconds; current allocated memory: 46.477 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=read_romcode xml_exists=1
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=8 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       sc_get_clocks read_romcode 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=read_romcode
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s lab1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lab1/solution1/impl/export.zip
Command     export_design done; 18.42 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.64 seconds. CPU system time: 0.59 seconds. Elapsed time: 18.42 seconds; current allocated memory: 6.910 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 23:23:55 CST 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.27 sec.
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.36 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.43 sec.
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -O 
INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 23:24:22 CST 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.26 sec.
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.34 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.41 sec.
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -O 
INFO: [HLS 200-1510] Running: csim_design -O 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.758 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/read_romcode.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/read_romcode.cpp -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/allen/vitis/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top read_romcode -name=read_romcode 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.34 seconds; current allocated memory: 207.902 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc"  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.97 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.98 sec.
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.68 sec.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=read_romcode -mllvm -hls-db-dir -mllvm /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1'(src/read_romcode.cpp:41:20) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2'(src/read_romcode.cpp:47:20) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:47:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.9 seconds; current allocated memory: 208.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.656 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top read_romcode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.0.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.246 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc to /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 230.746 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:43:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.137 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.31 sec.
Execute       ap_eval exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
Execute         ap_set_top_model read_romcode 
Execute         get_model_list read_romcode -filter all-wo-channel -topdown 
Execute         preproc_iomode -model read_romcode 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : read_romcode ...
Execute         set_default_model read_romcode 
Execute         apply_spec_resource_limit read_romcode 
INFO-FLOW: Model list for preprocess: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: read_romcode ...
Execute         set_default_model read_romcode 
Execute         cdfg_preprocess -model read_romcode 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for synthesis: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.512 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_47_2.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.512 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 241.824 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_41_1.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.824 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode 
Execute         schedule -model read_romcode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.133 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode.
Execute         set_default_model read_romcode 
Execute         bind -model read_romcode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.133 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bind.adb -f 
INFO-FLOW: Finish binding read_romcode.
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for RTL generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_47_2 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 242.133 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_47_2 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_41_1 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.766 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_41_1 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode -top_prefix  -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode_to_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/cmd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'romcode_to_PS', 'cmd' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 244.820 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode 
Execute         syn_report -csynth -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.adb 
Execute         db_write -model read_romcode -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode 
Execute         export_constraint_db -f -tool general -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         syn_report -designview -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.design.xml 
Execute         syn_report -csynthDesign -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.protoinst 
Execute         sc_get_clocks read_romcode 
Execute         sc_get_portdomain read_romcode 
INFO-FLOW: Model list for RTL component generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_47_2] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_41_1] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
INFO-FLOW: Found component read_romcode_BUS0_m_axi.
INFO-FLOW: Append model read_romcode_BUS0_m_axi
INFO-FLOW: Found component read_romcode_BUS1_m_axi.
INFO-FLOW: Append model read_romcode_BUS1_m_axi
INFO-FLOW: Found component read_romcode_control_s_axi.
INFO-FLOW: Append model read_romcode_control_s_axi
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model read_romcode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: read_romcode_flow_control_loop_pipe_sequential_init read_romcode_flow_control_loop_pipe_sequential_init read_romcode_BUS0_m_axi read_romcode_BUS1_m_axi read_romcode_control_s_axi read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_BUS0_m_axi
INFO-FLOW: To file: write model read_romcode_BUS1_m_axi
INFO-FLOW: To file: write model read_romcode_control_s_axi
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vhdl' dstVlogDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vlog' tclDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' expOnly='0'
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.367 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='read_romcode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_romcode
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         sc_get_clocks read_romcode 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS0_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST read_romcode MODULE2INSTS {read_romcode read_romcode read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_41_1 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120} INST2MODULE {read_romcode read_romcode grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 read_romcode_Pipeline_VITIS_LOOP_41_1} INSTDATA {read_romcode {DEPTH 1 CHILDREN {grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120}} grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 {DEPTH 2 CHILDREN {}} grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_romcode_Pipeline_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_103_p2 SOURCE src/read_romcode.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_98_p2 SOURCE src/read_romcode.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 254.215 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
Execute         syn_report -model read_romcode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 0.94 sec.
Command     csynth_design done; 4.28 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.8 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.28 seconds; current allocated memory: 46.457 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=read_romcode xml_exists=1
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=8 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       sc_get_clocks read_romcode 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=read_romcode
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s lab1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lab1/solution1/impl/export.zip
Command     export_design done; 18.33 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.5 seconds. CPU system time: 0.59 seconds. Elapsed time: 18.33 seconds; current allocated memory: 7.098 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1 opened at Sat May 20 23:31:45 CST 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/allen/vitis/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/allen/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.3 sec.
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.37 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.43 sec.
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -O 
INFO: [HLS 200-1510] Running: csim_design -O 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 207.758 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/read_romcode.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/read_romcode.cpp -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/allen/vitis/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top read_romcode -name=read_romcode 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/.systemc_flag -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/all.directive.json -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I /home/allen/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.36 seconds; current allocated memory: 207.902 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc"  
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.g.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.91 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.91 sec.
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=read_romcode -reflow-float-conversion -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/allen/vitis/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode 
Execute           ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/allen/vitis/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=read_romcode -mllvm -hls-db-dir -mllvm /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1'(src/read_romcode.cpp:41:20) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2'(src/read_romcode.cpp:47:20) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:47:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.83 seconds; current allocated memory: 208.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.656 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top read_romcode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.0.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.250 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.g.1.bc to /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.746 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.2.bc -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:43:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.137 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.25 sec.
Execute       ap_eval exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
Execute         ap_set_top_model read_romcode 
Execute         get_model_list read_romcode -filter all-wo-channel -topdown 
Execute         preproc_iomode -model read_romcode 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         preproc_iomode -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         apply_spec_resource_limit read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : read_romcode ...
Execute         set_default_model read_romcode 
Execute         apply_spec_resource_limit read_romcode 
INFO-FLOW: Model list for preprocess: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_47_2 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: read_romcode_Pipeline_VITIS_LOOP_41_1 ...
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         cdfg_preprocess -model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: read_romcode ...
Execute         set_default_model read_romcode 
Execute         cdfg_preprocess -model read_romcode 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for synthesis: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.508 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_47_2.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.508 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         schedule -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 241.824 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode_Pipeline_VITIS_LOOP_41_1.
Execute         set_default_model read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         bind -model read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.824 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding read_romcode_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_romcode 
Execute         schedule -model read_romcode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.133 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.sched.adb -f 
INFO-FLOW: Finish scheduling read_romcode.
Execute         set_default_model read_romcode 
Execute         bind -model read_romcode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.133 MB.
Execute         syn_report -verbosereport -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.bind.adb -f 
INFO-FLOW: Finish binding read_romcode.
Execute         get_model_list read_romcode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         rtl_gen_preprocess read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         rtl_gen_preprocess read_romcode 
INFO-FLOW: Model list for RTL generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_47_2 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.133 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_47_2 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_47_2_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_47_2 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_47_2 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_47_2 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode_Pipeline_VITIS_LOOP_41_1 -top_prefix read_romcode_ -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.766 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         gen_rtl read_romcode_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_41_1 
Execute         syn_report -csynth -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode_Pipeline_VITIS_LOOP_41_1 -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.adb 
Execute         db_write -model read_romcode_Pipeline_VITIS_LOOP_41_1 -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode_Pipeline_VITIS_LOOP_41_1 -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_romcode -top_prefix  -sub_prefix read_romcode_ -mg_file /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode_to_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/cmd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'romcode_to_PS', 'cmd' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 244.824 MB.
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vhdl -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/vhdl/read_romcode 
Execute         gen_rtl read_romcode -istop -style xilinx -f -lang vlog -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/verilog/read_romcode 
Execute         syn_report -csynth -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/read_romcode_csynth.xml 
Execute         syn_report -verbosereport -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_romcode -f -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.adb 
Execute         db_write -model read_romcode -bindview -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_romcode -p /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode 
Execute         export_constraint_db -f -tool general -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         syn_report -designview -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.design.xml 
Execute         syn_report -csynthDesign -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model read_romcode -o /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.protoinst 
Execute         sc_get_clocks read_romcode 
Execute         sc_get_portdomain read_romcode 
INFO-FLOW: Model list for RTL component generation: read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_47_2] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode_Pipeline_VITIS_LOOP_41_1] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component read_romcode_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_romcode] ... 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
INFO-FLOW: Found component read_romcode_BUS0_m_axi.
INFO-FLOW: Append model read_romcode_BUS0_m_axi
INFO-FLOW: Found component read_romcode_BUS1_m_axi.
INFO-FLOW: Append model read_romcode_BUS1_m_axi
INFO-FLOW: Found component read_romcode_control_s_axi.
INFO-FLOW: Append model read_romcode_control_s_axi
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: Append model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model read_romcode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: read_romcode_flow_control_loop_pipe_sequential_init read_romcode_flow_control_loop_pipe_sequential_init read_romcode_BUS0_m_axi read_romcode_BUS1_m_axi read_romcode_control_s_axi read_romcode_Pipeline_VITIS_LOOP_47_2 read_romcode_Pipeline_VITIS_LOOP_41_1 read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model read_romcode_BUS0_m_axi
INFO-FLOW: To file: write model read_romcode_BUS1_m_axi
INFO-FLOW: To file: write model read_romcode_control_s_axi
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: To file: write model read_romcode_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model read_romcode
INFO-FLOW: Generating /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vhdl' dstVlogDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/vlog' tclDir='/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' expOnly='0'
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.312 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='read_romcode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_romcode
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute         sc_get_clocks read_romcode 
Execute         source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS0_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_m_axi_U SOURCE {} VARIABLE {} MODULE read_romcode LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST read_romcode MODULE2INSTS {read_romcode read_romcode read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_41_1 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120} INST2MODULE {read_romcode read_romcode grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 read_romcode_Pipeline_VITIS_LOOP_47_2 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 read_romcode_Pipeline_VITIS_LOOP_41_1} INSTDATA {read_romcode {DEPTH 1 CHILDREN {grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120}} grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111 {DEPTH 2 CHILDREN {}} grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_romcode_Pipeline_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_103_p2 SOURCE src/read_romcode.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_98_p2 SOURCE src/read_romcode.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_romcode {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 254.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
Execute         syn_report -model read_romcode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 0.96 sec.
Command     csynth_design done; 4.23 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.78 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.23 seconds; current allocated memory: 46.461 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=read_romcode xml_exists=1
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=8 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_flow_control_loop_pipe_sequential_init
read_romcode_BUS0_m_axi
read_romcode_BUS1_m_axi
read_romcode_control_s_axi
read_romcode_Pipeline_VITIS_LOOP_47_2
read_romcode_Pipeline_VITIS_LOOP_41_1
read_romcode
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       sc_get_clocks read_romcode 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to read_romcode
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.compgen.dataonly.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=read_romcode
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.rtl_wrap.cfg.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.constraint.tcl 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/read_romcode.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/allen/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/allen/fsic-lab1/vitis_hls_project/lab1/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s lab1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lab1/solution1/impl/export.zip
Command     export_design done; 18.81 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.04 seconds. CPU system time: 0.65 seconds. Elapsed time: 18.81 seconds; current allocated memory: 6.746 MB.
Execute     cleanup_all 
