<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Clock interconnect &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Xilinx Spartan 6 FPGAs" href="../spartan6/index.html" />
    <link rel="prev" title="DSP — Spartan 3A DSP, Spartan 6" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Xilinx Virtex, Virtex E, Spartan 2, Spartan 2E FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Xilinx Virtex 2 FPGAs</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Xilinx Spartan 3 FPGAs</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block — Spartan 3, Virtex 4</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP — Spartan 3A DSP, Spartan 6</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Clock interconnect</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#clock-source-spine-bottom-and-top">Clock source — spine bottom and top</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Xilinx Spartan 6 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Xilinx Virtex 4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Xilinx Virtex 5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Xilinx Virtex 6 FPGAs</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Xilinx Spartan 3 FPGAs</a></li>
      <li class="breadcrumb-item active">Clock interconnect</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan3/clock.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="clock-interconnect">
<h1>Clock interconnect<a class="headerlink" href="#clock-interconnect" title="Link to this heading"></a></h1>
<section id="clock-source-spine-bottom-and-top">
<h2>Clock source — spine bottom and top<a class="headerlink" href="#clock-source-spine-bottom-and-top" title="Link to this heading"></a></h2>
<section id="bitstream-spartan-3-bottom">
<h3>Bitstream — Spartan 3 bottom<a class="headerlink" href="#bitstream-spartan-3-bottom" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[0]">INT:MUX.OMUX10.N[0]</a></td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[3]">INT:MUX.CLK.IMUX.SEL0[3]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[2]">INT:MUX.CLK.IMUX.SEL0[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[0]">INT:MUX.CLK.IMUX.SEL0[0]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[0]">INT:MUX.CLK.IMUX.CLK0[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[1]">INT:MUX.CLK.IMUX.CLK0[1]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[1]">INT:MUX.CLK.IMUX.SEL0[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[2]">INT:MUX.CLK.IMUX.CLK0[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[3]">INT:MUX.CLK.IMUX.CLK0[3]</a></td></tr>
<tr><td>10</td>
<td>-</td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td>-</td></tr>
<tr><td>17</td>
<td>-</td></tr>
<tr><td>18</td>
<td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[2]">INT:MUX.CLK.IMUX.CLK1[2]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[3]">INT:MUX.CLK.IMUX.CLK1[3]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[0]">INT:MUX.CLK.IMUX.SEL1[0]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[0]">INT:MUX.CLK.IMUX.CLK1[0]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[1]">INT:MUX.CLK.IMUX.CLK1[1]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[1]">INT:MUX.CLK.IMUX.SEL1[1]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[3]">INT:MUX.CLK.IMUX.SEL1[3]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[2]">INT:MUX.CLK.IMUX.SEL1[2]</a></td></tr>
<tr><td>27</td>
<td>-</td></tr>
<tr><td>28</td>
<td>-</td></tr>
<tr><td>29</td>
<td>-</td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td>-</td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[2]">INT:MUX.CLK.IMUX.CLK2[2]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[3]">INT:MUX.CLK.IMUX.CLK2[3]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[0]">INT:MUX.CLK.IMUX.SEL2[0]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[0]">INT:MUX.CLK.IMUX.CLK2[0]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[1]">INT:MUX.CLK.IMUX.CLK2[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[1]">INT:MUX.CLK.IMUX.SEL2[1]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[3]">INT:MUX.CLK.IMUX.SEL2[3]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[2]">INT:MUX.CLK.IMUX.SEL2[2]</a></td></tr>
<tr><td>41</td>
<td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[0]">INT:MUX.OMUX12.N[0]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[0]">INT:MUX.OMUX15.N[0]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[2]">INT:MUX.OMUX12.N[2]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[1]">INT:MUX.OMUX12.N[1]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[1]">INT:MUX.OMUX15.N[1]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[2]">INT:MUX.OMUX15.N[2]</a></td></tr>
<tr><td>48</td>
<td>-</td></tr>
<tr><td>49</td>
<td>-</td></tr>
<tr><td>50</td>
<td>-</td></tr>
<tr><td>51</td>
<td>-</td></tr>
<tr><td>52</td>
<td>-</td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[2]">INT:MUX.CLK.IMUX.CLK3[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[3]">INT:MUX.CLK.IMUX.CLK3[3]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[0]">INT:MUX.CLK.IMUX.SEL3[0]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[0]">INT:MUX.CLK.IMUX.CLK3[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[1]">INT:MUX.CLK.IMUX.CLK3[1]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[1]">INT:MUX.CLK.IMUX.SEL3[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[3]">INT:MUX.CLK.IMUX.SEL3[3]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[2]">INT:MUX.CLK.IMUX.SEL3[2]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td>-</td></tr>
<tr><td>4</td>
<td>-</td></tr>
<tr><td>5</td>
<td>-</td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[1]">INT:MUX.OMUX11.N[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[2]">INT:MUX.OMUX10.N[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[1]">INT:MUX.OMUX10.N[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[0]">INT:MUX.OMUX11.N[0]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-CLKB.S3-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[2]">INT:MUX.OMUX11.N[2]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.OMUX10.N">
<tr><th>INT:MUX.OMUX10.N</th><th>[1, 0, 8]</th><th>[1, 0, 9]</th><th>[0, 0, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL0">
<tr><th>INT:MUX.CLK.IMUX.SEL0</th><th>[0, 0, 2]</th><th>[0, 0, 3]</th><th>[0, 0, 7]</th><th>[0, 0, 4]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK0">
<tr><th>INT:MUX.CLK.IMUX.CLK0</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th><th>[0, 0, 6]</th><th>[0, 0, 5]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL1">
<tr><th>INT:MUX.CLK.IMUX.SEL1</th><th>[0, 0, 25]</th><th>[0, 0, 26]</th><th>[0, 0, 24]</th><th>[0, 0, 21]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK1">
<tr><th>INT:MUX.CLK.IMUX.CLK1</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL2">
<tr><th>INT:MUX.CLK.IMUX.SEL2</th><th>[0, 0, 39]</th><th>[0, 0, 40]</th><th>[0, 0, 38]</th><th>[0, 0, 35]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK2">
<tr><th>INT:MUX.CLK.IMUX.CLK2</th><th>[0, 0, 34]</th><th>[0, 0, 33]</th><th>[0, 0, 37]</th><th>[0, 0, 36]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.OMUX12.N">
<tr><th>INT:MUX.OMUX12.N</th><th>[0, 0, 44]</th><th>[0, 0, 45]</th><th>[0, 0, 42]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.OMUX15.N">
<tr><th>INT:MUX.OMUX15.N</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th><th>[0, 0, 43]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.SEL3">
<tr><th>INT:MUX.CLK.IMUX.SEL3</th><th>[0, 0, 59]</th><th>[0, 0, 60]</th><th>[0, 0, 58]</th><th>[0, 0, 55]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.CLK.IMUX.CLK3">
<tr><th>INT:MUX.CLK.IMUX.CLK3</th><th>[0, 0, 54]</th><th>[0, 0, 53]</th><th>[0, 0, 57]</th><th>[0, 0, 56]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3-INT:MUX.OMUX11.N">
<tr><th>INT:MUX.OMUX11.N</th><th>[1, 0, 11]</th><th>[1, 0, 7]</th><th>[1, 0, 10]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-spartan-3-top">
<h3>Bitstream — Spartan 3 top<a class="headerlink" href="#bitstream-spartan-3-top" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[2]">INT:MUX.CLK.IMUX.SEL0[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[3]">INT:MUX.CLK.IMUX.SEL0[3]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[0]">INT:MUX.CLK.IMUX.SEL0[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[0]">INT:MUX.CLK.IMUX.CLK0[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[1]">INT:MUX.CLK.IMUX.CLK0[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[1]">INT:MUX.CLK.IMUX.SEL0[1]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[3]">INT:MUX.CLK.IMUX.CLK0[3]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[2]">INT:MUX.CLK.IMUX.CLK0[2]</a></td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[2]">INT:MUX.OMUX5.S[2]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[1]">INT:MUX.OMUX5.S[1]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[1]">INT:MUX.OMUX4.S[1]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[2]">INT:MUX.OMUX4.S[2]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[0]">INT:MUX.OMUX5.S[0]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[0]">INT:MUX.OMUX4.S[0]</a></td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[2]">INT:MUX.CLK.IMUX.SEL1[2]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[3]">INT:MUX.CLK.IMUX.SEL1[3]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[0]">INT:MUX.CLK.IMUX.SEL1[0]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[0]">INT:MUX.CLK.IMUX.CLK1[0]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[1]">INT:MUX.CLK.IMUX.CLK1[1]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[1]">INT:MUX.CLK.IMUX.SEL1[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[3]">INT:MUX.CLK.IMUX.CLK1[3]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[2]">INT:MUX.CLK.IMUX.CLK1[2]</a></td></tr>
<tr><td>31</td>
<td>-</td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td>-</td></tr>
<tr><td>34</td>
<td>-</td></tr>
<tr><td>35</td>
<td>-</td></tr>
<tr><td>36</td>
<td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[2]">INT:MUX.CLK.IMUX.SEL2[2]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[3]">INT:MUX.CLK.IMUX.SEL2[3]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[0]">INT:MUX.CLK.IMUX.SEL2[0]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[0]">INT:MUX.CLK.IMUX.CLK2[0]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[1]">INT:MUX.CLK.IMUX.CLK2[1]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[1]">INT:MUX.CLK.IMUX.SEL2[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[3]">INT:MUX.CLK.IMUX.CLK2[3]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[2]">INT:MUX.CLK.IMUX.CLK2[2]</a></td></tr>
<tr><td>45</td>
<td>-</td></tr>
<tr><td>46</td>
<td>-</td></tr>
<tr><td>47</td>
<td>-</td></tr>
<tr><td>48</td>
<td>-</td></tr>
<tr><td>49</td>
<td>-</td></tr>
<tr><td>50</td>
<td>-</td></tr>
<tr><td>51</td>
<td>-</td></tr>
<tr><td>52</td>
<td>-</td></tr>
<tr><td>53</td>
<td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[3]">INT:MUX.CLK.IMUX.CLK3[3]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[2]">INT:MUX.CLK.IMUX.CLK3[2]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[0]">INT:MUX.CLK.IMUX.SEL3[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[0]">INT:MUX.CLK.IMUX.CLK3[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[1]">INT:MUX.CLK.IMUX.CLK3[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[1]">INT:MUX.CLK.IMUX.SEL3[1]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[2]">INT:MUX.CLK.IMUX.SEL3[2]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[3]">INT:MUX.CLK.IMUX.SEL3[3]</a></td></tr>
<tr><td>62</td>
<td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[0]">INT:MUX.OMUX0.S[0]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[2]">INT:MUX.OMUX3.S[2]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[0]">INT:MUX.OMUX3.S[0]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[1]">INT:MUX.OMUX0.S[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[2]">INT:MUX.OMUX0.S[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKT.S3-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[1]">INT:MUX.OMUX3.S[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL0">
<tr><th>INT:MUX.CLK.IMUX.SEL0</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th><th>[0, 0, 8]</th><th>[0, 0, 5]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK0">
<tr><th>INT:MUX.CLK.IMUX.CLK0</th><th>[0, 0, 9]</th><th>[0, 0, 10]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.OMUX5.S">
<tr><th>INT:MUX.OMUX5.S</th><th>[0, 0, 16]</th><th>[0, 0, 17]</th><th>[0, 0, 20]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.OMUX4.S">
<tr><th>INT:MUX.OMUX4.S</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 21]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL1">
<tr><th>INT:MUX.CLK.IMUX.SEL1</th><th>[0, 0, 24]</th><th>[0, 0, 23]</th><th>[0, 0, 28]</th><th>[0, 0, 25]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK1">
<tr><th>INT:MUX.CLK.IMUX.CLK1</th><th>[0, 0, 29]</th><th>[0, 0, 30]</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL2">
<tr><th>INT:MUX.CLK.IMUX.SEL2</th><th>[0, 0, 38]</th><th>[0, 0, 37]</th><th>[0, 0, 42]</th><th>[0, 0, 39]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK2">
<tr><th>INT:MUX.CLK.IMUX.CLK2</th><th>[0, 0, 43]</th><th>[0, 0, 44]</th><th>[0, 0, 41]</th><th>[0, 0, 40]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.SEL3">
<tr><th>INT:MUX.CLK.IMUX.SEL3</th><th>[0, 0, 61]</th><th>[0, 0, 60]</th><th>[0, 0, 59]</th><th>[0, 0, 56]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.CLK.IMUX.CLK3">
<tr><th>INT:MUX.CLK.IMUX.CLK3</th><th>[0, 0, 54]</th><th>[0, 0, 55]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.OMUX0.S">
<tr><th>INT:MUX.OMUX0.S</th><th>[1, 0, 3]</th><th>[1, 0, 2]</th><th>[0, 0, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3-INT:MUX.OMUX3.S">
<tr><th>INT:MUX.OMUX3.S</th><th>[1, 0, 0]</th><th>[1, 0, 4]</th><th>[1, 0, 1]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-spartan-3e-bottom">
<h3>Bitstream — Spartan 3E bottom<a class="headerlink" href="#bitstream-spartan-3e-bottom" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[1]">INT:MUX.CLK.IMUX.SEL3[1]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[1]">INT:MUX.CLK.IMUX.CLK3[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[0]">INT:MUX.CLK.IMUX.CLK3[0]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[0]">INT:MUX.CLK.IMUX.SEL3[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[2]">INT:MUX.CLK.IMUX.CLK3[2]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[3]">INT:MUX.CLK.IMUX.CLK3[3]</a></td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td>-</td></tr>
<tr><td>8</td>
<td>-</td></tr>
<tr><td>9</td>
<td>-</td></tr>
<tr><td>10</td>
<td>-</td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[3]">INT:MUX.CLK.IMUX.CLK2[3]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[2]">INT:MUX.CLK.IMUX.CLK2[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[1]">INT:MUX.CLK.IMUX.SEL2[1]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[1]">INT:MUX.CLK.IMUX.CLK2[1]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[0]">INT:MUX.CLK.IMUX.CLK2[0]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[0]">INT:MUX.CLK.IMUX.SEL2[0]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[2]">INT:MUX.CLK.IMUX.SEL2[2]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[3]">INT:MUX.CLK.IMUX.SEL2[3]</a></td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td>-</td></tr>
<tr><td>28</td>
<td>-</td></tr>
<tr><td>29</td>
<td>-</td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[3]">INT:MUX.CLK.IMUX.CLK1[3]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[2]">INT:MUX.CLK.IMUX.CLK1[2]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[1]">INT:MUX.CLK.IMUX.SEL1[1]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[1]">INT:MUX.CLK.IMUX.CLK1[1]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[0]">INT:MUX.CLK.IMUX.CLK1[0]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[0]">INT:MUX.CLK.IMUX.SEL1[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[2]">INT:MUX.CLK.IMUX.SEL1[2]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[3]">INT:MUX.CLK.IMUX.SEL1[3]</a></td></tr>
<tr><td>40</td>
<td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[0]">INT:MUX.OMUX12.N[0]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[0]">INT:MUX.OMUX15.N[0]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[2]">INT:MUX.OMUX12.N[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[1]">INT:MUX.OMUX12.N[1]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[1]">INT:MUX.OMUX15.N[1]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[2]">INT:MUX.OMUX15.N[2]</a></td></tr>
<tr><td>47</td>
<td>-</td></tr>
<tr><td>48</td>
<td>-</td></tr>
<tr><td>49</td>
<td>-</td></tr>
<tr><td>50</td>
<td>-</td></tr>
<tr><td>51</td>
<td>-</td></tr>
<tr><td>52</td>
<td>-</td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[3]">INT:MUX.CLK.IMUX.CLK0[3]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[2]">INT:MUX.CLK.IMUX.CLK0[2]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[1]">INT:MUX.CLK.IMUX.SEL0[1]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[1]">INT:MUX.CLK.IMUX.CLK0[1]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[0]">INT:MUX.CLK.IMUX.CLK0[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[0]">INT:MUX.CLK.IMUX.SEL0[0]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[2]">INT:MUX.CLK.IMUX.SEL0[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[3]">INT:MUX.CLK.IMUX.SEL0[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td>-</td></tr>
<tr><td>4</td>
<td>-</td></tr>
<tr><td>5</td>
<td>-</td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[2]">INT:MUX.OMUX11.N[2]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[0]">INT:MUX.OMUX10.N[0]</a></td></tr>
<tr><td>9</td>
<td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[3]">INT:MUX.CLK.IMUX.SEL3[3]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[2]">INT:MUX.CLK.IMUX.SEL3[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[2]">INT:MUX.OMUX10.N[2]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[1]">INT:MUX.OMUX10.N[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[1]">INT:MUX.OMUX11.N[1]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-CLKB.S3E-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[0]">INT:MUX.OMUX11.N[0]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK3">
<tr><th>INT:MUX.CLK.IMUX.CLK3</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 1]</th><th>[0, 0, 2]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL3">
<tr><th>INT:MUX.CLK.IMUX.SEL3</th><th>[1, 0, 10]</th><th>[1, 0, 11]</th><th>[0, 0, 0]</th><th>[0, 0, 3]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK2">
<tr><th>INT:MUX.CLK.IMUX.CLK2</th><th>[0, 0, 16]</th><th>[0, 0, 17]</th><th>[0, 0, 19]</th><th>[0, 0, 20]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL2">
<tr><th>INT:MUX.CLK.IMUX.SEL2</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 18]</th><th>[0, 0, 21]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK1">
<tr><th>INT:MUX.CLK.IMUX.CLK1</th><th>[0, 0, 32]</th><th>[0, 0, 33]</th><th>[0, 0, 35]</th><th>[0, 0, 36]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL1">
<tr><th>INT:MUX.CLK.IMUX.SEL1</th><th>[0, 0, 39]</th><th>[0, 0, 38]</th><th>[0, 0, 34]</th><th>[0, 0, 37]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.OMUX12.N">
<tr><th>INT:MUX.OMUX12.N</th><th>[0, 0, 43]</th><th>[0, 0, 44]</th><th>[0, 0, 41]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.OMUX15.N">
<tr><th>INT:MUX.OMUX15.N</th><th>[0, 0, 46]</th><th>[0, 0, 45]</th><th>[0, 0, 42]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.CLK0">
<tr><th>INT:MUX.CLK.IMUX.CLK0</th><th>[0, 0, 53]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th><th>[0, 0, 57]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.CLK.IMUX.SEL0">
<tr><th>INT:MUX.CLK.IMUX.SEL0</th><th>[0, 0, 60]</th><th>[0, 0, 59]</th><th>[0, 0, 55]</th><th>[0, 0, 58]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.OMUX10.N">
<tr><th>INT:MUX.OMUX10.N</th><th>[1, 0, 12]</th><th>[1, 0, 13]</th><th>[1, 0, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3E-INT:MUX.OMUX11.N">
<tr><th>INT:MUX.OMUX11.N</th><th>[1, 0, 7]</th><th>[1, 0, 14]</th><th>[1, 0, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-spartan-3e-top">
<h3>Bitstream — Spartan 3E top<a class="headerlink" href="#bitstream-spartan-3e-top" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[3]">INT:MUX.CLK.IMUX.SEL0[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[2]">INT:MUX.CLK.IMUX.SEL0[2]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[0]">INT:MUX.CLK.IMUX.SEL0[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[0]">INT:MUX.CLK.IMUX.CLK0[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[1]">INT:MUX.CLK.IMUX.CLK0[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[1]">INT:MUX.CLK.IMUX.SEL0[1]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[2]">INT:MUX.CLK.IMUX.CLK0[2]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[3]">INT:MUX.CLK.IMUX.CLK0[3]</a></td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[2]">INT:MUX.OMUX5.S[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[1]">INT:MUX.OMUX5.S[1]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[1]">INT:MUX.OMUX4.S[1]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[2]">INT:MUX.OMUX4.S[2]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[0]">INT:MUX.OMUX5.S[0]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[0]">INT:MUX.OMUX4.S[0]</a></td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[3]">INT:MUX.CLK.IMUX.SEL1[3]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[2]">INT:MUX.CLK.IMUX.SEL1[2]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[0]">INT:MUX.CLK.IMUX.SEL1[0]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[0]">INT:MUX.CLK.IMUX.CLK1[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[1]">INT:MUX.CLK.IMUX.CLK1[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[1]">INT:MUX.CLK.IMUX.SEL1[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[2]">INT:MUX.CLK.IMUX.CLK1[2]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[3]">INT:MUX.CLK.IMUX.CLK1[3]</a></td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td>-</td></tr>
<tr><td>34</td>
<td>-</td></tr>
<tr><td>35</td>
<td>-</td></tr>
<tr><td>36</td>
<td>-</td></tr>
<tr><td>37</td>
<td>-</td></tr>
<tr><td>38</td>
<td>-</td></tr>
<tr><td>39</td>
<td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[3]">INT:MUX.CLK.IMUX.SEL2[3]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[2]">INT:MUX.CLK.IMUX.SEL2[2]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[0]">INT:MUX.CLK.IMUX.SEL2[0]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[0]">INT:MUX.CLK.IMUX.CLK2[0]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[1]">INT:MUX.CLK.IMUX.CLK2[1]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[1]">INT:MUX.CLK.IMUX.SEL2[1]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[2]">INT:MUX.CLK.IMUX.CLK2[2]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[3]">INT:MUX.CLK.IMUX.CLK2[3]</a></td></tr>
<tr><td>48</td>
<td>-</td></tr>
<tr><td>49</td>
<td>-</td></tr>
<tr><td>50</td>
<td>-</td></tr>
<tr><td>51</td>
<td>-</td></tr>
<tr><td>52</td>
<td>-</td></tr>
<tr><td>53</td>
<td>-</td></tr>
<tr><td>54</td>
<td>-</td></tr>
<tr><td>55</td>
<td>-</td></tr>
<tr><td>56</td>
<td>-</td></tr>
<tr><td>57</td>
<td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[3]">INT:MUX.CLK.IMUX.CLK3[3]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[2]">INT:MUX.CLK.IMUX.CLK3[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[0]">INT:MUX.CLK.IMUX.SEL3[0]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[0]">INT:MUX.CLK.IMUX.CLK3[0]</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[1]">INT:MUX.CLK.IMUX.CLK3[1]</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[1]">INT:MUX.CLK.IMUX.SEL3[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[2]">INT:MUX.CLK.IMUX.SEL3[2]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[3]">INT:MUX.CLK.IMUX.SEL3[3]</a></td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[0]">INT:MUX.OMUX0.S[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[2]">INT:MUX.OMUX3.S[2]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[1]">INT:MUX.OMUX3.S[1]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[2]">INT:MUX.OMUX0.S[2]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[1]">INT:MUX.OMUX0.S[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKT.S3E-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[0]">INT:MUX.OMUX3.S[0]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL0">
<tr><th>INT:MUX.CLK.IMUX.SEL0</th><th>[0, 0, 3]</th><th>[0, 0, 4]</th><th>[0, 0, 8]</th><th>[0, 0, 5]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK0">
<tr><th>INT:MUX.CLK.IMUX.CLK0</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.OMUX5.S">
<tr><th>INT:MUX.OMUX5.S</th><th>[0, 0, 17]</th><th>[0, 0, 18]</th><th>[0, 0, 21]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.OMUX4.S">
<tr><th>INT:MUX.OMUX4.S</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 22]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL1">
<tr><th>INT:MUX.CLK.IMUX.SEL1</th><th>[0, 0, 24]</th><th>[0, 0, 25]</th><th>[0, 0, 29]</th><th>[0, 0, 26]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK1">
<tr><th>INT:MUX.CLK.IMUX.CLK1</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL2">
<tr><th>INT:MUX.CLK.IMUX.SEL2</th><th>[0, 0, 40]</th><th>[0, 0, 41]</th><th>[0, 0, 45]</th><th>[0, 0, 42]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK2">
<tr><th>INT:MUX.CLK.IMUX.CLK2</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th><th>[0, 0, 44]</th><th>[0, 0, 43]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.SEL3">
<tr><th>INT:MUX.CLK.IMUX.SEL3</th><th>[1, 0, 1]</th><th>[1, 0, 0]</th><th>[0, 0, 63]</th><th>[0, 0, 60]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.CLK.IMUX.CLK3">
<tr><th>INT:MUX.CLK.IMUX.CLK3</th><th>[0, 0, 58]</th><th>[0, 0, 59]</th><th>[0, 0, 62]</th><th>[0, 0, 61]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.OMUX0.S">
<tr><th>INT:MUX.OMUX0.S</th><th>[1, 0, 6]</th><th>[1, 0, 7]</th><th>[1, 0, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3E-INT:MUX.OMUX3.S">
<tr><th>INT:MUX.OMUX3.S</th><th>[1, 0, 4]</th><th>[1, 0, 5]</th><th>[1, 0, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-spartan-3a-bottom">
<h3>Bitstream — Spartan 3A bottom<a class="headerlink" href="#bitstream-spartan-3a-bottom" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[1]">INT:MUX.CLK.IMUX.SEL3[1]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[1]">INT:MUX.CLK.IMUX.CLK3[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[0]">INT:MUX.CLK.IMUX.CLK3[0]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[0]">INT:MUX.CLK.IMUX.SEL3[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[2]">INT:MUX.CLK.IMUX.CLK3[2]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[3]">INT:MUX.CLK.IMUX.CLK3[3]</a></td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td>-</td></tr>
<tr><td>8</td>
<td>-</td></tr>
<tr><td>9</td>
<td>-</td></tr>
<tr><td>10</td>
<td>-</td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[3]">INT:MUX.CLK.IMUX.CLK2[3]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[2]">INT:MUX.CLK.IMUX.CLK2[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[1]">INT:MUX.CLK.IMUX.SEL2[1]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[1]">INT:MUX.CLK.IMUX.CLK2[1]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[0]">INT:MUX.CLK.IMUX.CLK2[0]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[0]">INT:MUX.CLK.IMUX.SEL2[0]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[2]">INT:MUX.CLK.IMUX.SEL2[2]</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[3]">INT:MUX.CLK.IMUX.SEL2[3]</a></td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td>-</td></tr>
<tr><td>28</td>
<td>-</td></tr>
<tr><td>29</td>
<td>-</td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[3]">INT:MUX.CLK.IMUX.CLK1[3]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[2]">INT:MUX.CLK.IMUX.CLK1[2]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[1]">INT:MUX.CLK.IMUX.SEL1[1]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[1]">INT:MUX.CLK.IMUX.CLK1[1]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[0]">INT:MUX.CLK.IMUX.CLK1[0]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[0]">INT:MUX.CLK.IMUX.SEL1[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[2]">INT:MUX.CLK.IMUX.SEL1[2]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[3]">INT:MUX.CLK.IMUX.SEL1[3]</a></td></tr>
<tr><td>40</td>
<td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[0]">INT:MUX.OMUX12.N[0]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[0]">INT:MUX.OMUX15.N[0]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[2]">INT:MUX.OMUX12.N[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX12.N" title="INT:MUX.OMUX12.N[1]">INT:MUX.OMUX12.N[1]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[1]">INT:MUX.OMUX15.N[1]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX15.N" title="INT:MUX.OMUX15.N[2]">INT:MUX.OMUX15.N[2]</a></td></tr>
<tr><td>47</td>
<td>-</td></tr>
<tr><td>48</td>
<td>-</td></tr>
<tr><td>49</td>
<td>-</td></tr>
<tr><td>50</td>
<td>-</td></tr>
<tr><td>51</td>
<td>-</td></tr>
<tr><td>52</td>
<td>-</td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[3]">INT:MUX.CLK.IMUX.CLK0[3]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[2]">INT:MUX.CLK.IMUX.CLK0[2]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[1]">INT:MUX.CLK.IMUX.SEL0[1]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[1]">INT:MUX.CLK.IMUX.CLK0[1]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[0]">INT:MUX.CLK.IMUX.CLK0[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[0]">INT:MUX.CLK.IMUX.SEL0[0]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[2]">INT:MUX.CLK.IMUX.SEL0[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[3]">INT:MUX.CLK.IMUX.SEL0[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[2]">INT:MUX.OMUX11.N[2]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[0]">INT:MUX.OMUX10.N[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[1]">INT:MUX.OMUX10.N[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[3]">INT:MUX.CLK.IMUX.SEL3[3]</a></td><td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[1]">INT:MUX.OMUX11.N[1]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[2]">INT:MUX.CLK.IMUX.SEL3[2]</a></td><td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX11.N" title="INT:MUX.OMUX11.N[0]">INT:MUX.OMUX11.N[0]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-CLKB.S3A-INT:MUX.OMUX10.N" title="INT:MUX.OMUX10.N[2]">INT:MUX.OMUX10.N[2]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK3">
<tr><th>INT:MUX.CLK.IMUX.CLK3</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 1]</th><th>[0, 0, 2]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL3">
<tr><th>INT:MUX.CLK.IMUX.SEL3</th><th>[1, 0, 3]</th><th>[1, 0, 4]</th><th>[0, 0, 0]</th><th>[0, 0, 3]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK2">
<tr><th>INT:MUX.CLK.IMUX.CLK2</th><th>[0, 0, 16]</th><th>[0, 0, 17]</th><th>[0, 0, 19]</th><th>[0, 0, 20]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL2">
<tr><th>INT:MUX.CLK.IMUX.SEL2</th><th>[0, 0, 23]</th><th>[0, 0, 22]</th><th>[0, 0, 18]</th><th>[0, 0, 21]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK1">
<tr><th>INT:MUX.CLK.IMUX.CLK1</th><th>[0, 0, 32]</th><th>[0, 0, 33]</th><th>[0, 0, 35]</th><th>[0, 0, 36]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL1">
<tr><th>INT:MUX.CLK.IMUX.SEL1</th><th>[0, 0, 39]</th><th>[0, 0, 38]</th><th>[0, 0, 34]</th><th>[0, 0, 37]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.OMUX12.N">
<tr><th>INT:MUX.OMUX12.N</th><th>[0, 0, 43]</th><th>[0, 0, 44]</th><th>[0, 0, 41]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.OMUX15.N">
<tr><th>INT:MUX.OMUX15.N</th><th>[0, 0, 46]</th><th>[0, 0, 45]</th><th>[0, 0, 42]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.CLK0">
<tr><th>INT:MUX.CLK.IMUX.CLK0</th><th>[0, 0, 53]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th><th>[0, 0, 57]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.CLK.IMUX.SEL0">
<tr><th>INT:MUX.CLK.IMUX.SEL0</th><th>[0, 0, 60]</th><th>[0, 0, 59]</th><th>[0, 0, 55]</th><th>[0, 0, 58]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.OMUX10.N">
<tr><th>INT:MUX.OMUX10.N</th><th>[1, 1, 5]</th><th>[1, 1, 2]</th><th>[1, 1, 1]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKB.S3A-INT:MUX.OMUX11.N">
<tr><th>INT:MUX.OMUX11.N</th><th>[1, 1, 0]</th><th>[1, 1, 3]</th><th>[1, 1, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-spartan-3a-top">
<h3>Bitstream — Spartan 3A top<a class="headerlink" href="#bitstream-spartan-3a-top" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td>-</td></tr>
<tr><td>1</td>
<td>-</td></tr>
<tr><td>2</td>
<td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[3]">INT:MUX.CLK.IMUX.SEL0[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[2]">INT:MUX.CLK.IMUX.SEL0[2]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[0]">INT:MUX.CLK.IMUX.SEL0[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[0]">INT:MUX.CLK.IMUX.CLK0[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[1]">INT:MUX.CLK.IMUX.CLK0[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL0" title="INT:MUX.CLK.IMUX.SEL0[1]">INT:MUX.CLK.IMUX.SEL0[1]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[2]">INT:MUX.CLK.IMUX.CLK0[2]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK0" title="INT:MUX.CLK.IMUX.CLK0[3]">INT:MUX.CLK.IMUX.CLK0[3]</a></td></tr>
<tr><td>11</td>
<td>-</td></tr>
<tr><td>12</td>
<td>-</td></tr>
<tr><td>13</td>
<td>-</td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td>-</td></tr>
<tr><td>16</td>
<td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[2]">INT:MUX.OMUX5.S[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[1]">INT:MUX.OMUX5.S[1]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[1]">INT:MUX.OMUX4.S[1]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[2]">INT:MUX.OMUX4.S[2]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX5.S" title="INT:MUX.OMUX5.S[0]">INT:MUX.OMUX5.S[0]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX4.S" title="INT:MUX.OMUX4.S[0]">INT:MUX.OMUX4.S[0]</a></td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[3]">INT:MUX.CLK.IMUX.SEL1[3]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[2]">INT:MUX.CLK.IMUX.SEL1[2]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[1]">INT:MUX.CLK.IMUX.SEL1[1]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[1]">INT:MUX.CLK.IMUX.CLK1[1]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[0]">INT:MUX.CLK.IMUX.CLK1[0]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL1" title="INT:MUX.CLK.IMUX.SEL1[0]">INT:MUX.CLK.IMUX.SEL1[0]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[2]">INT:MUX.CLK.IMUX.CLK1[2]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK1" title="INT:MUX.CLK.IMUX.CLK1[3]">INT:MUX.CLK.IMUX.CLK1[3]</a></td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td>-</td></tr>
<tr><td>34</td>
<td>-</td></tr>
<tr><td>35</td>
<td>-</td></tr>
<tr><td>36</td>
<td>-</td></tr>
<tr><td>37</td>
<td>-</td></tr>
<tr><td>38</td>
<td>-</td></tr>
<tr><td>39</td>
<td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[3]">INT:MUX.CLK.IMUX.SEL2[3]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[2]">INT:MUX.CLK.IMUX.SEL2[2]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[1]">INT:MUX.CLK.IMUX.SEL2[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[1]">INT:MUX.CLK.IMUX.CLK2[1]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[0]">INT:MUX.CLK.IMUX.CLK2[0]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL2" title="INT:MUX.CLK.IMUX.SEL2[0]">INT:MUX.CLK.IMUX.SEL2[0]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[2]">INT:MUX.CLK.IMUX.CLK2[2]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK2" title="INT:MUX.CLK.IMUX.CLK2[3]">INT:MUX.CLK.IMUX.CLK2[3]</a></td></tr>
<tr><td>48</td>
<td>-</td></tr>
<tr><td>49</td>
<td>-</td></tr>
<tr><td>50</td>
<td>-</td></tr>
<tr><td>51</td>
<td>-</td></tr>
<tr><td>52</td>
<td>-</td></tr>
<tr><td>53</td>
<td>-</td></tr>
<tr><td>54</td>
<td>-</td></tr>
<tr><td>55</td>
<td>-</td></tr>
<tr><td>56</td>
<td>-</td></tr>
<tr><td>57</td>
<td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[3]">INT:MUX.CLK.IMUX.CLK3[3]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[2]">INT:MUX.CLK.IMUX.CLK3[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[0]">INT:MUX.CLK.IMUX.SEL3[0]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[0]">INT:MUX.CLK.IMUX.CLK3[0]</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK3" title="INT:MUX.CLK.IMUX.CLK3[1]">INT:MUX.CLK.IMUX.CLK3[1]</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[1]">INT:MUX.CLK.IMUX.SEL3[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[2]">INT:MUX.CLK.IMUX.SEL3[2]</a></td><td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[1]">INT:MUX.OMUX0.S[1]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL3" title="INT:MUX.CLK.IMUX.SEL3[3]">INT:MUX.CLK.IMUX.SEL3[3]</a></td><td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[0]">INT:MUX.OMUX3.S[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[2]">INT:MUX.OMUX0.S[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX0.S" title="INT:MUX.OMUX0.S[0]">INT:MUX.OMUX0.S[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[2]">INT:MUX.OMUX3.S[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-CLKT.S3A-INT:MUX.OMUX3.S" title="INT:MUX.OMUX3.S[1]">INT:MUX.OMUX3.S[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL0">
<tr><th>INT:MUX.CLK.IMUX.SEL0</th><th>[0, 0, 3]</th><th>[0, 0, 4]</th><th>[0, 0, 8]</th><th>[0, 0, 5]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK0">
<tr><th>INT:MUX.CLK.IMUX.CLK0</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W0.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W0.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W1.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E0.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E1.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.OMUX5.S">
<tr><th>INT:MUX.OMUX5.S</th><th>[0, 0, 17]</th><th>[0, 0, 18]</th><th>[0, 0, 21]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.OMUX4.S">
<tr><th>INT:MUX.OMUX4.S</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 22]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK1">
<tr><th>INT:MUX.CLK.IMUX.CLK1</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th><th>[0, 0, 27]</th><th>[0, 0, 28]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL1">
<tr><th>INT:MUX.CLK.IMUX.SEL1</th><th>[0, 0, 24]</th><th>[0, 0, 25]</th><th>[0, 0, 26]</th><th>[0, 0, 29]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W2.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W2.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W3.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E2.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E3.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK2">
<tr><th>INT:MUX.CLK.IMUX.CLK2</th><th>[0, 0, 47]</th><th>[0, 0, 46]</th><th>[0, 0, 43]</th><th>[0, 0, 44]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL2">
<tr><th>INT:MUX.CLK.IMUX.SEL2</th><th>[0, 0, 40]</th><th>[0, 0, 41]</th><th>[0, 0, 42]</th><th>[0, 0, 45]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W4.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W4.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W5.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E4.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E5.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.SEL3">
<tr><th>INT:MUX.CLK.IMUX.SEL3</th><th>[1, 0, 1]</th><th>[1, 0, 0]</th><th>[0, 0, 63]</th><th>[0, 0, 60]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.CLK.IMUX.CLK3">
<tr><th>INT:MUX.CLK.IMUX.CLK3</th><th>[0, 0, 58]</th><th>[0, 0, 59]</th><th>[0, 0, 62]</th><th>[0, 0, 61]</th></tr>
<tr><td>PULLUP</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DBL.W6.2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.W6.1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.W7.1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DBL.E6.0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DBL.E7.0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.OMUX3.S">
<tr><th>INT:MUX.OMUX3.S</th><th>[1, 1, 4]</th><th>[1, 1, 5]</th><th>[1, 1, 1]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default prjcombine-enum" id="bits-xc3s-CLKT.S3A-INT:MUX.OMUX0.S">
<tr><th>INT:MUX.OMUX0.S</th><th>[1, 1, 2]</th><th>[1, 1, 0]</th><th>[1, 1, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK.OUT.2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK.OUT.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK.OUT.1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP — Spartan 3A DSP, Spartan 6" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../spartan6/index.html" class="btn btn-neutral float-right" title="Xilinx Spartan 6 FPGAs" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>