git clone --depth 1 --no-tags https://github.com/MattBelle95/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120298176
git clone --depth 1 --no-tags https://github.com/juanjosedq/Taller_LInux_Git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120324894
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/SpencerFrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120850764
git clone --depth 1 --no-tags https://github.com/ocelotsloth/verilog-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117756790
git clone --depth 1 --no-tags https://github.com/Kai-Wen-Chen/PingpongCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121005268
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/FPGA-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121124423
git clone --depth 1 --no-tags https://github.com/bhrigub/8_3-priority-encoder-using-dataflow-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121181101
git clone --depth 1 --no-tags https://github.com/wintermao/EP2C8_RX_Qsys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122829247
git clone --depth 1 --no-tags https://github.com/amr-essam95/Set-Associative-Cache-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119234201
git clone --depth 1 --no-tags https://github.com/arktur04/adc_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117412358
git clone --depth 1 --no-tags https://github.com/shivukumar/uart_tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117419398
git clone --depth 1 --no-tags https://github.com/szhao13/punc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117733865
git clone --depth 1 --no-tags https://github.com/zxhero/static-5-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119015359
git clone --depth 1 --no-tags https://github.com/phillip-shvartsman/7821-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124936745
git clone --depth 1 --no-tags https://github.com/cgrundey/DDI_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125294241
git clone --depth 1 --no-tags https://github.com/AndreeaAC/Verilog-Maze-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125370508
git clone --depth 1 --no-tags https://github.com/neerajv03/SequentialMemoryDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124290031
git clone --depth 1 --no-tags https://github.com/amone4/SEM6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121550534
git clone --depth 1 --no-tags https://github.com/rahulssheth1/TestGit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120974700
git clone --depth 1 --no-tags https://github.com/bhrigub/DFF-with-asynchronous-preset-and-reset-and-verified-for-Xilinx-Virtex-6-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121182701
git clone --depth 1 --no-tags https://github.com/bhrigub/16-x-16-Bidirectional-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121182880
git clone --depth 1 --no-tags https://github.com/wilsmer/Bachelorarbeit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125613289
git clone --depth 1 --no-tags https://github.com/igorldep/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125456883
git clone --depth 1 --no-tags https://github.com/Xinrea/SingleCycleMipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123109399
git clone --depth 1 --no-tags https://github.com/matheusmstos/Cache-Totalmente-Associativa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124575762
git clone --depth 1 --no-tags https://github.com/chuzhe-as-a-dev/Digital-Component-Design-labs-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117112336
git clone --depth 1 --no-tags https://github.com/honeyhaoyan/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117238835
git clone --depth 1 --no-tags https://github.com/kamminke/MNR0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117457823
git clone --depth 1 --no-tags https://github.com/smhasan1/DE2-Board-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116975480
git clone --depth 1 --no-tags https://github.com/jeffery-fonda/EE434.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117273736
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/DukeFrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120826191
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Verilog-Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121123178
git clone --depth 1 --no-tags https://github.com/bjonen1/VGA-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120530220
git clone --depth 1 --no-tags https://github.com/HadeerSamir/Direct-Mapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118640184
git clone --depth 1 --no-tags https://github.com/kylebt/ECE544_Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121525519
git clone --depth 1 --no-tags https://github.com/XiminLin/ECE385_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120391996
git clone --depth 1 --no-tags https://github.com/stanley-plagata/Virtual-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120541861
git clone --depth 1 --no-tags https://github.com/charudatta10/five-stage-mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120714839
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/OzoudeFrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120714050
git clone --depth 1 --no-tags https://github.com/wesleymorlock/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121752693
git clone --depth 1 --no-tags https://github.com/MrIceCreamMan/TicTacToe_FPGA_Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120630586
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/Sending_Reliable_Data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121770760
git clone --depth 1 --no-tags https://github.com/YellowBrainz/BMP280.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118377670
git clone --depth 1 --no-tags https://github.com/irinacostachescu/Undergraduate-Coursework-ACS-UPB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122828109
git clone --depth 1 --no-tags https://github.com/samhaque/CSCB58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124799469
git clone --depth 1 --no-tags https://github.com/tomcat322/DAC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125016826
git clone --depth 1 --no-tags https://github.com/GkHabib/ComputerArchitecture_Floating_Point_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124129764
git clone --depth 1 --no-tags https://github.com/rahul-kumar-saini/TurfWars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123830028
git clone --depth 1 --no-tags https://github.com/nfespindolar/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124958216
git clone --depth 1 --no-tags https://github.com/ayush210/VLSI_ARch_3rdassign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123152898
git clone --depth 1 --no-tags https://github.com/gabrieldutra/laoc2-pratica1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125540911
git clone --depth 1 --no-tags https://github.com/NateCloudRouzan/SampleVerilogCoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123383766
git clone --depth 1 --no-tags https://github.com/alanhesu/Project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124145932
git clone --depth 1 --no-tags https://github.com/grantslape/txstate-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123527973
git clone --depth 1 --no-tags https://github.com/wangziyu1997/MtCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116532009
git clone --depth 1 --no-tags https://github.com/snoozejunkie/alarmClock_TT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116589803
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/cache-of-a-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121725538
git clone --depth 1 --no-tags https://github.com/xyyimian/pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121774004
git clone --depth 1 --no-tags https://github.com/Anirudh-Bhat/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118209565
git clone --depth 1 --no-tags https://github.com/morizmartiner/verilog-two-ssd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120669553
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/DongShinFreqCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120831513
git clone --depth 1 --no-tags https://github.com/coledl22/ColeLewisFreqCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120855194
git clone --depth 1 --no-tags https://github.com/silviafeiwang/MulticycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123555749
git clone --depth 1 --no-tags https://github.com/Xinrea/MIPS-CPUwithCCMB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123700780
git clone --depth 1 --no-tags https://github.com/somecat1996/HomeworkDSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123809780
git clone --depth 1 --no-tags https://github.com/DeepPurohit/traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123948365
git clone --depth 1 --no-tags https://github.com/PierreSue/Green-Walker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123592463
git clone --depth 1 --no-tags https://github.com/shimaa7/MIPS_piplineProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123767896
git clone --depth 1 --no-tags https://github.com/skrimpon/arm_v6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117439233
git clone --depth 1 --no-tags https://github.com/Elder-Hall/full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118561364
git clone --depth 1 --no-tags https://github.com/JammyJims/Verilog_Cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119908932
git clone --depth 1 --no-tags https://github.com/devs95/cis371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119907894
git clone --depth 1 --no-tags https://github.com/PolinaGo/Epic-Space-Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118071972
git clone --depth 1 --no-tags https://github.com/sikendershahid91/BitsPlease.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119715647
git clone --depth 1 --no-tags https://github.com/rederice/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117841029
git clone --depth 1 --no-tags https://github.com/gsoosk/BinaryToBCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117955795
git clone --depth 1 --no-tags https://github.com/DOOKNET/WS2812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119416934
git clone --depth 1 --no-tags https://github.com/open-design/marsohod3bis-sdram-fail.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125163210
git clone --depth 1 --no-tags https://github.com/okko883/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124537683
git clone --depth 1 --no-tags https://github.com/okko883/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124536249
git clone --depth 1 --no-tags https://github.com/RahulGala/frequency-divide-by-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124813291
git clone --depth 1 --no-tags https://github.com/oldzandmissmiao0312/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125312848
git clone --depth 1 --no-tags https://github.com/ulasarikaya/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125383943
git clone --depth 1 --no-tags https://github.com/seijirom/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125520555
git clone --depth 1 --no-tags https://github.com/fv316/FPGA_voice_alteration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124359599
git clone --depth 1 --no-tags https://github.com/gmn0105/CompArch-VLIW-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122703590
git clone --depth 1 --no-tags https://github.com/josephadisaputro/EECS2021-LABA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122669692
git clone --depth 1 --no-tags https://github.com/Jazz1996/RV32I-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121250357
git clone --depth 1 --no-tags https://github.com/SubhajitR/Alertness-Detection-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121149140
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121126120
git clone --depth 1 --no-tags https://github.com/Trevor16gordon/I2C-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121181191
git clone --depth 1 --no-tags https://github.com/ayush210/VLSI_FFT_DESIGN_2nd_ASSIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122058308
git clone --depth 1 --no-tags https://github.com/myratsapar/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122844208
git clone --depth 1 --no-tags https://github.com/CamilleJesus/SistemaDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122894041
git clone --depth 1 --no-tags https://github.com/aleksmcgale/uoft-computerorganizationlabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122869841
git clone --depth 1 --no-tags https://github.com/frankienaik/The-Color-Theory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118932508
git clone --depth 1 --no-tags https://github.com/parthkalgaonkar/axi_trans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119564246
git clone --depth 1 --no-tags https://github.com/luwangg/USRPDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119141452
git clone --depth 1 --no-tags https://github.com/OSSDC/full-HD-camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123014942
git clone --depth 1 --no-tags https://github.com/mcty/CS385-Workspace-Mips-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124154286
