Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov  3 14:03:54 2023
| Host         : pc3407i running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file reception_timing_summary_routed.rpt -pb reception_timing_summary_routed.pb -rpx reception_timing_summary_routed.rpx -warn_on_violation
| Design       : reception
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.885        0.000                      0                   76        0.167        0.000                      0                   76        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             4.885        0.000                      0                   76        0.167        0.000                      0                   76        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.004ns (41.749%)  route 2.796ns (58.251%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 r  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.628     8.271    l/recept/end_tempo1
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.367     8.638 r  l/recept/tempo[9]_i_3__0/O
                         net (fo=5, routed)           0.690     9.327    l/recept/tempo[9]_i_3__0_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  l/recept/tempo[3]_i_1__0/O
                         net (fo=1, routed)           0.475     9.954    l/recept/p_0_in__0[3]
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    14.855    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)       -0.255    14.839    l/recept/tempo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.976ns (40.903%)  route 2.855ns (59.097%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.531     9.985    l/trans/reg[8]_i_1_n_0
    SLICE_X4Y15          FDCE                                         r  l/trans/reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.511    14.852    l/trans/CLK
    SLICE_X4Y15          FDCE                                         r  l/trans/reg_reg[7]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    l/trans/reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.976ns (40.832%)  route 2.863ns (59.168%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.539     9.994    l/trans/reg[8]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    l/trans/reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.976ns (40.832%)  route 2.863ns (59.168%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.539     9.994    l/trans/reg[8]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    l/trans/reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.976ns (40.832%)  route 2.863ns (59.168%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.539     9.994    l/trans/reg[8]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    l/trans/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.976ns (40.832%)  route 2.863ns (59.168%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.539     9.994    l/trans/reg[8]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    l/trans/reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.976ns (40.832%)  route 2.863ns (59.168%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.539     9.994    l/trans/reg[8]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    l/trans/reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.976ns (42.494%)  route 2.674ns (57.506%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.350     9.804    l/trans/reg[8]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    14.924    l/trans/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.976ns (42.494%)  route 2.674ns (57.506%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.350     9.804    l/trans/reg[8]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    14.924    l/trans/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.976ns (42.494%)  route 2.674ns (57.506%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.004     6.577    l/recept/current_state[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.299     6.876 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.876    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.389 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    l/recept/end_tempo1_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.643 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=20, routed)          0.854     8.497    l/recept/end_tempo1
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.367     8.864 r  l/recept/FSM_sequential_current_state[0]_i_2/O
                         net (fo=2, routed)           0.466     9.330    l/trans/start_tx
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     9.454 r  l/trans/reg[8]_i_1/O
                         net (fo=9, routed)           0.350     9.804    l/trans/reg[8]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    l/trans/CLK
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    14.924    l/trans/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  5.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 l/trans/tempo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/tempo_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  l/trans/tempo_reg[0]/Q
                         net (fo=8, routed)           0.115     1.733    l/trans/tempo_reg[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  l/trans/tempo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    l/trans/p_0_in[4]
    SLICE_X2Y11          FDCE                                         r  l/trans/tempo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    l/trans/CLK
    SLICE_X2Y11          FDCE                                         r  l/trans/tempo_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.121     1.610    l/trans/tempo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 l/recept/reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.134%)  route 0.111ns (36.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X0Y13          FDCE                                         r  l/recept/reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  l/recept/reg_reg[4]/Q
                         net (fo=4, routed)           0.111     1.726    l/recept/data_rx[4]
    SLICE_X1Y13          LUT4 (Prop_lut4_I0_O)        0.049     1.775 r  l/recept/reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    l/recept/reg[3]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.107     1.594    l/recept/reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 l/trans/reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (54.017%)  route 0.162ns (45.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.589     1.472    l/trans/CLK
    SLICE_X4Y15          FDCE                                         r  l/trans/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  l/trans/reg_reg[7]/Q
                         net (fo=2, routed)           0.162     1.775    l/trans/sel0[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.049     1.824 r  l/trans/reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    l/trans/p_1_in[6]
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.987    l/trans/CLK
    SLICE_X2Y15          FDCE                                         r  l/trans/reg_reg[6]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.131     1.640    l/trans/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 l/recept/tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.547%)  route 0.137ns (42.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  l/recept/tempo_reg[7]/Q
                         net (fo=5, routed)           0.137     1.752    l/recept/tempo_reg[7]
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  l/recept/tempo[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    l/recept/p_0_in__0[8]
    SLICE_X3Y14          FDCE                                         r  l/recept/tempo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X3Y14          FDCE                                         r  l/recept/tempo_reg[8]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    l/recept/tempo_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 l/trans/tempo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/tempo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.475    l/trans/CLK
    SLICE_X2Y12          FDCE                                         r  l/trans/tempo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  l/trans/tempo_reg[2]/Q
                         net (fo=6, routed)           0.146     1.786    l/trans/tempo_reg[2]
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  l/trans/tempo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    l/trans/p_0_in[5]
    SLICE_X2Y11          FDCE                                         r  l/trans/tempo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    l/trans/CLK
    SLICE_X2Y11          FDCE                                         r  l/trans/tempo_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.121     1.613    l/trans/tempo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 l/recept/tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.370%)  route 0.138ns (42.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  l/recept/tempo_reg[7]/Q
                         net (fo=5, routed)           0.138     1.753    l/recept/tempo_reg[7]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  l/recept/tempo[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    l/recept/p_0_in__0[9]
    SLICE_X3Y14          FDCE                                         r  l/recept/tempo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X3Y14          FDCE                                         r  l/recept/tempo_reg[9]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.580    l/recept/tempo_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 l/recept/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.901%)  route 0.084ns (27.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  l/recept/tempo_reg[3]/Q
                         net (fo=5, routed)           0.084     1.687    l/recept/tempo_reg[3]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.099     1.786 r  l/recept/tempo[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    l/recept/p_0_in__0[5]
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.091     1.565    l/recept/tempo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 l/recept/tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  l/recept/tempo_reg[7]/Q
                         net (fo=5, routed)           0.133     1.748    l/recept/tempo_reg[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  l/recept/tempo[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    l/recept/p_0_in__0[7]
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X3Y13          FDCE                                         r  l/recept/tempo_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.092     1.566    l/recept/tempo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 l/trans/tempo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/tempo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.483%)  route 0.175ns (48.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  l/trans/tempo_reg[0]/Q
                         net (fo=8, routed)           0.175     1.792    l/trans/tempo_reg[0]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  l/trans/tempo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    l/trans/p_0_in[1]
    SLICE_X2Y12          FDCE                                         r  l/trans/tempo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     1.989    l/trans/CLK
    SLICE_X2Y12          FDCE                                         r  l/trans/tempo_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120     1.610    l/trans/tempo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 l/recept/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.730%)  route 0.160ns (46.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  l/recept/reg_reg[0]/Q
                         net (fo=3, routed)           0.160     1.775    l/recept/data_rx[0]
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  l/recept/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    l/recept/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.091     1.580    l/recept/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    reg_crc_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    reg_crc_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    reg_crc_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    reg_crc_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    reg_crc_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    reg_crc_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    reg_crc_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    reg_crc_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    l/recept/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    reg_crc_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    reg_crc_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.971ns (52.650%)  route 4.471ns (47.350%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rxd_IBUF_inst/O
                         net (fo=2, routed)           4.471     5.924    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.442 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.442    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.976ns (56.643%)  route 3.808ns (43.357%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  rts_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.259    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.784 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.784    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.958ns (56.556%)  route 3.808ns (43.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  status_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.258    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.766 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.766    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.427ns (54.899%)  route 1.172ns (45.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  status_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.390    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.600 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.600    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.445ns (55.200%)  route 1.172ns (44.800%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  rts_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.391    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.617 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.617    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.440ns (46.385%)  route 1.665ns (53.615%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rxd_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.886    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.105 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.105    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 3.972ns (43.123%)  route 5.239ns (56.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/trans/CLK
    SLICE_X3Y14          FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           5.239    10.849    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    14.365 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    14.365    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.458ns (56.390%)  route 3.448ns (43.610%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          1.375     6.949    l/recept/current_state[1]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.327     7.276 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.072     9.348    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.712    13.060 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.060    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 3.986ns (60.779%)  route 2.572ns (39.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  reg_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  reg_crc_reg[1]/Q
                         net (fo=4, routed)           2.572     8.182    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.712 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.712    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.078ns  (logic 3.961ns (65.161%)  route 2.118ns (34.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  reg_crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  reg_crc_reg[0]/Q
                         net (fo=3, routed)           2.118     7.728    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.233 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.233    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.007ns  (logic 4.103ns (68.305%)  route 1.904ns (31.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  reg_crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  reg_crc_reg[3]/Q
                         net (fo=4, routed)           1.904     7.475    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    11.159 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.159    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 4.103ns (68.354%)  route 1.899ns (31.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  reg_crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  reg_crc_reg[4]/Q
                         net (fo=4, routed)           1.899     7.473    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    11.156 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.156    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 3.962ns (66.962%)  route 1.955ns (33.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  reg_crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  reg_crc_reg[6]/Q
                         net (fo=4, routed)           1.955     7.566    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.072 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.072    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 3.957ns (66.921%)  route 1.956ns (33.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  reg_crc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  reg_crc_reg[7]/Q
                         net (fo=6, routed)           1.956     7.567    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.068 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.068    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.970ns (67.505%)  route 1.911ns (32.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  reg_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  reg_crc_reg[5]/Q
                         net (fo=4, routed)           1.911     7.523    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.037 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.037    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.957ns (67.666%)  route 1.891ns (32.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  reg_crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  reg_crc_reg[2]/Q
                         net (fo=4, routed)           1.891     7.499    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.000 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.000    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_crc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.343ns (75.798%)  route 0.429ns (24.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  reg_crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  reg_crc_reg[2]/Q
                         net (fo=4, routed)           0.429     2.044    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.246 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.246    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.357ns (74.623%)  route 0.461ns (25.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  reg_crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  reg_crc_reg[5]/Q
                         net (fo=4, routed)           0.461     2.077    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.293 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.293    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.348ns (74.156%)  route 0.470ns (25.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  reg_crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  reg_crc_reg[6]/Q
                         net (fo=4, routed)           0.470     2.086    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.293 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.293    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.343ns (73.637%)  route 0.481ns (26.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  reg_crc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  reg_crc_reg[7]/Q
                         net (fo=6, routed)           0.481     2.097    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.299 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.299    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.392ns (75.796%)  route 0.444ns (24.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  reg_crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  reg_crc_reg[4]/Q
                         net (fo=4, routed)           0.444     2.047    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.264     3.310 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.310    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.392ns (75.616%)  route 0.449ns (24.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  reg_crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  reg_crc_reg[3]/Q
                         net (fo=4, routed)           0.449     2.051    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.264     3.315 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.315    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.347ns (71.813%)  route 0.529ns (28.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  reg_crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  reg_crc_reg[0]/Q
                         net (fo=3, routed)           0.529     2.144    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.350 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.350    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_crc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.372ns (64.740%)  route 0.747ns (35.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  reg_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  reg_crc_reg[1]/Q
                         net (fo=4, routed)           0.747     2.362    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.593 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.593    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.497ns (58.600%)  route 1.058ns (41.400%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/recept/CLK
    SLICE_X1Y14          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.128     1.602 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=29, routed)          0.547     2.149    l/recept/current_state[1]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.097     2.246 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.757    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.272     4.029 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.029    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.363ns  (logic 1.358ns (40.383%)  route 2.005ns (59.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    l/trans/CLK
    SLICE_X3Y14          FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           2.005     3.620    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.837 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.837    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            l/recept/reg_rx_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.854ns  (logic 1.453ns (21.204%)  route 5.401ns (78.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rxd_IBUF_inst/O
                         net (fo=2, routed)           5.401     6.854    l/recept/D[0]
    SLICE_X2Y13          FDPE                                         r  l/recept/reg_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514     4.855    l/recept/CLK
    SLICE_X2Y13          FDPE                                         r  l/recept/reg_rx_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X3Y11          FDCE                                         f  l/trans/tempo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X2Y11          FDCE                                         f  l/trans/tempo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X2Y11          FDCE                                         r  l/trans/tempo_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X2Y11          FDCE                                         f  l/trans/tempo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X2Y11          FDCE                                         r  l/trans/tempo_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X3Y11          FDCE                                         f  l/trans/tempo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X3Y11          FDCE                                         f  l/trans/tempo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X3Y11          FDCE                                         f  l/trans/tempo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[8]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/tempo_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.441ns (43.778%)  route 1.851ns (56.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.851     3.292    l/trans/btnc_IBUF
    SLICE_X3Y11          FDCE                                         f  l/trans/tempo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516     4.857    l/trans/CLK
    SLICE_X3Y11          FDCE                                         r  l/trans/tempo_reg[9]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 1.441ns (44.725%)  route 1.781ns (55.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.781     3.223    l/trans/btnc_IBUF
    SLICE_X3Y15          FDCE                                         f  l/trans/reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 1.441ns (44.725%)  route 1.781ns (55.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          1.781     3.223    l/trans/btnc_IBUF
    SLICE_X3Y15          FDCE                                         f  l/trans/reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513     4.854    l/trans/CLK
    SLICE_X3Y15          FDCE                                         r  l/trans/reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.394     0.604    l/recept/btnc_IBUF
    SLICE_X1Y13          FDCE                                         f  l/recept/reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.394     0.604    l/recept/btnc_IBUF
    SLICE_X1Y13          FDCE                                         f  l/recept/reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.394     0.604    l/recept/btnc_IBUF
    SLICE_X1Y13          FDCE                                         f  l/recept/reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.394     0.604    l/recept/btnc_IBUF
    SLICE_X1Y13          FDCE                                         f  l/recept/reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.394     0.604    l/recept/btnc_IBUF
    SLICE_X1Y13          FDCE                                         f  l/recept/reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.394     0.604    l/recept/btnc_IBUF
    SLICE_X1Y13          FDCE                                         f  l/recept/reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X1Y13          FDCE                                         r  l/recept/reg_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.441%)  route 0.399ns (65.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.399     0.608    l/recept/btnc_IBUF
    SLICE_X0Y13          FDCE                                         f  l/recept/reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X0Y13          FDCE                                         r  l/recept/reg_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.441%)  route 0.399ns (65.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.399     0.608    l/recept/btnc_IBUF
    SLICE_X0Y13          FDCE                                         f  l/recept/reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    l/recept/CLK
    SLICE_X0Y13          FDCE                                         r  l/recept/reg_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[5]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.210ns (33.281%)  route 0.420ns (66.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.420     0.630    btnc_IBUF
    SLICE_X1Y12          FDCE                                         f  reg_crc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  reg_crc_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[6]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.210ns (33.052%)  route 0.424ns (66.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=52, routed)          0.424     0.634    btnc_IBUF
    SLICE_X0Y12          FDCE                                         f  reg_crc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  reg_crc_reg[6]/C





