vendor_name = ModelSim
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/VGA_top.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/VGA_pll.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/VGA_pixelLogic.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/VGA_fifo.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/VGA_controller.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/SDRAM_prototype.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/pll.qip
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/pll.v
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/symbol_top.bdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Rafael Ferrari/Documents/Quartus/VGA_2/db/pll_altpll.v
design_name = symbol_top
instance = comp, \CLOCK_50~input , CLOCK_50~input, symbol_top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, symbol_top, 1
