LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY clockdivider IS
  PORT (
  quicker,slower,clk_basis,reset:IN STD_Logic;
  clk:OUT STD_LOGIC

  );
END clockdivider;

ARCHITECTURE Behavior OF clockdivider IS
  
  SIGNAL slower_counter:INTEGER RANGE 0 TO 7;
  SIGNAL counter:INTEGER RANGE 0 TO 1;
  SIGNAL clk_now:STD_LOGIC;
  BEGIN 	
	 PROCESS_counter:PROCESS(reset,quicker,slower,clk_basis)
	 BEGIN
	 IF reset='1' THEN 
	   slower_counter<=0;		
	 ELSIF slower'event and slower='1' THEN
	   slower_counter<=slower_counter+1;
	 END IF;
	 END PROCESS;

	 
	 PROCESS_change:PROCESS(reset,quicker,slower,clk_basis)
	 BEGIN
	 IF slower_counter=0 THEN
	   clk<=clk_basis;
		counter<=0;
	 ELSIF clk_basis='1' and clk_basis'event and counter<=0 THEN
	   clk<='1';
		counter<=counter+1;
	 ELSIF clk_basis='1' and clk_basis'event and counter>0 THEN
	   clk<='0';
		counter<=counter+1;
	
	 END IF;
    clk_basis<=clk;
	 
	 END PROCESS;
	  

END Behavior;
	 
	  

			  
