digraph "CFG for '_Z26callOperationSharedDynamicPiS_S_i' function" {
	label="CFG for '_Z26callOperationSharedDynamicPiS_S_i' function";

	Node0x505db10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %27\l|{<s0>T|<s1>F}}"];
	Node0x505db10:s0 -> Node0x505fa50;
	Node0x505db10:s1 -> Node0x505fae0;
	Node0x505fa50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %19 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @data, i32\l... 0, i32 %13\l  store i32 %18, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %16\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %22 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds\l... ([0 x i32], [0 x i32] addrspace(3)* @data, i32 0, i32 5), i32 %13\l  store i32 %21, i32 addrspace(3)* %22, align 4, !tbaa !7\l  %23 = sub nsw i32 %18, %21\l  %24 = getelementptr inbounds i32, i32 addrspace(3)* getelementptr inbounds\l... ([0 x i32], [0 x i32] addrspace(3)* @data, i32 0, i32 10), i32 %13\l  %25 = tail call i32 @llvm.smax.i32(i32 %23, i32 0)\l  store i32 %25, i32 addrspace(3)* %24, align 4, !tbaa !7\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %16\l  store i32 %25, i32 addrspace(1)* %26, align 4, !tbaa !7\l  br label %27\l}"];
	Node0x505fa50 -> Node0x505fae0;
	Node0x505fae0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  ret void\l}"];
}
