# Tiny Tapeout project information
project:
  title:        "Bernstein-Yang Modular Inverse (secp256k1)"
  author:       "Corey Hahn"
  discord:      "Solo_Gopher"
  description:  "Hardware modular inverse accelerator for secp256k1 using the Bernstein-Yang algorithm"
  language:     "Verilog"
  clock_hz:     50000000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "8x2"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_corey"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "byang_pkg.vh"
    - "byang_divstep.v"
    - "byang_inv.v"
    - "ring_osc.v"
    - "trng.v"
    - "tt_um_corey.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "data_in[0]"
  ui[1]: "data_in[1]"
  ui[2]: "data_in[2]"
  ui[3]: "data_in[3]"
  ui[4]: "data_in[4]"
  ui[5]: "data_in[5]"
  ui[6]: "data_in[6]"
  ui[7]: "data_in[7]"

  # Outputs
  uo[0]: "data_out[0]"
  uo[1]: "data_out[1]"
  uo[2]: "data_out[2]"
  uo[3]: "data_out[3]"
  uo[4]: "data_out[4]"
  uo[5]: "data_out[5]"
  uo[6]: "data_out[6]"
  uo[7]: "data_out[7]"

  # Bidirectional pins
  uio[0]: "ready (output)"
  uio[1]: "valid (output)"
  uio[2]: "wr (input)"
  uio[3]: "rd (input)"
  uio[4]: "parity_error (output)"
  uio[5]: ""
  uio[6]: "trng_ready (output)"
  uio[7]: ""

# Do not change!
yaml_version: 6
