library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity deco7seg is
    port (
        clk     : in  std_logic;
        reset   : in  std_logic;
        sel     : in  std_logic_vector(3 downto 0);  -- 输入选择(0~9)
        segment : out std_logic_vector(7 downto 0)   -- (dp g f e d c b a)
    );
end entity deco7seg;

architecture description of deco7seg is
begin

    process(clk, reset)
    begin
        if reset = '0' then
            -- 当 reset='0' 时复位，此处让所有段熄灭(共阳极)
            segment <= (others => '1');  
        elsif rising_edge(clk) then
            case sel is
                when "0000" =>
                    -- 显示数字 0
                    -- dp g f e d c b a = 1 1 0 0 0 0 0 0 = 0xC0
                    segment <= "11000000";

                when "0001" =>
                    -- 显示数字 1
                    segment <= "11111001";

                when "0010" =>
                    -- 显示数字 2
                    segment <= "10100100";

                when "0011" =>
                    -- 显示数字 3
                    segment <= "10110000";

                when "0100" =>
                    -- 显示数字 4
                    segment <= "10011001";

                when "0101" =>
                    -- 显示数字 5
                    segment <= "10010010";

                when "0110" =>
                    -- 显示数字 6
                    segment <= "10000010";

                when "0111" =>
                    -- 显示数字 7
                    segment <= "11111000";

                when "1000" =>
                    -- 显示数字 8
                    segment <= "10000000";

                when "1001" =>
                    -- 显示数字 9
                    segment <= "10010000";

                when others =>
                    -- 全部熄灭(含dp)
                    segment <= "11111111";
            end case;
        end if;
    end process;

end architecture;
