// Seed: 2296730058
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5
);
  wire id_7;
endmodule
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    output uwire id_4,
    input uwire module_1,
    input tri id_6,
    output wand id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    output wire id_14,
    output tri1 id_15,
    output supply1 id_16,
    output tri1 id_17
);
  wire id_19;
  wire id_20;
  wire id_21;
  assign id_7 = id_21 ? id_5 - 1 : 1;
  module_0(
      id_2, id_1, id_6, id_13, id_6, id_6
  );
  wire id_22;
  wire id_23;
endmodule
