    ©°©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©´
    ©¦                 ? MobaXterm Personal Edition v23.3 ?                 ©¦
    ©¦               (SSH client, X server and network tools)               ©¦
    ©¦                                                                      ©¦
    ©¦ ? SSH session to zhengyj@design.nics4304.top                         ©¦
    ©¦   ? Direct SSH      :  ?                                             ©¦
    ©¦   ? SSH compression :  ?                                             ©¦
    ©¦   ? SSH-browser     :  ?                                             ©¦
    ©¦   ? X11-forwarding  :  ?  (remote display is forwarded through SSH)  ©¦
    ©¦                                                                      ©¦
    ©¦ ? For more info, ctrl+click on help or visit our website.            ©¦
    ©¸©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¼

Last login: Mon Jan  5 21:07:37 2026 from 101.6.68.135
zhengyj@design:~ [2026-01-06 Tue 9:15:12] # ssh cad1
Last login: Mon Jan  5 21:07:42 2026 from design
cd /data/zhengyj/OTFT_stdlib/
source /data/cshrc/.cshrc.cadence
source /data/tangwj/.cshrc.synopsyszhengyj@cad1:~ [2026-01-06 Tue 9:15:14] # cd /data/zhengyj/OTFT_stdlib/
zhengyj@cad1:/data/zhengyj/OTFT_stdlib [2026-01-06 Tue 9:15:14] # source /data/cshrc/.cshrc.cadence

zhengyj@cad1:/data/zhengyj/OTFT_stdlib [2026-01-06 Tue 9:15:14] # source /data/tangwj/.cshrc.synopsys
zhengyj@cad1:/data/zhengyj/OTFT_stdlib [2026-01-06 Tue 9:15:14] # cd /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 10:50:29] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 10:50:31 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_123892_cad52_zhengyj_JTdZw3.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 10:51:22, mem=540.3M)
#% End Load MMMC data ... (date=01/06 10:51:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=540.4M, current mem=540.4M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 10:51:22 2026
viaInitial ends at Tue Jan  6 10:51:22 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=17.0M, fe_cpu=0.38min, fe_real=0.87min, fe_mem=814.6M) ***
#% Begin Load netlist data ... (date=01/06 10:51:22, mem=552.0M)
*** Begin netlist parsing (mem=814.6M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 814.633M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=814.6M) ***
#% End Load netlist data ... (date=01/06 10:51:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=554.8M, current mem=554.8M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.059M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:23.7, real=0:00:52.0, peak res=739.6M, current mem=739.6M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=757.3M, current mem=757.3M)
Current (total cpu=0:00:23.9, real=0:00:53.0, peak res=757.3M, current mem=757.3M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 10:51:24, mem=778.4M)
#% End Load MMMC data ... (date=01/06 10:51:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.4M, current mem=778.4M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 5 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          2  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            2  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 43 warning(s), 0 error(s)

8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
#% Begin save design ... (date=01/06 10:51:24, mem=780.6M)
% Begin Save ccopt configuration ... (date=01/06 10:51:24, mem=780.6M)
% End Save ccopt configuration ... (date=01/06 10:51:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=781.3M, current mem=781.3M)
% Begin Save netlist data ... (date=01/06 10:51:24, mem=781.3M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 10:51:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=787.7M, current mem=781.7M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 10:51:24, mem=782.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 10:51:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=782.3M, current mem=782.3M)
% Begin Save clock tree data ... (date=01/06 10:51:25, mem=782.9M)
% End Save clock tree data ... (date=01/06 10:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.9M, current mem=782.9M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 10:51:25, mem=783.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 10:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.6M, current mem=783.6M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1072.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 10:51:25, mem=783.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 10:51:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.8M, current mem=783.8M)
% Begin Save routing data ... (date=01/06 10:51:25, mem=783.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1076.0M) ***
% End Save routing data ... (date=01/06 10:51:26, total cpu=0:00:00.1, real=0:00:01.0, peak res=789.0M, current mem=788.0M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1079.0M) ***
% Begin Save power constraints data ... (date=01/06 10:51:26, mem=788.6M)
% End Save power constraints data ... (date=01/06 10:51:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.6M, current mem=788.6M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 10:51:28, total cpu=0:00:02.6, real=0:00:04.0, peak res=792.0M, current mem=792.0M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 10:56:32, mem=806.5M)

**WARN: (IMPPP-642):    The layer 'M5' specified in option -top_layer does not exist, use 'M2' instead.
Initialize fgc environment(mem: 1117.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 10:56:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=807.8M, current mem=807.8M)
#% Begin addStripe (date=01/06 10:56:33, mem=807.8M)

**WARN: (IMPPP-642):    The layer 'M5' specified in option -top_layer does not exist, use 'M2' instead.
Initialize fgc environment(mem: 1117.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 10:56:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
#% Begin addStripe (date=01/06 10:56:33, mem=808.5M)

**WARN: (IMPPP-642):    The layer 'M5' specified in option -top_layer does not exist, use 'M2' instead.
**ERROR: (IMPPP-182):   You have specified an invalid layer 'M3'.
#% End addStripe (date=01/06 10:56:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
#% Begin addStripe (date=01/06 10:56:33, mem=808.5M)

**WARN: (IMPPP-642):    The layer 'M5' specified in option -top_layer does not exist, use 'M2' instead.
**ERROR: (IMPPP-182):   You have specified an invalid layer 'M4'.
#% End addStripe (date=01/06 10:56:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
#% Begin addStripe (date=01/06 10:56:33, mem=808.5M)

**WARN: (IMPPP-642):    The layer 'M5' specified in option -top_layer does not exist, use 'M2' instead.
**ERROR: (IMPPP-182):   You have specified an invalid layer 'M5'.
#% End addStripe (date=01/06 10:56:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
#% Begin sroute (date=01/06 10:56:33, mem=808.5M)
**ERROR: (IMPSR-4060):  No layer found by lef layer named M5.
#% End sroute (date=01/06 10:56:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=808.7M, current mem=808.7M)
#% Begin sroute (date=01/06 10:56:33, mem=808.7M)

Usage: sroute [-help] [-allowJogging <0|1>] [-allowLayerChange <0|1>] [-area {x1 y1 x2 y2}]
              [-blockPin {useLef all onBoundary leftBoundary rightBoundary topBoundary bottomBoundary abutPins}] [-blockPinLayerRange {minLayerName maxLayerName}]
              [-blockPinTarget {nearestTarget boundaryWithPin farthestPadRing blockring ring stripe padring ringpin blockpin}] [-blockPinWidthRange {min max}]
              [-connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin}] [-connectAlignedBlockAndPadPin {padPinAsTarget blockPinAsTarget}] [-connectInsideArea]
              [-corePinCheckStdcellGeoms] [-corePinLayer <layerNameList>]
              [-corePinTarget {firstAfterRowEnd boundaryWithPin farthestPadRing none blockring ring stripe padring ringpin blockpin}] [-corePinWidth <real>]
              [-crossoverViaLayerRange <bot top>] [-deleteExistingRoutes] [-detailed_log] [-floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin}]
              [-inst {block/pad insts}] [-layerChangeRange {bottomLayerName topLayerName}] [-nets {net_list}] [-noBlockPinOneAmongOverlappedPins]
              [-padCellSkipRoutingOnPadSide {top bottom left right}] [-padPinLayerRange {minLayerName maxLayerName}]
              [-padPinPortConnect {onePort allPort oneGeom allGeom preferLayer}] [-padPinTarget {nearestTarget blockring ring stripe ringpin blockpin followpin}]
              [-padPinWidth <real>] [-padRingLayer {layerNameList}] [-padRingWidth <real>] [-powerDomains <powerDomainName>] [-secondaryPinNet <net>+]
              [-secondaryPinRailLayer <layerName>] [-secondaryPinRailVerticalStripeGrid {layerName width pitch}] [-stripeLayerRange {minLayerName maxLayerName}]
              [-targetObjListFile <objectListFileName>+] [-targetViaLayerRange <bot top>] [-uda <subclass_string>]

**ERROR: (IMPTCM-23):   " stripe " is not a valid enum for "-connect", the allowed values are {blockPin corePin padPin padRing floatingStripe secondaryPowerPin}.
#% End sroute (date=01/06 10:56:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.7M, current mem=808.7M)

innovus 3>
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  6 12:25:52 2026
  Total CPU time:     0:07:22
  Total real time:    1:35:24
  Peak memory (main): 814.13MB


*** Memory Usage v#1 (Current mem = 1121.871M, initial mem = 275.539M) ***
*** Message Summary: 49 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=0:07:21, real=1:35:21, mem=1121.9M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 12:25:53] #
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 12:25:56] #
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 12:25:56] #
checkDesign/             innovus.cmd              innovus.cmd6             innovus.log3             innovus.logv             innovus.logv6            reports/
cts.spec                 innovus.cmd1             innovus.cmd7             innovus.log4             innovus.logv1            innovus.logv7            saved/
half_adder.conn.rpt      innovus.cmd2             innovus.cmd8             innovus.log5             innovus.logv2            innovus.logv8            scripts/
half_adder.conn.rpt.old  innovus.cmd3             innovus.log              innovus.log6             innovus.logv3            netlist/                 streamOut.map
half_adder.geom.rpt      innovus.cmd4             innovus.log1             innovus.log7             innovus.logv4            output/                  timingReports/
half_adder.geom.rpt.old  innovus.cmd5             innovus.log2             innovus.log8             innovus.logv5            pegasus_ui_gui.log
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 12:25:56] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 12:26:02 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_14852_cad52_zhengyj_X9SGzM.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 12:27:22, mem=539.4M)
#% End Load MMMC data ... (date=01/06 12:27:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=539.6M, current mem=539.6M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...
**ERROR: (IMPLF-160):   Cannot find viaRule 'M2_MC' referenced in nonDefaultRule 'virtuosoDefaultSetup'.
**ERROR: (IMPLF-160):   Cannot find viaRule 'M2_MC' referenced in nonDefaultRule 'virtuosoDefaultExtractorSetup'.

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 12:27:22 2026
viaInitial ends at Tue Jan  6 12:27:22 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=19.0M, fe_cpu=0.41min, fe_real=1.33min, fe_mem=817.7M) ***
#% Begin Load netlist data ... (date=01/06 12:27:22, mem=551.3M)
*** Begin netlist parsing (mem=817.7M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 817.742M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=817.7M) ***
#% End Load netlist data ... (date=01/06 12:27:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=554.2M, current mem=554.2M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 857.168M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:25.9, real=0:01:21, peak res=739.0M, current mem=739.0M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=756.7M, current mem=756.7M)
Current (total cpu=0:00:26.1, real=0:01:21, peak res=756.7M, current mem=756.7M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 12:27:23, mem=777.8M)
#% End Load MMMC data ... (date=01/06 12:27:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.8M, current mem=777.8M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule virtuosoDefaultSetup ...
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultSetup is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias added to nondefault rule virtuosoDefaultSetup
Via generation for nondefault rule virtuosoDefaultSetup completed.
Generating vias for nondefault rule virtuosoDefaultExtractorSetup ...
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultExtractorSetup is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultExtractorSetup is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultExtractorSetup is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE for NONDEFAULTRULE virtuosoDefaultExtractorSetup is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (EMS-27):       Message (IMPRM-143) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total 20 vias added to nondefault rule virtuosoDefaultExtractorSetup
Via generation for nondefault rule virtuosoDefaultExtractorSetup completed.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
ERROR     IMPLF-160            2  Cannot find viaRule '%s' referenced in n...
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143           24  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 71 warning(s), 2 error(s)


Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}] [-congEffort {low|medium|high|auto}]
                     [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>] [-earlyClockFlow {true|false}] [-expressRoute {true|false}]
                     [-flowEffort {express|standard|extreme}] [-ignore_followpin_vias {true|false}]
                     [-node {N12|N10|N7|N7Plus|N6|N5|N3|S11|S10|S8|S7|S5|S4|S3|G7|G5|ICF|I7|C12|C7|unspecified}] [-pessimisticMode {true|false}] [-powerEffort {none|low|high}]
                     [-process <integer>] [-slackWeighting {unityWeighting|viewBasedWeighting}] [-trim_grid_group <group_name>]

**ERROR: (IMPTCM-15):   "2500" is not in the legal range of integer values for "-process". The value must be >= 3 and <= 250.

innovus 2> exit

*** Memory Usage v#1 (Current mem = 1086.215M, initial mem = 275.539M) ***
*** Message Summary: 71 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:00:28.1, real=0:01:46, mem=1086.2M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 12:27:49] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 12:28:02 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_18762_cad52_zhengyj_kLCA1Q.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 12:29:49, mem=530.8M)
#% End Load MMMC data ... (date=01/06 12:29:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=531.0M, current mem=531.0M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 12:29:49 2026
viaInitial ends at Tue Jan  6 12:29:49 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=17.0M, fe_cpu=0.45min, fe_real=1.78min, fe_mem=808.1M) ***
#% Begin Load netlist data ... (date=01/06 12:29:49, mem=542.5M)
*** Begin netlist parsing (mem=808.1M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 808.117M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=808.1M) ***
#% End Load netlist data ... (date=01/06 12:29:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=545.5M, current mem=545.5M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 849.543M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:28.2, real=0:01:48, peak res=733.6M, current mem=733.6M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=751.2M, current mem=751.2M)
Current (total cpu=0:00:28.3, real=0:01:49, peak res=751.2M, current mem=751.2M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 12:29:51, mem=772.4M)
#% End Load MMMC data ... (date=01/06 12:29:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=772.4M, current mem=772.4M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            8  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 55 warning(s), 0 error(s)

##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.4M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.4M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.4M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.4M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.4M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.4M).
#% Begin save design ... (date=01/06 12:29:51, mem=774.5M)
% Begin Save ccopt configuration ... (date=01/06 12:29:51, mem=774.5M)
% End Save ccopt configuration ... (date=01/06 12:29:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=775.3M, current mem=775.3M)
% Begin Save netlist data ... (date=01/06 12:29:51, mem=775.3M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 12:29:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=775.7M, current mem=775.6M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 12:29:52, mem=776.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 12:29:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=776.3M, current mem=776.3M)
% Begin Save clock tree data ... (date=01/06 12:29:52, mem=776.9M)
% End Save clock tree data ... (date=01/06 12:29:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.9M, current mem=776.9M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 12:29:52, mem=777.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 12:29:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.6M, current mem=777.6M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1074.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 12:29:52, mem=777.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 12:29:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=777.8M, current mem=777.7M)
% Begin Save routing data ... (date=01/06 12:29:53, mem=777.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1078.5M) ***
% End Save routing data ... (date=01/06 12:29:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=783.0M, current mem=782.0M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1082.5M) ***
% Begin Save power constraints data ... (date=01/06 12:29:53, mem=782.5M)
% End Save power constraints data ... (date=01/06 12:29:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.6M, current mem=782.6M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 12:29:55, total cpu=0:00:02.7, real=0:00:04.0, peak res=786.0M, current mem=786.0M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2>
innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 12:33:47, mem=797.8M)

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:33:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=799.2M, current mem=799.2M)
#% Begin addStripe (date=01/06 12:33:47, mem=799.2M)

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:33:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.9M, current mem=799.9M)
#% Begin addStripe (date=01/06 12:33:47, mem=799.9M)

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       140      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:33:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.9M, current mem=799.9M)
#% Begin addStripe (date=01/06 12:33:47, mem=799.9M)

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (12740.00, 180.00) (12760.00, 8280.00)
addStripe created 22 wires.
ViaGen created 605 vias, deleted 15 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       99       |       15       |
|  Via2  |       99       |        0       |
|  Via3  |       407      |        0       |
|   M4   |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:33:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=800.1M, current mem=800.1M)
#% Begin addStripe (date=01/06 12:33:47, mem=800.1M)

Initialize fgc environment(mem: 1119.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1119.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 2180.00) (12800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 5180.00) (12800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 8180.00) (12800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 232 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       40       |        0       |
|  Via3  |       40       |        0       |
|  Via4  |       152      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:33:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=800.1M, current mem=800.1M)
#% Begin sroute (date=01/06 12:33:47, mem=800.1M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 12:33:48 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2103.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (11500.00, 8268.00) (11560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (12700.00, 8268.00) (12760.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2107.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ......
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/06 12:33:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=809.6M, current mem=804.8M)
#% Begin sroute (date=01/06 12:33:48, mem=804.8M)

Usage: sroute [-help] [-allowJogging <0|1>] [-allowLayerChange <0|1>] [-area {x1 y1 x2 y2}]
              [-blockPin {useLef all onBoundary leftBoundary rightBoundary topBoundary bottomBoundary abutPins}] [-blockPinLayerRange {minLayerName maxLayerName}]
              [-blockPinTarget {nearestTarget boundaryWithPin farthestPadRing blockring ring stripe padring ringpin blockpin}] [-blockPinWidthRange {min max}]
              [-connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin}] [-connectAlignedBlockAndPadPin {padPinAsTarget blockPinAsTarget}] [-connectInsideArea]
              [-corePinCheckStdcellGeoms] [-corePinLayer <layerNameList>]
              [-corePinTarget {firstAfterRowEnd boundaryWithPin farthestPadRing none blockring ring stripe padring ringpin blockpin}] [-corePinWidth <real>]
              [-crossoverViaLayerRange <bot top>] [-deleteExistingRoutes] [-detailed_log] [-floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin}]
              [-inst {block/pad insts}] [-layerChangeRange {bottomLayerName topLayerName}] [-nets {net_list}] [-noBlockPinOneAmongOverlappedPins]
              [-padCellSkipRoutingOnPadSide {top bottom left right}] [-padPinLayerRange {minLayerName maxLayerName}]
              [-padPinPortConnect {onePort allPort oneGeom allGeom preferLayer}] [-padPinTarget {nearestTarget blockring ring stripe ringpin blockpin followpin}]
              [-padPinWidth <real>] [-padRingLayer {layerNameList}] [-padRingWidth <real>] [-powerDomains <powerDomainName>] [-secondaryPinNet <net>+]
              [-secondaryPinRailLayer <layerName>] [-secondaryPinRailVerticalStripeGrid {layerName width pitch}] [-stripeLayerRange {minLayerName maxLayerName}]
              [-targetObjListFile <objectListFileName>+] [-targetViaLayerRange <bot top>] [-uda <subclass_string>]

**ERROR: (IMPTCM-23):   " stripe " is not a valid enum for "-connect", the allowed values are {blockPin corePin padPin padRing floatingStripe secondaryPowerPin}.
#% End sroute (date=01/06 12:33:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=804.8M, current mem=804.8M)

innovus 3> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
**WARN: (IMPSYT-7329):  Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1261.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1261.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1261.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1261.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1261.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1261.7M).
#% Begin save design ... (date=01/06 12:41:00, mem=901.7M)
% Begin Save ccopt configuration ... (date=01/06 12:41:00, mem=901.7M)
% End Save ccopt configuration ... (date=01/06 12:41:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=901.9M, current mem=901.9M)
% Begin Save netlist data ... (date=01/06 12:41:00, mem=901.9M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 12:41:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=901.9M, current mem=901.9M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 12:41:00, mem=902.0M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 12:41:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=902.0M, current mem=902.0M)
% Begin Save clock tree data ... (date=01/06 12:41:00, mem=902.0M)
% End Save clock tree data ... (date=01/06 12:41:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=902.0M, current mem=902.0M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 12:41:01, mem=902.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 12:41:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.0M, current mem=902.0M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1224.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 12:41:01, mem=902.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 12:41:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=902.0M, current mem=902.0M)
% Begin Save routing data ... (date=01/06 12:41:01, mem=902.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1224.7M) ***
% End Save routing data ... (date=01/06 12:41:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=902.0M, current mem=902.0M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1228.7M) ***
% Begin Save power constraints data ... (date=01/06 12:41:02, mem=902.0M)
% End Save power constraints data ... (date=01/06 12:41:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=902.0M, current mem=902.0M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 12:41:04, total cpu=0:00:02.8, real=0:00:04.0, peak res=902.7M, current mem=902.4M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 4> deleteAllPowerPreroutes
innovus 5> deleteRoute -type SpecialRoute

Usage: deleteRouteBlk [-help] [-cutLayer <list of layerName | layerZ | all>] [-drcRegionLayer <list of layerName | layerZ | all>] [-layer <list of layerName | layerZ | all>]
                      [-trimMetalLayer <list of layerName | layerZ | all>] [-type {all routes fills slots partial}] [-box {x1 y1 x2 y2} | -name <blk> | -all ]

**ERROR: (IMPTCM-23):   "SpecialRoute" is not a valid enum for "-type", the allowed values are {all routes fills slots partial}.

innovus 6> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 12:42:29, mem=888.9M)

Initialize fgc environment(mem: 1208.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:42:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.1M, current mem=889.1M)
#% Begin addStripe (date=01/06 12:42:29, mem=889.1M)

Initialize fgc environment(mem: 1208.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:42:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.3M, current mem=889.3M)
#% Begin addStripe (date=01/06 12:42:29, mem=889.3M)

Initialize fgc environment(mem: 1208.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       140      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:42:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.3M, current mem=889.3M)
#% Begin addStripe (date=01/06 12:42:29, mem=889.3M)

Initialize fgc environment(mem: 1208.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (12740.00, 180.00) (12760.00, 8280.00)
addStripe created 22 wires.
ViaGen created 605 vias, deleted 15 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       99       |       15       |
|  Via2  |       99       |        0       |
|  Via3  |       407      |        0       |
|   M4   |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:42:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.3M, current mem=889.3M)
#% Begin addStripe (date=01/06 12:42:29, mem=889.3M)

Initialize fgc environment(mem: 1208.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1208.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 2180.00) (12800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 5180.00) (12800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 8180.00) (12800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 232 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       40       |        0       |
|  Via3  |       40       |        0       |
|  Via4  |       152      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:42:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.4M, current mem=889.4M)
#% Begin sroute (date=01/06 12:42:30, mem=889.4M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 12:42:30 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2192.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (11500.00, 8268.00) (11560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (12700.00, 8268.00) (12760.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2195.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...
sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/06 12:42:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=890.5M, current mem=890.5M)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 12:42:30 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 12:42:30 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 12:42:30 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS

Begin Summary
  Found no problems or warnings.
End Summary

End Time: Tue Jan  6 12:42:30 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting VERIFY PG SHORT(MEM: 1208.5) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  1 Viols.
  Verification Complete : 1 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 59.0M)

 *** Starting Verify DRC (MEM: 1267.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.
  VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 1 Viols.

 *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 1.00  MEM: 555.0M) ***

#% Begin save design ... (date=01/06 12:42:31, mem=913.5M)
% Begin Save ccopt configuration ... (date=01/06 12:42:31, mem=913.5M)
% End Save ccopt configuration ... (date=01/06 12:42:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=913.8M, current mem=913.8M)
% Begin Save netlist data ... (date=01/06 12:42:31, mem=913.8M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 12:42:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.8M, current mem=913.8M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 12:42:32, mem=913.9M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 12:42:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.9M, current mem=913.9M)
% Begin Save clock tree data ... (date=01/06 12:42:32, mem=913.9M)
% End Save clock tree data ... (date=01/06 12:42:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.9M, current mem=913.9M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 12:42:32, mem=913.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 12:42:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=913.9M, current mem=913.9M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1276.5M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/06 12:42:33, mem=913.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 12:42:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.9M, current mem=913.9M)
% Begin Save routing data ... (date=01/06 12:42:33, mem=913.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1276.5M) ***
% End Save routing data ... (date=01/06 12:42:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.9M, current mem=913.9M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1279.5M) ***
% Begin Save power constraints data ... (date=01/06 12:42:33, mem=913.9M)
% End Save power constraints data ... (date=01/06 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.9M, current mem=913.9M)
Generated self-contained design pg.enc.dat.tmp
#% End save design ... (date=01/06 12:42:35, total cpu=0:00:02.7, real=0:00:04.0, peak res=914.3M, current mem=914.3M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 7> deleteAllPowerPreroutes
innovus 8> catch { deletePin VDD }
1
innovus 9> catch { deletePin VSS }
1
innovus 10> deleteRoute -type SpecialRoute

Usage: deleteRouteBlk [-help] [-cutLayer <list of layerName | layerZ | all>] [-drcRegionLayer <list of layerName | layerZ | all>] [-layer <list of layerName | layerZ | all>]
                      [-trimMetalLayer <list of layerName | layerZ | all>] [-type {all routes fills slots partial}] [-box {x1 y1 x2 y2} | -name <blk> | -all ]

**ERROR: (IMPTCM-23):   "SpecialRoute" is not a valid enum for "-type", the allowed values are {all routes fills slots partial}.

innovus 11> exit

*** Memory Usage v#1 (Current mem = 1278.211M, initial mem = 275.539M) ***
*** Message Summary: 117 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:01:55, real=0:17:54, mem=1278.2M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 12:45:56] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 12:45:59 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_64817_cad52_zhengyj_4nlEYU.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 12:46:57, mem=531.5M)
#% End Load MMMC data ... (date=01/06 12:46:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=531.7M, current mem=531.7M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 12:46:57 2026
viaInitial ends at Tue Jan  6 12:46:57 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.02min, mem=17.0M, fe_cpu=0.38min, fe_real=0.98min, fe_mem=816.1M) ***
#% Begin Load netlist data ... (date=01/06 12:46:58, mem=543.3M)
*** Begin netlist parsing (mem=816.1M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 816.078M, initial mem = 283.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=816.1M) ***
#% End Load netlist data ... (date=01/06 12:46:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=546.3M, current mem=546.3M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.504M, initial mem = 283.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:23.8, real=0:01:00.0, peak res=734.3M, current mem=734.3M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=752.0M, current mem=751.9M)
Current (total cpu=0:00:23.9, real=0:01:00.0, peak res=752.0M, current mem=751.9M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 12:46:59, mem=773.1M)
#% End Load MMMC data ... (date=01/06 12:46:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=773.1M, current mem=773.1M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            8  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 55 warning(s), 0 error(s)

##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
#% Begin save design ... (date=01/06 12:46:59, mem=775.3M)
% Begin Save ccopt configuration ... (date=01/06 12:46:59, mem=775.3M)
% End Save ccopt configuration ... (date=01/06 12:46:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=776.1M, current mem=776.1M)
% Begin Save netlist data ... (date=01/06 12:46:59, mem=776.1M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 12:46:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=776.5M, current mem=776.4M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 12:47:00, mem=777.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 12:47:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=777.1M, current mem=777.1M)
% Begin Save clock tree data ... (date=01/06 12:47:00, mem=777.7M)
% End Save clock tree data ... (date=01/06 12:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.7M, current mem=777.7M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 12:47:00, mem=778.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 12:47:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=778.4M, current mem=778.4M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1072.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 12:47:01, mem=778.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 12:47:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.5M, current mem=778.5M)
% Begin Save routing data ... (date=01/06 12:47:01, mem=778.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M) ***
% End Save routing data ... (date=01/06 12:47:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=783.8M, current mem=782.8M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1080.7M) ***
% Begin Save power constraints data ... (date=01/06 12:47:01, mem=783.3M)
% End Save power constraints data ... (date=01/06 12:47:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.4M, current mem=783.4M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 12:47:03, total cpu=0:00:02.7, real=0:00:04.0, peak res=786.8M, current mem=786.8M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 12:47:07, mem=799.7M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:47:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=801.0M, current mem=801.0M)
#% Begin addStripe (date=01/06 12:47:07, mem=801.0M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:47:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=801.7M, current mem=801.7M)
#% Begin addStripe (date=01/06 12:47:07, mem=801.7M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       140      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:47:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=801.7M, current mem=801.7M)
#% Begin addStripe (date=01/06 12:47:07, mem=801.7M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (12740.00, 180.00) (12760.00, 8280.00)
addStripe created 22 wires.
ViaGen created 605 vias, deleted 15 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       99       |       15       |
|  Via2  |       99       |        0       |
|  Via3  |       407      |        0       |
|   M4   |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:47:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=801.8M, current mem=801.8M)
#% Begin addStripe (date=01/06 12:47:07, mem=801.8M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 2180.00) (12800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 5180.00) (12800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 8180.00) (12800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 232 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       40       |        0       |
|  Via3  |       40       |        0       |
|  Via4  |       152      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 12:47:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=801.9M, current mem=801.9M)
#% Begin sroute (date=01/06 12:47:07, mem=801.9M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 12:47:07 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2101.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (11500.00, 8268.00) (11560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (12700.00, 8268.00) (12760.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2106.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ......
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/06 12:47:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=810.7M, current mem=806.5M)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 12:47:08 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 12:47:08 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 12:47:08 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 12:47:08 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting VERIFY PG SHORT(MEM: 1122.6) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 59.0M)

 *** Starting Verify DRC (MEM: 1181.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 556.0M) ***

#% Begin save design ... (date=01/06 12:47:09, mem=833.3M)
% Begin Save ccopt configuration ... (date=01/06 12:47:09, mem=833.3M)
% End Save ccopt configuration ... (date=01/06 12:47:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=833.6M, current mem=833.6M)
% Begin Save netlist data ... (date=01/06 12:47:09, mem=833.6M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 12:47:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=833.7M, current mem=833.7M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 12:47:09, mem=833.7M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 12:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=833.7M, current mem=833.7M)
% Begin Save clock tree data ... (date=01/06 12:47:10, mem=833.8M)
% End Save clock tree data ... (date=01/06 12:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=833.8M, current mem=833.8M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 12:47:10, mem=827.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 12:47:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=827.4M, current mem=827.4M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1208.6M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/06 12:47:11, mem=827.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 12:47:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.5M, current mem=827.5M)
% Begin Save routing data ... (date=01/06 12:47:11, mem=827.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1208.6M) ***
% End Save routing data ... (date=01/06 12:47:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.5M, current mem=827.5M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1211.6M) ***
% Begin Save power constraints data ... (date=01/06 12:47:11, mem=827.5M)
% End Save power constraints data ... (date=01/06 12:47:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.5M, current mem=827.5M)
Generated self-contained design pg.enc.dat.tmp
#% End save design ... (date=01/06 12:47:13, total cpu=0:00:02.7, real=0:00:04.0, peak res=833.8M, current mem=828.3M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 3> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/03_place.tcl"
Setting releaseMultiCpuLicenseMode to false.
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
**WARN: (IMPREPO-207):  There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1351.6M, init mem=1383.7M)
*info: Recommended don't use cell = 0
*info: Placed = 0
*info: Unplaced = 8
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1383.6M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  6 13:10:32 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 8
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13149000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 8
Number of Non-uniquified Insts : 7
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):  There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):  There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Minimum row-size in sites for endcap insertion = 3.
Minimum number of sites for row blockage       = 1.
Inserted 9 pre-endcap <BOUNDARY_LEFT> cells (prefix BOUNDARY).
Inserted 9 post-endcap <BOUNDARY_RIGHT> cells (prefix BOUNDARY).
For 18 new insts, 18 new pwr-pin connections were made to global net 'VDD'.
18 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
-place_design_floorplan_mode false         # bool, default=false, user setting
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 18 physical insts as they were marked preplaced.
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1461.1M)" ...
No user-set net weight.
Net fanout histogram:
2               : 7 (58.3%) nets
3               : 5 (41.7%) nets
4     - 14      : 0 (0.0%) nets
15    - 39      : 0 (0.0%) nets
40    - 79      : 0 (0.0%) nets
80    - 159     : 0 (0.0%) nets
160   - 319     : 0 (0.0%) nets
320   - 639     : 0 (0.0%) nets
640   - 1279    : 0 (0.0%) nets
1280  - 2559    : 0 (0.0%) nets
2560  - 5119    : 0 (0.0%) nets
5120+           : 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium
**WARN: (IMPSP-9042):   Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26 (18 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 26 single + 0 double + 0 multi
Total standard cell length = 14.7900 (mm), area = 13.3110 (mm^2)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Average module density = 0.120.
Density for the design = 0.120.
       = stdcell_area 1461 sites (13149000 um^2) / alloc_area 12132 sites (109188000 um^2).
Pin Density = 0.002387.
            = total # of pins 29 / total area 12150.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 4
**WARN: (IMPSP-9531):   Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
              Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1638.3M
Iteration  2: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
              Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1638.3M
Iteration  3: Total net bbox = 2.873e+04 (8.27e+03 2.05e+04)
              Est.  stn bbox = 2.873e+04 (8.27e+03 2.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.7M
Iteration  4: Total net bbox = 2.783e+04 (8.23e+03 1.96e+04)
              Est.  stn bbox = 2.783e+04 (8.23e+03 1.96e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.7M
Iteration  5: Total net bbox = 2.924e+04 (8.05e+03 2.12e+04)
              Est.  stn bbox = 2.924e+04 (8.05e+03 2.12e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.7M
Iteration  6: Total net bbox = 3.575e+04 (1.41e+04 2.16e+04)
              Est.  stn bbox = 3.575e+04 (1.41e+04 2.16e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1639.7M
*** cost = 3.575e+04 (1.41e+04 2.16e+04) (cpu for global=0:00:00.1) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 16 threads.
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:02:19 mem=1639.7M) ***
Total net bbox length = 3.575e+04 (1.414e+04 2.161e+04) (ext = 2.301e+04)
Move report: Detail placement moves 8 insts, mean move: 590.37 um, max move: 992.12 um
        Max move on inst (U10): (1746.14, 5244.02) --> (1090.00, 5580.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1641.7MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 590.37 um
Max displacement: 992.12 um (Instance: U10) (1746.14, 5244.02) -> (1090, 5580)
        Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 3.644e+04 (1.379e+04 2.266e+04) (ext = 2.365e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1641.7MB
*** Finished refinePlace (0:02:19 mem=1641.7M) ***
*** End of Placement (cpu=0:00:00.3, real=0:00:01.0, mem=1641.6M) ***
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 32.725%

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1642.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 3.549100e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.289000e+04um, number of vias: 18
[NR-eGR]     M3  (3H) length: 1.119500e+04um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.763410e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1642.6M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:1
***** Total real time  0:0:22
**placeDesign ... cpu = 0: 0: 1, real = 0: 0:22, mem = 1642.6M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-372            3  Found mismatched FollowPin in rows. Swit...
*** Message Summary: 3 warning(s), 3 error(s)

**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1642.6M, init mem=1642.7M)
Pre-route DRC Violation:        2
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1642.6M)
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (EMS-27):       Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Warning: 1 cells are still unplaced. Forcing placement...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:02:19 mem=1642.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1643.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1643.7MB
*** Finished refinePlace (0:02:19 mem=1643.7M) ***
**ERROR: (IMPSP-9022):  Command 'refinePlace' completed with some error(s).
Setting releaseMultiCpuLicenseMode to false.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1012.4M, totSessionCpu=0:02:19 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 0 -place_global_cong_effort medium -place_global_ignore_scan true -place_global_place_io_pins false -timingDriven false
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1012.7M, totSessionCpu=0:02:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1672.59 CPU=0:00:00.3 REAL=0:00:00.0)
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1023.6M, totSessionCpu=0:02:20 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):  Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 3.549100e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.289000e+04um, number of vias: 18
[NR-eGR]     M3  (3H) length: 1.119500e+04um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.763410e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.06 sec, Curr Mem: 1673.55 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1673.547M)
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=1778.38)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M3_M2_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2040.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2007.01 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:22 mem=1975.0M)

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1204.5M, totSessionCpu=0:02:22 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting optimizing excluded clock nets MEM= 1923.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1923.5M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:21.9/0:24:35.2 (0.1), mem = 1923.5M
**Info: (IMPSP-307): Design contains fractional 4 cells.

Footprint cell information for calculating maxBufDist
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells


Netlist preparation processing...
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:22.7/0:24:36.0 (0.1), mem = 2006.1M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.8/0:24:36.1 (0.1), mem = 1984.1M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    12.04%|   0:00:00.0| 2465.0M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2465.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2465.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000
*** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:02:26.2/0:24:39.5 (0.1), mem = 2057.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typical
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2002.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 3.014e+04 (1.04e+04 1.98e+04)
              Est.  stn bbox = 3.014e+04 (1.04e+04 1.98e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 3011.7M
Iteration  5: Total net bbox = 3.282e+04 (1.05e+04 2.23e+04)
              Est.  stn bbox = 3.282e+04 (1.05e+04 2.23e+04)
              cpu = 0:00:07.6 real = 0:00:07.0 mem = 3267.8M
Iteration  6: Total net bbox = 4.111e+04 (1.36e+04 2.75e+04)
              Est.  stn bbox = 4.111e+04 (1.36e+04 2.75e+04)
              cpu = 0:00:05.7 real = 0:00:05.0 mem = 3523.8M
Move report: Timing Driven Placement moves 8 insts, mean move: 2162.23 um, max move: 3779.22 um
        Max move on inst (U11): (1610.00, 5580.00) --> (1645.37, 1836.15)

Finished Incremental Placement (cpu=0:00:15.4, real=0:00:14.0, mem=3267.7M)
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:02:42 mem=3267.8M) ***
Total net bbox length = 4.257e+04 (1.416e+04 2.841e+04) (ext = 2.229e+04)
Move report: Detail placement moves 8 insts, mean move: 201.64 um, max move: 596.29 um
        Max move on inst (U13): (1600.75, 7072.96) --> (1890.00, 7380.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3267.8MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 201.64 um
Max displacement: 596.29 um (Instance: U13) (1600.75, 7072.96) -> (1890, 7380)
        Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 4.044e+04 (1.307e+04 2.737e+04) (ext = 2.192e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3267.8MB
*** Finished refinePlace (0:02:42 mem=3267.8M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3267.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.959600e+03um, number of vias: 16
[NR-eGR]     M2  (2V) length: 2.732000e+04um, number of vias: 25
[NR-eGR]     M3  (3H) length: 1.140700e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 1.350000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.203660e+04um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.892500e+03um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 3267.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:15.8, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2739.5M)
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2739.523M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:23, real = 0:00:21, mem = 1239.5M, totSessionCpu=0:02:42 **
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2739.54)
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M4_M3_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2919.62 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2919.62 CPU=0:00:00.4 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:43.4/0:24:54.7 (0.1), mem = 3327.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.000|   0.000|   0:00:00.0| 3327.6M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3327.6M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3327.6M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3327.6M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3327.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
*** Starting refinePlace (0:02:44 mem=3327.6M) ***
Total net bbox length = 4.044e+04 (1.307e+04 2.737e+04) (ext = 2.192e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3327.6MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.044e+04 (1.307e+04 2.737e+04) (ext = 2.192e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3327.6MB
*** Finished refinePlace (0:02:44 mem=3327.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3327.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3327.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:43.9/0:24:55.2 (0.1), mem = 3327.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2770.20M, totSessionCpu=0:02:44).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -preCTS -max_fanout
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:44.0/0:24:55.3 (0.1), mem = 2770.2M
**Info: (IMPSP-307): Design contains fractional 4 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814868.00|     0.00|       0|       0|       0|  12.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814868.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3178.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3178.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:02:45.1/0:24:56.4 (0.1), mem = 2770.2M
End: GigaOpt postEco DRV Optimization

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2756.000M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2757.48 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2755.48)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2929.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2929.57 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:46 mem=2897.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:24, mem = 1327.4M, totSessionCpu=0:02:46 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:26, mem = 1331.0M, totSessionCpu=0:02:46 **
**WARN: (IMPOPT-3195):  Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:27, real = 0:00:26, mem = 2745.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
ERROR     IMPSP-372            5  Found mismatched FollowPin in rows. Swit...
WARNING   IMPOPT-3195          2  Analysis mode has changed.
*** Message Summary: 9 warning(s), 5 error(s)

#% Begin save design ... (date=01/06 13:11:20, mem=1286.7M)
% Begin Save ccopt configuration ... (date=01/06 13:11:20, mem=1286.7M)
% End Save ccopt configuration ... (date=01/06 13:11:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=1287.0M, current mem=1287.0M)
% Begin Save netlist data ... (date=01/06 13:11:21, mem=1287.0M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 13:11:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1288.2M, current mem=1288.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 13:11:21, mem=1288.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 13:11:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1288.8M, current mem=1288.8M)
% Begin Save clock tree data ... (date=01/06 13:11:21, mem=1289.2M)
% End Save clock tree data ... (date=01/06 13:11:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1289.2M, current mem=1289.1M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2777.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2777.0M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2777.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 13:11:22, mem=1290.4M)
% End Save power constraints data ... (date=01/06 13:11:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1290.4M, current mem=1290.4M)
Generated self-contained design place.enc.dat.tmp
#% End save design ... (date=01/06 13:11:24, total cpu=0:00:02.7, real=0:00:04.0, peak res=1290.9M, current mem=1290.9M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4>
innovus 4> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/03_place.tcl"
Setting releaseMultiCpuLicenseMode to false.
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
-leftEdge ""
-rightEdge ""
**WARN: (IMPREPO-207):  There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=2760.4M, init mem=2760.5M)
Pre-route DRC Violation:        2
*info: Recommended don't use cell = 0
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2760.4M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  6 13:12:01 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 26
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13311000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 26
Number of Non-uniquified Insts : 25
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):  There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):  There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Minimum row-size in sites for endcap insertion = 3.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 180.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 180.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 1080.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 1080.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 1980.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 1980.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 2880.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 2880.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 3780.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 3780.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 4680.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 4680.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 5580.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 5580.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 6480.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 6480.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Pre-cap cell (BOUNDARY_LEFT) at (180.000, 7380.000).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):   AddEndCap is unable to add Post-cap cell (BOUNDARY_RIGHT) at (13670.000, 7380.000).
Type 'man IMPSP-5119' for more detail.
Inserted 0 pre-endcap <BOUNDARY_LEFT> cells (prefix BOUNDARY).
Inserted 0 post-endcap <BOUNDARY_RIGHT> cells (prefix BOUNDARY).
**ERROR: (IMPSP-5106):  AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):  AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 0 new insts, *** Applied 0 GNC rules.
-place_design_floorplan_mode false         # bool, default=false, user setting
**WARN: (IMPEXT-3493):  The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 18 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2724.2M)" ...
No user-set net weight.
Net fanout histogram:
2               : 7 (58.3%) nets
3               : 5 (41.7%) nets
4     - 14      : 0 (0.0%) nets
15    - 39      : 0 (0.0%) nets
40    - 79      : 0 (0.0%) nets
80    - 159     : 0 (0.0%) nets
160   - 319     : 0 (0.0%) nets
320   - 639     : 0 (0.0%) nets
640   - 1279    : 0 (0.0%) nets
1280  - 2559    : 0 (0.0%) nets
2560  - 5119    : 0 (0.0%) nets
5120+           : 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium
**WARN: (IMPSP-9042):   Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26 (18 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 26 single + 0 double + 0 multi
Total standard cell length = 14.7900 (mm), area = 13.3110 (mm^2)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Average module density = 0.120.
Density for the design = 0.120.
       = stdcell_area 1461 sites (13149000 um^2) / alloc_area 12132 sites (109188000 um^2).
Pin Density = 0.002387.
            = total # of pins 29 / total area 12150.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 4
**WARN: (IMPSP-9531):   Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 6.109e+04 (3.49e+04 2.62e+04)
              Est.  stn bbox = 6.109e+04 (3.49e+04 2.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2732.3M
Iteration  2: Total net bbox = 6.109e+04 (3.49e+04 2.62e+04)
              Est.  stn bbox = 6.109e+04 (3.49e+04 2.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2732.3M
Iteration  3: Total net bbox = 3.115e+04 (8.20e+03 2.29e+04)
              Est.  stn bbox = 3.115e+04 (8.20e+03 2.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2732.3M
Iteration  4: Total net bbox = 2.986e+04 (8.16e+03 2.17e+04)
              Est.  stn bbox = 2.986e+04 (8.16e+03 2.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2732.3M
Iteration  5: Total net bbox = 2.957e+04 (7.99e+03 2.16e+04)
              Est.  stn bbox = 2.957e+04 (7.99e+03 2.16e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2732.3M
Iteration  6: Total net bbox = 3.569e+04 (1.41e+04 2.16e+04)
              Est.  stn bbox = 3.569e+04 (1.41e+04 2.16e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2732.3M
*** cost = 3.569e+04 (1.41e+04 2.16e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 16 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:02:52 mem=2732.3M) ***
Total net bbox length = 3.569e+04 (1.406e+04 2.162e+04) (ext = 2.323e+04)
Move report: Detail placement moves 8 insts, mean move: 547.17 um, max move: 1146.66 um
        Max move on inst (U10): (1737.01, 5100.35) --> (1070.00, 5580.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2732.3MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 547.17 um
Max displacement: 1146.66 um (Instance: U10) (1737.01, 5100.35) -> (1070, 5580)
        Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 3.643e+04 (1.378e+04 2.266e+04) (ext = 2.368e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2732.3MB
*** Finished refinePlace (0:02:52 mem=2732.3M) ***
*** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=2732.2M) ***
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 32.725%

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2732.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.774100e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.135000e+04um, number of vias: 24
[NR-eGR]     M3  (3H) length: 1.241000e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 1.530000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.706410e+04um, number of vias: 41
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.977500e+03um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2732.2M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:0
***** Total real time  0:0:0
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2732.2M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-372            3  Found mismatched FollowPin in rows. Swit...
*** Message Summary: 4 warning(s), 3 error(s)

**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=2732.2M, init mem=2732.3M)
Pre-route DRC Violation:        2
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2732.2M)
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (EMS-27):       Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Warning: 1 cells are still unplaced. Forcing placement...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:02:53 mem=2732.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2732.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2732.3MB
*** Finished refinePlace (0:02:53 mem=2732.3M) ***
**ERROR: (IMPSP-9022):  Command 'refinePlace' completed with some error(s).
Setting releaseMultiCpuLicenseMode to false.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1241.2M, totSessionCpu=0:02:53 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 0 -place_global_cong_effort medium -place_global_ignore_scan true -place_global_place_io_pins false -timingDriven false
**INFO: user set opt options
setOptMode -activeHoldViews { func_typical } -activeSetupViews { func_typical } -autoSetupViews { func_typical} -autoTDGRSetupViews { func_typical} -drcMargin 0 -fixCap true -fixDrc true -fixFanoutLoad true -fixTran true -optimizeFF true -setupTargetSlack 0
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1241.2M, totSessionCpu=0:02:53 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2736.36 CPU=0:00:00.3 REAL=0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1245.7M, totSessionCpu=0:02:53 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.774100e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.135000e+04um, number of vias: 24
[NR-eGR]     M3  (3H) length: 1.241000e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 1.530000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.706410e+04um, number of vias: 41
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.977500e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2736.31 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2736.312M)
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2738.38)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2919 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2893.46 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:54 mem=2861.5M)

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1305.9M, totSessionCpu=0:02:54 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting optimizing excluded clock nets MEM= 2762.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2762.5M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:54.3/0:25:41.9 (0.1), mem = 2762.5M
**Info: (IMPSP-307): Design contains fractional 4 cells.

Netlist preparation processing...
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:02:55.1/0:25:42.6 (0.1), mem = 2845.5M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:55.1/0:25:42.7 (0.1), mem = 2802.5M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    12.04%|   0:00:00.0| 3290.4M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3290.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3290.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000
*** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:02:58.5/0:25:46.1 (0.1), mem = 2882.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typical
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2843.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 3.029e+04 (1.04e+04 1.99e+04)
              Est.  stn bbox = 3.029e+04 (1.04e+04 1.99e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 3867.1M
Iteration  5: Total net bbox = 3.638e+04 (1.04e+04 2.60e+04)
              Est.  stn bbox = 3.638e+04 (1.04e+04 2.60e+04)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 4123.2M
Iteration  6: Total net bbox = 4.234e+04 (1.39e+04 2.84e+04)
              Est.  stn bbox = 4.234e+04 (1.39e+04 2.84e+04)
              cpu = 0:00:07.4 real = 0:00:06.0 mem = 4379.2M
Move report: Timing Driven Placement moves 8 insts, mean move: 1914.58 um, max move: 5603.66 um
        Max move on inst (sum_reg): (320.00, 6480.00) --> (2152.25, 2708.59)

Finished Incremental Placement (cpu=0:00:16.2, real=0:00:14.0, mem=4123.1M)
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:03:15 mem=4123.2M) ***
Total net bbox length = 4.481e+04 (1.727e+04 2.755e+04) (ext = 2.761e+04)
Move report: Detail placement moves 8 insts, mean move: 207.07 um, max move: 415.21 um
        Max move on inst (U9): (1566.05, 7250.84) --> (1280.00, 7380.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4123.2MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 207.07 um
Max displacement: 415.21 um (Instance: U9) (1566.05, 7250.84) -> (1280, 7380)
        Length: 61 sites, height: 1 rows, site name: CoreSite, cell type: NAND2D1
Total net bbox length = 4.543e+04 (1.712e+04 2.831e+04) (ext = 2.787e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4123.2MB
*** Finished refinePlace (0:03:15 mem=4123.2M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.410000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 4123.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.434600e+03um, number of vias: 17
[NR-eGR]     M2  (2V) length: 2.438000e+04um, number of vias: 24
[NR-eGR]     M3  (3H) length: 1.568700e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.745160e+04um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.312500e+03um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 4123.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:16.7, real=0:00:15.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3594.9M)
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3594.930M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:23, real = 0:00:20, mem = 1320.4M, totSessionCpu=0:03:15 **
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3588.95)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3760.03 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3760.03 CPU=0:00:00.4 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:16.6/0:26:02.1 (0.1), mem = 4168.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.000|   0.000|   0:00:00.0| 4168.0M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 4168.0M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 4168.0M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 4168.0M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 4168.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:17 mem=4168.0M) ***
Total net bbox length = 4.543e+04 (1.712e+04 2.831e+04) (ext = 2.787e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4168.0MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.543e+04 (1.712e+04 2.831e+04) (ext = 2.787e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4168.0MB
*** Finished refinePlace (0:03:17 mem=4168.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4168.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=4168.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:17.1/0:26:02.6 (0.1), mem = 4168.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3610.61M, totSessionCpu=0:03:17).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -preCTS -max_fanout
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:17.2/0:26:02.7 (0.1), mem = 3610.6M
**Info: (IMPSP-307): Design contains fractional 4 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814318.00|     0.00|       0|       0|       0|  12.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814318.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  4018.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4018.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:18.2/0:26:03.8 (0.1), mem = 3610.6M
End: GigaOpt postEco DRV Optimization

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3596.406M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.410000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3599.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3597.88)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3750.97 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3750.97 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:19 mem=3719.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:24, mem = 1410.0M, totSessionCpu=0:03:19 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:25, mem = 1412.0M, totSessionCpu=0:03:19 **
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:27, real = 0:00:26, mem = 3581.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
ERROR     IMPSP-372            5  Found mismatched FollowPin in rows. Swit...
*** Message Summary: 4 warning(s), 5 error(s)

#% Begin save design ... (date=01/06 13:12:28, mem=1361.8M)
% Begin Save ccopt configuration ... (date=01/06 13:12:28, mem=1361.8M)
% End Save ccopt configuration ... (date=01/06 13:12:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1362.1M, current mem=1362.1M)
% Begin Save netlist data ... (date=01/06 13:12:28, mem=1362.1M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 13:12:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.2M, current mem=1363.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 13:12:28, mem=1363.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 13:12:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.3M, current mem=1363.3M)
% Begin Save clock tree data ... (date=01/06 13:12:28, mem=1363.3M)
% End Save clock tree data ... (date=01/06 13:12:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.3M, current mem=1363.3M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
Save Adaptive View Pruing View Names to Binary file
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3616.4M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3616.4M) ***
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3616.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 13:12:29, mem=1363.5M)
% End Save power constraints data ... (date=01/06 13:12:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1363.5M, current mem=1363.5M)
Generated self-contained design place.enc.dat.tmp
#% End save design ... (date=01/06 13:12:31, total cpu=0:00:02.6, real=0:00:03.0, peak res=1363.9M, current mem=1363.9M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 5> **INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...

innovus 5>
innovus 5> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/04_cts.tcl"
Setting releaseMultiCpuLicenseMode to false.
**WARN: (IMPCK-8086):   The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Creating clock tree spec for modes (timing configs): function
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):        No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: cts.spec

Usage: setOptMode [-help] [-reset] [-addAOFeedThruBuffer {true|false}] [-addInst {true|false}] [-addInstancePrefix <PREFIX>] [-addNetPrefix <PREFIX>]
                  [-addPortAsNeeded {true|false}] [-allEndPoints {true|false}] [-allowOnlyCellSwapping {true|false}] [-checkRoutingCongestion {auto|false|true}]
                  [-deleteInst {true|false}] [-detailDrvFailureReason {true|false}] [-detailDrvFailureReasonMaxNumNets <value>] [-downsizeInst {true|false}] [-drcMargin <DOUBLE>]
                  [-enableDataToDataChecks {true|false}] [-fixClockDrv {true|false}] [-fixDrc {true|false}] [-fixFanoutLoad {true|false}] [-fixGlitch {true|false}]
                  [-fixHoldAllowOverlap {auto|false|true}] [-fixHoldAllowResizing {false|true}] [-fixHoldAllowSetupTnsDegrade {true|false}]
                  [-fixHoldOnExcludedClockNets {true|false}] [-fixMillerCapDrv {true|false}] [-fixSISlew {true|false}] [-highEffortOptCells <LIST>] [-holdFixingCells <LIST>]
                  [-holdSlackFixingThreshold <SLACK>] [-holdTargetSlack <SLACK>] [-honorDensityScreenInOpt {true|false}] [-honorFence {true|false}]
                  [-ignorePathGroupsForHold <INST>] [-leakageToDynamicRatio <ratio>] [-maxDensity <DENSITY>] [-maxLength <value>] [-moveInst {true|false}]
                  [-multiBitFlopOpt {false|true|mergeOnly|splitOnly}] [-multiBitFlopOptIgnoreSDC {true|false}] [-ndrAwareOpt <LIST>] [-optimizeConstantInputs {true|false}]
                  [-optimizeConstantNet {true|false}] [-optimizeFF {true|false}] [-optimizeTiedInputs {true|false}] [-postRouteAllowOverlap {true|false}]
                  [-postRouteAreaReclaim {none|setupAware|holdAndSetupAware}] [-postRouteCheckAntennaRules {true|false}] [-postRouteDrvRecovery <ENUM>]
                  [-postRouteSetupRecovery <ENUM>] [-powerEffort {none|low|high}] [-preserveAllSequential {true|false}] [-preserveModuleFunction {true|false}]
                  [-reclaimArea {true|false|default}] [-resizePowerSwitchInsts {true|false}] [-resizeShifterAndIsoInsts {true|false}] [-restruct {true|false}]
                  [-setupTargetSlack <SLACK>] [-setupTargetSlackForReclaim <SLACK>] [-simplifyNetlist {true|false}] [-swapPin {true|false}] [-targetBasedOptFile <FILE>]
                  [-targetBasedOptFileOnly {false|true}] [-targetBasedOptHoldFile <FILE>] [-timeDesignCompressReports {true|false}] [-timeDesignExpandedView {true|false}]
                  [-timeDesignNumPaths <value>] [-timeDesignReportNet {true|false}] [-unfixClkInstForOpt {true|false}] [-useConcatDefaultsPrefix {true|false}]
                  [-usefulSkew {true|false}] [-usefulSkewCCOpt {none|standard|extreme}] [-usefulSkewPostRoute {true|false}] [-usefulSkewPreCTS {true|false}] [-verbose {true|false}]
                  [-virtualPartition {true|false}]

**ERROR: (IMPTCM-23):   "false" is not a valid enum for "-usefulSkewCCOpt", the allowed values are {none standard extreme}.

innovus 6> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/04_cts.tcl"
Setting releaseMultiCpuLicenseMode to false.
**WARN: (IMPCK-8086):   The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**ERROR: (IMPDB-2532):  RouteType 'leaf_rule' already exists.
Type 'man IMPDB-2532' for more detail.

innovus 7> if {[dbGet -p head.routeTypes.name "leaf_rule"] != ""} { delete_route_type -name leaf_rule }
**WARN: (IMPDB-2533):   RouteType 'leaf_rule' cannot be deleted because it is currently used by other object.

innovus 8> exit

*** Memory Usage v#1 (Current mem = 3935.812M, initial mem = 283.539M) ***
*** Message Summary: 192 warning(s), 26 error(s)

--- Ending "Innovus" (totcpu=0:21:11, real=4:32:29, mem=3935.8M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 17:18:29] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 17:18:32 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_48598_cad52_zhengyj_bF6Bne.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 17:23:23, mem=537.7M)
#% End Load MMMC data ... (date=01/06 17:23:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=537.9M, current mem=537.9M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 17:23:23 2026
viaInitial ends at Tue Jan  6 17:23:23 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=18.0M, fe_cpu=0.66min, fe_real=4.85min, fe_mem=817.3M) ***
#% Begin Load netlist data ... (date=01/06 17:23:23, mem=549.6M)
*** Begin netlist parsing (mem=817.3M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 817.328M, initial mem = 283.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=817.3M) ***
#% End Load netlist data ... (date=01/06 17:23:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=552.4M, current mem=552.4M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.754M, initial mem = 283.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:40.8, real=0:04:52, peak res=739.8M, current mem=739.8M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=757.6M, current mem=757.6M)
Current (total cpu=0:00:41.0, real=0:04:52, peak res=757.6M, current mem=757.6M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 17:23:24, mem=778.7M)
#% End Load MMMC data ... (date=01/06 17:23:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.7M, current mem=778.7M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            8  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 55 warning(s), 0 error(s)

##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.7M).
#% Begin save design ... (date=01/06 17:23:24, mem=780.9M)
% Begin Save ccopt configuration ... (date=01/06 17:23:24, mem=780.9M)
% End Save ccopt configuration ... (date=01/06 17:23:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=781.6M, current mem=781.6M)
% Begin Save netlist data ... (date=01/06 17:23:25, mem=781.7M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 17:23:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.0M, current mem=782.0M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 17:23:25, mem=782.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 17:23:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.7M, current mem=782.7M)
% Begin Save clock tree data ... (date=01/06 17:23:25, mem=783.2M)
% End Save clock tree data ... (date=01/06 17:23:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.2M, current mem=783.2M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 17:23:25, mem=783.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 17:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1072.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 17:23:26, mem=784.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 17:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.1M, current mem=784.1M)
% Begin Save routing data ... (date=01/06 17:23:26, mem=784.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M) ***
% End Save routing data ... (date=01/06 17:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.3M, current mem=788.3M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1079.7M) ***
% Begin Save power constraints data ... (date=01/06 17:23:26, mem=788.9M)
% End Save power constraints data ... (date=01/06 17:23:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=788.9M, current mem=788.9M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 17:23:28, total cpu=0:00:02.6, real=0:00:04.0, peak res=791.9M, current mem=791.9M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 17:23:28, mem=792.0M)

Initialize fgc environment(mem: 1103.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 17:23:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=793.6M, current mem=793.6M)
#% Begin addStripe (date=01/06 17:23:29, mem=793.6M)

Initialize fgc environment(mem: 1103.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 17:23:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.3M, current mem=794.3M)
#% Begin addStripe (date=01/06 17:23:29, mem=794.3M)

Initialize fgc environment(mem: 1103.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       140      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 17:23:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.3M, current mem=794.3M)
#% Begin addStripe (date=01/06 17:23:29, mem=794.3M)

Initialize fgc environment(mem: 1103.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (12740.00, 180.00) (12760.00, 8280.00)
addStripe created 22 wires.
ViaGen created 605 vias, deleted 15 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       99       |       15       |
|  Via2  |       99       |        0       |
|  Via3  |       407      |        0       |
|   M4   |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 17:23:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.4M, current mem=794.4M)
#% Begin addStripe (date=01/06 17:23:29, mem=794.4M)

Initialize fgc environment(mem: 1103.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1103.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 2180.00) (12800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 5180.00) (12800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 8180.00) (12800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 232 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       40       |        0       |
|  Via3  |       40       |        0       |
|  Via4  |       152      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 17:23:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.7M, current mem=794.7M)
#% Begin sroute (date=01/06 17:23:29, mem=794.7M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 17:23:29 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2088.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (11500.00, 8268.00) (11560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (12700.00, 8268.00) (12760.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2093.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ......
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/06 17:23:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=803.3M, current mem=798.5M)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 17:23:29 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 17:23:29 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 17:23:29 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 17:23:29 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting VERIFY PG SHORT(MEM: 1109.3) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 59.9M)

 *** Starting Verify DRC (MEM: 1169.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 555.0M) ***

#% Begin save design ... (date=01/06 17:23:31, mem=826.4M)
% Begin Save ccopt configuration ... (date=01/06 17:23:31, mem=826.4M)
% End Save ccopt configuration ... (date=01/06 17:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.7M, current mem=826.7M)
% Begin Save netlist data ... (date=01/06 17:23:31, mem=826.7M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 17:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.7M, current mem=826.7M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 17:23:31, mem=826.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 17:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.8M, current mem=826.8M)
% Begin Save clock tree data ... (date=01/06 17:23:31, mem=826.9M)
% End Save clock tree data ... (date=01/06 17:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.9M, current mem=826.9M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 17:23:32, mem=820.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 17:23:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=820.6M, current mem=820.6M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1186.2M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/06 17:23:32, mem=820.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 17:23:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=820.6M, current mem=820.6M)
% Begin Save routing data ... (date=01/06 17:23:32, mem=820.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1186.2M) ***
% End Save routing data ... (date=01/06 17:23:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=820.6M, current mem=820.6M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1189.2M) ***
% Begin Save power constraints data ... (date=01/06 17:23:33, mem=820.6M)
% End Save power constraints data ... (date=01/06 17:23:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=820.6M, current mem=820.6M)
Generated self-contained design pg.enc.dat.tmp
#% End save design ... (date=01/06 17:23:35, total cpu=0:00:02.7, real=0:00:04.0, peak res=826.9M, current mem=821.3M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 3> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/03_place.tcl"
Setting releaseMultiCpuLicenseMode to false.
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
**WARN: (IMPREPO-207):  There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1186.3M, init mem=1194.3M)
*info: Recommended don't use cell = 0
*info: Placed = 0
*info: Unplaced = 8
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1194.2M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  6 17:23:35 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 8
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13149000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 8
Number of Non-uniquified Insts : 7
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):  There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):  There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

**WARN: (IMPDBTCL-204): 'rows' is not a recognized object/attribute for object type 'head'. For help use 'dbSchema head' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.

Usage: editDelete [-help] [-area {x1 y1 x2 y2}] [-direction {H V 45 135}] [-floating_via] [-layer <string>] [-net <net>*] [-parallel_routing] [-physical_pin] [-selected]
                  [-shape {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL None}] [-shield {0 1}]
                  [-status {FIXED NOSHIELD ROUTED SHIELD UNKNOWN}] [-subclass <string>] [-type {Regular Special Patch}] [-use {CLOCK POWER SIGNAL}] [-wires_only {0 1}]
                  [-with_edit_flag {0 1}]

**ERROR: (IMPTCM-48):   "0x0" is not a legal option for command "editDelete". Either the current option or an option prior to it is not specified correctly.

innovus 4> exit

*** Memory Usage v#1 (Current mem = 1351.258M, initial mem = 283.539M) ***
*** Message Summary: 91 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:00:59.0, real=0:07:18, mem=1351.3M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 17:25:50] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 19:43:09 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_23072_cad52_zhengyj_TlLEm9.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 19:44:03, mem=501.0M)
#% End Load MMMC data ... (date=01/06 19:44:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=501.2M, current mem=501.2M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 19:44:03 2026
viaInitial ends at Tue Jan  6 19:44:03 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=16.0M, fe_cpu=0.35min, fe_real=0.90min, fe_mem=814.3M) ***
#% Begin Load netlist data ... (date=01/06 19:44:03, mem=512.7M)
*** Begin netlist parsing (mem=814.3M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 814.336M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=814.3M) ***
#% End Load netlist data ... (date=01/06 19:44:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=515.7M, current mem=515.7M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.762M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:21.8, real=0:00:55.0, peak res=700.8M, current mem=700.8M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=718.5M, current mem=718.5M)
Current (total cpu=0:00:22.0, real=0:00:55.0, peak res=718.5M, current mem=718.5M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 19:44:04, mem=742.6M)
#% End Load MMMC data ... (date=01/06 19:44:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.6M, current mem=742.6M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            8  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 55 warning(s), 0 error(s)

##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
#% Begin save design ... (date=01/06 19:44:04, mem=744.8M)
% Begin Save ccopt configuration ... (date=01/06 19:44:04, mem=747.8M)
% End Save ccopt configuration ... (date=01/06 19:44:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=748.5M, current mem=748.5M)
% Begin Save netlist data ... (date=01/06 19:44:04, mem=748.5M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 19:44:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=748.9M, current mem=748.9M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:44:05, mem=749.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 19:44:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=749.6M, current mem=749.6M)
% Begin Save clock tree data ... (date=01/06 19:44:05, mem=750.1M)
% End Save clock tree data ... (date=01/06 19:44:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=750.1M, current mem=750.1M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 19:44:05, mem=750.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 19:44:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=750.8M, current mem=750.8M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1073.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 19:44:06, mem=750.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 19:44:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=751.0M, current mem=751.0M)
% Begin Save routing data ... (date=01/06 19:44:06, mem=751.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1077.7M) ***
% End Save routing data ... (date=01/06 19:44:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=756.5M, current mem=755.5M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1081.7M) ***
% Begin Save power constraints data ... (date=01/06 19:44:06, mem=756.0M)
% End Save power constraints data ... (date=01/06 19:44:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=756.1M, current mem=756.1M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 19:44:08, total cpu=0:00:02.6, real=0:00:04.0, peak res=759.5M, current mem=759.5M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 19:44:08, mem=759.6M)

Initialize fgc environment(mem: 1105.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:44:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=761.2M, current mem=761.2M)
#% Begin addStripe (date=01/06 19:44:08, mem=761.2M)

Initialize fgc environment(mem: 1105.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:44:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=761.9M, current mem=761.9M)
#% Begin addStripe (date=01/06 19:44:09, mem=761.9M)

Initialize fgc environment(mem: 1105.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       140      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:44:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=761.9M, current mem=761.9M)
#% Begin addStripe (date=01/06 19:44:09, mem=761.9M)

Initialize fgc environment(mem: 1105.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (12740.00, 180.00) (12760.00, 8280.00)
addStripe created 22 wires.
ViaGen created 605 vias, deleted 15 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       99       |       15       |
|  Via2  |       99       |        0       |
|  Via3  |       407      |        0       |
|   M4   |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:44:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=762.0M, current mem=762.0M)
#% Begin addStripe (date=01/06 19:44:09, mem=762.0M)

Initialize fgc environment(mem: 1105.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 2180.00) (12800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 5180.00) (12800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 8180.00) (12800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 232 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       40       |        0       |
|  Via3  |       40       |        0       |
|  Via4  |       152      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:44:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=762.3M, current mem=760.9M)
#% Begin sroute (date=01/06 19:44:09, mem=760.9M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 19:44:09 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2090.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (11500.00, 8268.00) (11560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (12700.00, 8268.00) (12760.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2092.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ......
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/06 19:44:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=771.2M, current mem=766.7M)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 19:44:09 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 19:44:09 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 19:44:09 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 19:44:09 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting VERIFY PG SHORT(MEM: 1109.2) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 57.9M)

 *** Starting Verify DRC (MEM: 1167.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 1.00  MEM: 553.0M) ***

#% Begin save design ... (date=01/06 19:44:10, mem=793.2M)
% Begin Save ccopt configuration ... (date=01/06 19:44:10, mem=793.2M)
% End Save ccopt configuration ... (date=01/06 19:44:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=793.5M, current mem=793.5M)
% Begin Save netlist data ... (date=01/06 19:44:11, mem=793.5M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 19:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.5M, current mem=793.5M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:44:11, mem=793.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 19:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.6M, current mem=793.6M)
% Begin Save clock tree data ... (date=01/06 19:44:11, mem=793.6M)
% End Save clock tree data ... (date=01/06 19:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.6M, current mem=793.6M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 19:44:11, mem=787.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 19:44:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=787.3M, current mem=787.3M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1196.2M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/06 19:44:12, mem=787.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 19:44:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=787.3M, current mem=787.3M)
% Begin Save routing data ... (date=01/06 19:44:12, mem=787.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1196.2M) ***
% End Save routing data ... (date=01/06 19:44:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=787.3M, current mem=787.3M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1199.2M) ***
% Begin Save power constraints data ... (date=01/06 19:44:13, mem=787.4M)
% End Save power constraints data ... (date=01/06 19:44:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=787.4M, current mem=787.4M)
Generated self-contained design pg.enc.dat.tmp
#% End save design ... (date=01/06 19:44:15, total cpu=0:00:02.6, real=0:00:05.0, peak res=793.6M, current mem=788.1M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 3> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/03_place.tcl"
Setting releaseMultiCpuLicenseMode to false.
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
**WARN: (IMPREPO-207):  There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1198.2M, init mem=1206.3M)
*info: Recommended don't use cell = 0
*info: Placed = 0
*info: Unplaced = 8
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1206.2M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  6 19:44:15 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 8
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13149000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 8
Number of Non-uniquified Insts : 7
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):  There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):  There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

**WARN: (IMPDBTCL-204): 'rows' is not a recognized object/attribute for object type 'head'. For help use 'dbSchema head' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.

Usage: editDelete [-help] [-area {x1 y1 x2 y2}] [-direction {H V 45 135}] [-floating_via] [-layer <string>] [-net <net>*] [-parallel_routing] [-physical_pin] [-selected]
                  [-shape {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL None}] [-shield {0 1}]
                  [-status {FIXED NOSHIELD ROUTED SHIELD UNKNOWN}] [-subclass <string>] [-type {Regular Special Patch}] [-use {CLOCK POWER SIGNAL}] [-wires_only {0 1}]
                  [-with_edit_flag {0 1}]

**ERROR: (IMPTCM-48):   "0x0" is not a legal option for command "editDelete". Either the current option or an option prior to it is not specified correctly.

innovus 4> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/04_cts.tcl"
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  6 19:46:40 2026
  Total CPU time:     0:00:47
  Total real time:    0:03:33
  Peak memory (main): 850.48MB


*** Memory Usage v#1 (Current mem = 1367.234M, initial mem = 275.539M) ***
*** Message Summary: 91 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:00:42.0, real=0:03:31, mem=1367.2M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 19:46:40] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 19:46:43 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_30436_cad52_zhengyj_cfUSMe.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
#% Begin Load MMMC data ... (date=01/06 19:51:42, mem=502.0M)
#% End Load MMMC data ... (date=01/06 19:51:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=502.2M, current mem=502.2M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):     No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Tue Jan  6 19:51:42 2026
viaInitial ends at Tue Jan  6 19:51:42 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=16.0M, fe_cpu=0.68min, fe_real=4.98min, fe_mem=815.0M) ***
#% Begin Load netlist data ... (date=01/06 19:51:42, mem=513.7M)
*** Begin netlist parsing (mem=815.0M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 815.000M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=815.0M) ***
#% End Load netlist data ... (date=01/06 19:51:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=516.8M, current mem=516.8M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.426M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:41.9, real=0:05:01, peak res=702.9M, current mem=702.9M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=720.6M, current mem=720.6M)
Current (total cpu=0:00:42.0, real=0:05:01, peak res=720.6M, current mem=720.6M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/06 19:51:44, mem=741.7M)
#% End Load MMMC data ... (date=01/06 19:51:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.7M, current mem=741.7M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          5  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            8  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 55 warning(s), 0 error(s)

##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.3M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.3M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.3M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.3M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.3M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.3M).
#% Begin save design ... (date=01/06 19:51:44, mem=743.9M)
% Begin Save ccopt configuration ... (date=01/06 19:51:44, mem=747.0M)
% End Save ccopt configuration ... (date=01/06 19:51:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=747.7M, current mem=747.7M)
% Begin Save netlist data ... (date=01/06 19:51:44, mem=747.7M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 19:51:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=748.0M, current mem=748.0M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:51:45, mem=748.7M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 19:51:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=748.7M, current mem=748.7M)
% Begin Save clock tree data ... (date=01/06 19:51:45, mem=749.3M)
% End Save clock tree data ... (date=01/06 19:51:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.3M, current mem=749.3M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 19:51:45, mem=750.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 19:51:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=750.0M, current mem=750.0M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1073.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 19:51:45, mem=750.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 19:51:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=750.2M, current mem=750.1M)
% Begin Save routing data ... (date=01/06 19:51:46, mem=750.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1077.4M) ***
% End Save routing data ... (date=01/06 19:51:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=755.4M, current mem=754.4M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1080.4M) ***
% Begin Save power constraints data ... (date=01/06 19:51:46, mem=754.9M)
% End Save power constraints data ... (date=01/06 19:51:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=755.0M, current mem=755.0M)
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/06 19:51:48, total cpu=0:00:02.6, real=0:00:04.0, peak res=758.4M, current mem=758.4M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/02_pg_stripe.tcl"
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
#% Begin addStripe (date=01/06 19:51:48, mem=758.5M)

Initialize fgc environment(mem: 1104.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:51:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=759.8M, current mem=758.8M)
#% Begin addStripe (date=01/06 19:51:48, mem=758.8M)

Initialize fgc environment(mem: 1104.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:51:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=759.5M, current mem=759.5M)
#% Begin addStripe (date=01/06 19:51:48, mem=759.5M)

Initialize fgc environment(mem: 1104.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       140      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:51:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=759.5M, current mem=759.5M)
#% Begin addStripe (date=01/06 19:51:48, mem=759.5M)

Initialize fgc environment(mem: 1104.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (12740.00, 180.00) (12760.00, 8280.00)
addStripe created 22 wires.
ViaGen created 605 vias, deleted 15 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       99       |       15       |
|  Via2  |       99       |        0       |
|  Via3  |       407      |        0       |
|   M4   |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:51:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=759.6M, current mem=759.6M)
#% Begin addStripe (date=01/06 19:51:48, mem=759.6M)

Initialize fgc environment(mem: 1104.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 2180.00) (12800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 5180.00) (12800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (12740.00, 8180.00) (12800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 232 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       40       |        0       |
|  Via3  |       40       |        0       |
|  Via4  |       152      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/06 19:51:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=759.9M, current mem=759.9M)
#% Begin sroute (date=01/06 19:51:49, mem=759.9M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 19:51:49 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2089.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (11500.00, 8268.00) (11560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (12700.00, 8268.00) (12760.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2092.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ......
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/06 19:51:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=769.2M, current mem=765.3M)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 19:51:49 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 19:51:49 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 19:51:49 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 19:51:49 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting VERIFY PG SHORT(MEM: 1108.9) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 58.9M)

 *** Starting Verify DRC (MEM: 1167.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 557.0M) ***

#% Begin save design ... (date=01/06 19:51:50, mem=794.1M)
% Begin Save ccopt configuration ... (date=01/06 19:51:50, mem=794.1M)
% End Save ccopt configuration ... (date=01/06 19:51:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.4M, current mem=794.4M)
% Begin Save netlist data ... (date=01/06 19:51:50, mem=794.4M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 19:51:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.4M, current mem=794.4M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:51:51, mem=794.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 19:51:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.6M, current mem=794.6M)
% Begin Save clock tree data ... (date=01/06 19:51:51, mem=794.6M)
% End Save clock tree data ... (date=01/06 19:51:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.6M, current mem=794.6M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 19:51:51, mem=788.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 19:51:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=788.3M, current mem=788.3M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1190.9M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/06 19:51:52, mem=788.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 19:51:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.3M, current mem=788.3M)
% Begin Save routing data ... (date=01/06 19:51:52, mem=788.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1190.9M) ***
% End Save routing data ... (date=01/06 19:51:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.3M, current mem=788.3M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1193.9M) ***
% Begin Save power constraints data ... (date=01/06 19:51:52, mem=788.4M)
% End Save power constraints data ... (date=01/06 19:51:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.4M, current mem=788.4M)
Generated self-contained design pg.enc.dat.tmp
#% End save design ... (date=01/06 19:51:54, total cpu=0:00:02.6, real=0:00:04.0, peak res=794.6M, current mem=789.0M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 3> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/03_place.tcl"
Setting releaseMultiCpuLicenseMode to false.
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
**WARN: (IMPREPO-207):  There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1192.9M, init mem=1201.0M)
*info: Recommended don't use cell = 0
*info: Placed = 0
*info: Unplaced = 8
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1200.9M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  6 19:51:54 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 8
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13149000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 8
Number of Non-uniquified Insts : 7
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):  There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):  There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

-place_design_floorplan_mode false         # bool, default=false, user setting
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1334.4M)" ...
No user-set net weight.
Net fanout histogram:
2               : 7 (58.3%) nets
3               : 5 (41.7%) nets
4     - 14      : 0 (0.0%) nets
15    - 39      : 0 (0.0%) nets
40    - 79      : 0 (0.0%) nets
80    - 159     : 0 (0.0%) nets
160   - 319     : 0 (0.0%) nets
320   - 639     : 0 (0.0%) nets
640   - 1279    : 0 (0.0%) nets
1280  - 2559    : 0 (0.0%) nets
2560  - 5119    : 0 (0.0%) nets
5120+           : 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium
**WARN: (IMPSP-9042):   Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8 (0 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 14.6100 (mm), area = 13.1490 (mm^2)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Average module density = 0.120.
Density for the design = 0.120.
       = stdcell_area 1461 sites (13149000 um^2) / alloc_area 12150 sites (109350000 um^2).
Pin Density = 0.002387.
            = total # of pins 29 / total area 12150.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 4
**WARN: (IMPSP-9531):   Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 6.109e+04 (3.49e+04 2.62e+04)
              Est.  stn bbox = 6.109e+04 (3.49e+04 2.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1508.6M
Iteration  2: Total net bbox = 6.109e+04 (3.49e+04 2.62e+04)
              Est.  stn bbox = 6.109e+04 (3.49e+04 2.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1508.6M
Iteration  3: Total net bbox = 3.115e+04 (8.20e+03 2.29e+04)
              Est.  stn bbox = 3.115e+04 (8.20e+03 2.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1508.6M
Iteration  4: Total net bbox = 2.986e+04 (8.16e+03 2.17e+04)
              Est.  stn bbox = 2.986e+04 (8.16e+03 2.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1508.6M
Iteration  5: Total net bbox = 2.957e+04 (7.99e+03 2.16e+04)
              Est.  stn bbox = 2.957e+04 (7.99e+03 2.16e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1508.6M
Iteration  6: Total net bbox = 3.569e+04 (1.41e+04 2.16e+04)
              Est.  stn bbox = 3.569e+04 (1.41e+04 2.16e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1508.6M
*** cost = 3.569e+04 (1.41e+04 2.16e+04) (cpu for global=0:00:00.1) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 16 threads.
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:00:50.5 mem=1508.6M) ***
Total net bbox length = 3.569e+04 (1.407e+04 2.162e+04) (ext = 2.324e+04)
Move report: Detail placement moves 8 insts, mean move: 548.15 um, max move: 1135.72 um
        Max move on inst (U10): (1738.83, 5103.11) --> (1080.00, 5580.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1508.6MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 548.15 um
Max displacement: 1135.72 um (Instance: U10) (1738.83, 5103.11) -> (1080, 5580)
        Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 3.644e+04 (1.379e+04 2.266e+04) (ext = 2.369e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1508.6MB
*** Finished refinePlace (0:00:50.5 mem=1508.6M) ***
*** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=1508.5M) ***
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 33.333%

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1508.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.674100e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.134000e+04um, number of vias: 21
[NR-eGR]     M3  (3H) length: 1.199000e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 1.530000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.753410e+04um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.022750e+04um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1508.5M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:1
***** Total real time  0:0:22
**placeDesign ... cpu = 0: 0: 1, real = 0: 0:22, mem = 1508.5M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-372            3  Found mismatched FollowPin in rows. Swit...
WARNING   IMPSP-2036           1  Ignoring -place_detail_legalization_inst...
*** Message Summary: 4 warning(s), 3 error(s)

**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1508.5M, init mem=1508.6M)
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Pre-route DRC Violation:        2
*info: Placed = 8
*info: Unplaced = 0
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1508.5M)
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (EMS-27):       Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Warning: 1 cells are still unplaced. Forcing placement...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:00:51.0 mem=1508.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1508.6MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1508.6MB
*** Finished refinePlace (0:00:51.1 mem=1508.6M) ***
**ERROR: (IMPSP-9022):  Command 'refinePlace' completed with some error(s).
Setting releaseMultiCpuLicenseMode to false.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 888.4M, totSessionCpu=0:00:51 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 5 -place_detail_preserve_routing true -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan true -powerDriven false -timingDriven false
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 888.8M, totSessionCpu=0:00:51 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1537.47 CPU=0:00:00.3 REAL=0:00:01.0)
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 899.6M, totSessionCpu=0:00:52 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):  Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.674100e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.134000e+04um, number of vias: 21
[NR-eGR]     M3  (3H) length: 1.199000e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 1.530000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.753410e+04um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.022750e+04um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 1539.42 MB )
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1539.422M)
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=1614.18)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M3_M2_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M4_M3_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1876.36 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1842.82 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:53.6 mem=1810.8M)

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1049.8M, totSessionCpu=0:00:54 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting optimizing excluded clock nets MEM= 1757.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1757.3M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:53.9/0:05:14.4 (0.2), mem = 1758.4M
**Info: (IMPSP-307): Design contains fractional 4 cells.

Footprint cell information for calculating maxBufDist
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells


Netlist preparation processing...
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:54.7/0:05:15.2 (0.2), mem = 1841.4M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:54.8/0:05:15.3 (0.2), mem = 1820.4M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    12.02%|   0:00:00.0| 2299.2M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2299.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2299.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000
*** SetupOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:00:58.2/0:05:18.8 (0.2), mem = 1891.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typical
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1845.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 3.013e+04 (1.04e+04 1.97e+04)
              Est.  stn bbox = 3.013e+04 (1.04e+04 1.97e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 2848.9M
Iteration  5: Total net bbox = 3.288e+04 (1.06e+04 2.23e+04)
              Est.  stn bbox = 3.288e+04 (1.06e+04 2.23e+04)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 3105.0M
Iteration  6: Total net bbox = 4.095e+04 (1.23e+04 2.87e+04)
              Est.  stn bbox = 4.095e+04 (1.23e+04 2.87e+04)
              cpu = 0:00:05.9 real = 0:00:05.0 mem = 3361.1M
Move report: Timing Driven Placement moves 8 insts, mean move: 2131.45 um, max move: 4634.51 um
        Max move on inst (cout_reg): (420.00, 4680.00) --> (2121.14, 1746.63)

Finished Incremental Placement (cpu=0:00:13.5, real=0:00:12.0, mem=3105.0M)
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:01:12 mem=3105.0M) ***
Total net bbox length = 4.204e+04 (1.333e+04 2.871e+04) (ext = 2.304e+04)
Move report: Detail placement moves 8 insts, mean move: 235.80 um, max move: 597.08 um
        Max move on inst (U13): (1596.77, 7076.15) --> (1890.00, 7380.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3105.0MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 235.80 um
Max displacement: 597.08 um (Instance: U13) (1596.77, 7076.15) -> (1890, 7380)
        Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3105.0MB
*** Finished refinePlace (0:01:12 mem=3105.0M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3105.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.497600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 28
[NR-eGR]     M3  (3H) length: 1.061500e+04um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.249260e+04um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.262500e+03um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 3105.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:13.9, real=0:00:12.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2576.8M)
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2576.766M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:21, real = 0:00:19, mem = 1077.6M, totSessionCpu=0:01:12 **
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2578.78)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2745.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2745.86 CPU=0:00:00.4 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.6/0:05:32.3 (0.2), mem = 3153.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.02%|        -|   0.000|   0.000|   0:00:00.0| 3153.8M|
|    12.02%|        0|   0.000|   0.000|   0:00:00.0| 3153.8M|
|    12.02%|        0|   0.000|   0.000|   0:00:00.0| 3153.8M|
|    12.02%|        0|   0.000|   0.000|   0:00:00.0| 3153.8M|
|    12.02%|        0|   0.000|   0.000|   0:00:00.0| 3153.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.02
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:14 mem=3153.8M) ***
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3153.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3153.8MB
*** Finished refinePlace (0:01:14 mem=3153.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3153.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3153.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:14.1/0:05:32.8 (0.2), mem = 3153.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2596.45M, totSessionCpu=0:01:14).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -preCTS -max_fanout
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:14.2/0:05:32.9 (0.2), mem = 2596.4M
**Info: (IMPSP-307): Design contains fractional 4 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814739.00|     0.00|       0|       0|       0|  12.02|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814739.00|     0.00|       0|       0|       0|  12.02| 0:00:00.0|  3004.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3004.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:15.3/0:05:34.0 (0.2), mem = 2596.4M
End: GigaOpt postEco DRV Optimization

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2582.242M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2591.50 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2589.49)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2758.58 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2758.58 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:16 mem=2726.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:23, mem = 1172.5M, totSessionCpu=0:01:16 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 1175.6M, totSessionCpu=0:01:16 **
**WARN: (IMPOPT-3195):  Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:25, real = 0:00:24, mem = 2571.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
ERROR     IMPSP-372            5  Found mismatched FollowPin in rows. Swit...
WARNING   IMPSP-2036           3  Ignoring -place_detail_legalization_inst...
WARNING   IMPOPT-3195          2  Analysis mode has changed.
*** Message Summary: 12 warning(s), 5 error(s)

#% Begin save design ... (date=01/06 19:52:41, mem=1131.6M)
% Begin Save ccopt configuration ... (date=01/06 19:52:42, mem=1131.6M)
% End Save ccopt configuration ... (date=01/06 19:52:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1131.8M, current mem=1131.8M)
% Begin Save netlist data ... (date=01/06 19:52:42, mem=1131.8M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 19:52:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.0M, current mem=1133.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:52:42, mem=1133.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 19:52:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.6M, current mem=1133.6M)
% Begin Save clock tree data ... (date=01/06 19:52:42, mem=1134.0M)
% End Save clock tree data ... (date=01/06 19:52:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1133.9M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2607.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2607.0M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2607.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 19:52:43, mem=1135.2M)
% End Save power constraints data ... (date=01/06 19:52:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1135.2M, current mem=1135.2M)
Generated self-contained design place.enc.dat.tmp
#% End save design ... (date=01/06 19:52:45, total cpu=0:00:02.7, real=0:00:04.0, peak res=1137.7M, current mem=1135.7M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 4> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/04_cts.tcl"
Setting releaseMultiCpuLicenseMode to false.
**WARN: (IMPCK-8086):   The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Creating clock tree spec for modes (timing configs): function
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):        No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: cts.spec
Extracting original clock gating for CLK...
  clock_tree CLK contains 2 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
The skew group CLK/function was created. It contains 2 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
#% Begin ccopt_design (date=01/06 19:52:52, mem=1138.3M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard'
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2697.9M, init mem=2697.9M)
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*info: Placed = 8
*info: Unplaced = 0
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2697.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Route type trimming info:
  The following route types were modified by the autotrimmer:
    default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M1-M4);
      Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
    leaf_rule (M1-M5) was replaced by leaf_rule_ccopt_autotrimmed (M1-M4);
      Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
    trunk_rule (M1-M5) was replaced by trunk_rule_ccopt_autotrimmed (M1-M4);
      Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
**WARN: (IMPCCOPT-1182):        The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
Original list had 4 cells:
INVD8 INVD4 INVD2 INVD1
New trimmed list has 3 cells:
INVD8 INVD4 INVD2
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  route_type (leaf): leaf_rule_ccopt_autotrimmed (default: default)
  route_type (trunk): trunk_rule_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
  source_driver: INVD1/IN INVD1/OUT (default: )
For power domain auto-default:
  Buffers:     BUFD8 BUFD4 BUFD2
  Inverters:   {INVD8 INVD4 INVD2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
The following issues might be contributing to this problem:
 * The wire data in the loaded LEF file(s) might be missing or broken.
 * lib_cell BUFD8 might be incorrectly characterized.
 * The SDC file and .lib files may be in different time or capacitance units.
For timing_corner typical:setup, late and power domain auto-default:
  Slew time target (leaf):    1000000.000ns
  Slew time target (trunk):   1000000.000ns
  Slew time target (top):     26400.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 536498.800ns
  Buffer max distance: 20000.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group CLK/function:
  Sources:                     pin CLK
  Total number of sinks:       2
  Delay constrained sinks:     2
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical:setup.late:
  Skew target:                 536000.000ns
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M5_M4_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M2_M1_HV    4.000    0.000    0.000    false
M2-M3    M3_M2_VH    4.000    0.000    0.000    false
M3-M4    M4_M3_HV    4.000    0.000    0.000    false
M4-M5    M5_M4_VH    4.000    0.000    0.000    false
------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.9 real=0:00:03.9)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.9 real=0:00:03.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.9 real=0:00:03.9)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.497600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 28
[NR-eGR]     M3  (3H) length: 1.061500e+04um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.249260e+04um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.262500e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2768.05 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):        The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
Original list had 4 cells:
INVD8 INVD4 INVD2 INVD1
New trimmed list has 3 cells:
INVD8 INVD4 INVD2
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): leaf_rule_ccopt_autotrimmed (default: default)
  route_type (trunk): trunk_rule_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
  source_driver: INVD1/IN INVD1/OUT (default: )
For power domain auto-default:
  Buffers:     BUFD8 BUFD4 BUFD2
  Inverters:   {INVD8 INVD4 INVD2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
The following issues might be contributing to this problem:
 * The wire data in the loaded LEF file(s) might be missing or broken.
 * lib_cell BUFD8 might be incorrectly characterized.
 * The SDC file and .lib files may be in different time or capacitance units.
For timing_corner typical:setup, late and power domain auto-default:
  Slew time target (leaf):    1000000.000ns
  Slew time target (trunk):   1000000.000ns
  Slew time target (top):     26400.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 536498.800ns
  Buffer max distance: 20000.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group CLK/function:
  Sources:                     pin CLK
  Total number of sinks:       2
  Delay constrained sinks:     2
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical:setup.late:
  Skew target:                 536000.000ns
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M2_M1_HV    4.000    0.000    0.000    false
M2-M3    M3_M2_VH    4.000    0.000    0.000    false
M3-M4    M4_M3_HV    4.000    0.000    0.000    false
M4-M5    M5_M4_VH    4.000    0.000    0.000    false
------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.4 real=0:00:03.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.

Antenna diode management done.
Adding driver cells for primary IOs...

  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------


Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.7 real=0:00:03.7)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.

    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree CLK...
    Clustering clock_tree CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:01:28 mem=2806.3M) ***
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2806.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2806.3MB
*** Finished refinePlace (0:01:28 mem=2806.3M) ***
    Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
    The largest move was 0 microns for .
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**Info: (IMPSP-307): Design contains fractional 4 cells.
    Clock tree timing engine global stage delay update for typical:setup.late...
    Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)

    Clock tree legalization - Histogram:
    ====================================

    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------


    Clock tree legalization - There are no Movements:
    =================================================

    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location
    ---------------------------------------------
      (empty table)
    ---------------------------------------------

    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=1000000.000ns count=1 avg=24939.347ns sd=0.000ns min=24939.347ns max=24939.347ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/function: insertion delay [min=0.408, max=0.535, avg=0.471, sd=0.090], skew [0.128 vs 536000.000], 100% {0.408, 0.535} (wid=0.535 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group CLK/function: insertion delay [min=0.408, max=0.535, avg=0.471, sd=0.090], skew [0.128 vs 536000.000], 100% {0.408, 0.535} (wid=0.535 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.497600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.491000e+04um, number of vias: 28
[NR-eGR]     M3  (3H) length: 1.061500e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.297260e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.742500e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 1.162500e+03um, number of vias: 3
[NR-eGR]     M2  (2V) length: 2.450000e+03um, number of vias: 4
[NR-eGR]     M3  (3H) length: 1.800000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.742500e+03um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.742500e+03um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2806.21 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_30436_cad52_zhengyj_cfUSMe/.rgfybI00s
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 13
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2862.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.497600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.491000e+04um, number of vias: 28
[NR-eGR]     M3  (3H) length: 1.058500e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.294260e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2862.2M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2862.293M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100%
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100%
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7efbe227be98, uid:A2092, a cid BUFD8 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7efbe227be98, uid:A2092, a cid BUFD8 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7efbe227be98, uid:A2093, a cid BUFD4 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7efbe227be98, uid:A2093, a cid BUFD4 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7efbe227be98, uid:A2094, a cid BUFD2 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.670000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7efbe227be98, uid:A2094, a cid BUFD2 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.670000 and halo_y = 900.000000.
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100%
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two.
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100%
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):       Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for typical:setup.late...
    Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536], skew [0.128 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=4.782pF fall=4.782pF).
    Resizing gates: ...20% ...40% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .60% ...80% ...100%
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=7.877pF, total=7.877pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8012.500um, total=8012.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=1000000.000ns count=1 avg=24939.507ns sd=0.000ns min=24939.507ns max=24939.507ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/function: insertion delay [min=0.408, max=0.536, avg=0.472, sd=0.091], skew [0.128 vs 536000.000], 100% {0.408, 0.536} (wid=0.536 ws=0.128) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=12.659pF fall=12.659pF), of which (rise=7.877pF fall=7.877pF) is wire, and (rise=4.782pF fall=4.782pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:01:29 mem=2906.3M) ***
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2906.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2906.3MB
*** Finished refinePlace (0:01:29 mem=2906.3M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.497600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.491000e+04um, number of vias: 28
[NR-eGR]     M3  (3H) length: 1.058500e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.294260e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.742500e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 1.162500e+03um, number of vias: 3
[NR-eGR]     M2  (2V) length: 2.450000e+03um, number of vias: 4
[NR-eGR]     M3  (3H) length: 1.800000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.742500e+03um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.742500e+03um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2906.32 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_30436_cad52_zhengyj_cfUSMe/.rgf5dYUxg
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2906.320M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning

        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for typical:setup.late...
        Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=8.594pF, total=8.594pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8742.500um, total=8742.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=1000000.000ns count=1 avg=26196.021ns sd=0.000ns min=26196.021ns max=26196.021ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=8.594pF, total=8.594pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8742.500um, total=8742.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=1000000.000ns count=1 avg=26196.021ns sd=0.000ns min=26196.021ns max=26196.021ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100%
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=8.594pF, total=8.594pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8742.500um, total=8742.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=1000000.000ns count=1 avg=26196.021ns sd=0.000ns min=26196.021ns max=26196.021ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC after downsizing:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100%
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0

        PRO Statistics: Fix DRVs (cell sizing):
        =======================================

        Cell changes by Net Type:

        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------

        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=8.594pF, total=8.594pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8742.500um, total=8742.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=1000000.000ns count=1 avg=26196.021ns sd=0.000ns min=26196.021ns max=26196.021ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=8.594pF, total=8.594pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8742.500um, total=8742.500um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=1000000.000ns count=1 avg=26196.021ns sd=0.000ns min=26196.021ns max=26196.021ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group CLK/function: insertion delay [min=0.416, max=0.623, avg=0.520, sd=0.146], skew [0.206 vs 536000.000], 100% {0.416, 0.623} (wid=0.623 ws=0.206) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:01:29 mem=2806.3M) ***
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2806.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2806.3MB
*** Finished refinePlace (0:01:29 mem=2806.3M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.497600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.491000e+04um, number of vias: 28
[NR-eGR]     M3  (3H) length: 1.058500e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.294260e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.742500e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 1.162500e+03um, number of vias: 3
[NR-eGR]     M2  (2V) length: 2.450000e+03um, number of vias: 4
[NR-eGR]     M3  (3H) length: 1.800000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.950000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.742500e+03um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.742500e+03um, number of vias: 9
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2806.26 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_30436_cad52_zhengyj_cfUSMe/.rgfGvr884
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-routeBottomRoutingLayer 0
-routeTopRoutingLayer 0
**WARN: (IMPTCM-77):    Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/06 19:53:01, mem=1152.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jan  6 19:53:01 2026
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#Start routing data preparation on Tue Jan  6 19:53:01 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M3           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M4           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M5           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1164.91 (MB), peak = 1414.30 (MB)
#Merging special wires: starts on Tue Jan  6 19:53:03 2026 with memory = 1165.04 (MB), peak = 1414.30 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.4 GB --1.28 [16]--
#reading routing guides ......
#
#Finished routing data preparation on Tue Jan  6 19:53:03 2026
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:01
#Increased memory = 5.02 (MB)
#Total memory = 1165.14 (MB)
#Peak memory = 1414.30 (MB)
#
#
#Start global routing on Tue Jan  6 19:53:03 2026
#
#
#Start global routing initialization on Tue Jan  6 19:53:03 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan  6 19:53:03 2026
#
#Start routing resource analysis on Tue Jan  6 19:53:03 2026
#
#Routing resource analysis is done on Tue Jan  6 19:53:03 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         282           0         589     5.43%
#  M2             V         462           0         589     1.02%
#  M3             H         282           0         589     0.00%
#  M4             V         462           0         589     0.00%
#  M5             H         282           0         589     0.00%
#  --------------------------------------------------------------
#  Total                   1770       0.00%        2945     1.29%
#
#
#
#
#Global routing data preparation is done on Tue Jan  6 19:53:03 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.70 (MB), peak = 1414.30 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Jan  6 19:53:03 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.77 (MB), peak = 1414.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.69 (MB), peak = 1414.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.77 (MB), peak = 1414.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 11 (skipped).
#Total number of nets in the design = 14.
#
#11 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained
#---------------------------------------------------------
#      Default            1              1               0
#---------------------------------------------------------
#        Total            1              1               0
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained
#---------------------------------------------------------
#      Default            1              1              11
#---------------------------------------------------------
#        Total            1              1              11
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 8100 um.
#Total half perimeter of net bounding box = 8067 um.
#Total wire length on LAYER M1 = 1350 um.
#Total wire length on LAYER M2 = 2250 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 4500 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 5
#Up-Via Summary (total 5):
#
#-----------------------
# M1                  1
# M2                  2
# M3                  2
#-----------------------
#                     5
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 8788.0
#Average of max src_to_sink distance for priority net 8788.0
#Average of ave src_to_sink distance for priority net 6497.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.91 (MB)
#Total memory = 1176.06 (MB)
#Peak memory = 1414.30 (MB)
#
#Finished global routing on Tue Jan  6 19:53:03 2026
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.87 (MB), peak = 1414.30 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 8130 um.
#Total half perimeter of net bounding box = 8067 um.
#Total wire length on LAYER M1 = 1260 um.
#Total wire length on LAYER M2 = 2250 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 4620 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 5
#Up-Via Summary (total 5):
#
#-----------------------
# M1                  1
# M2                  2
# M3                  2
#-----------------------
#                     5
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.11 (MB), peak = 1414.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 16.29 (MB)
#Total memory = 1176.36 (MB)
#Peak memory = 1414.30 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 20.0% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1404.34 (MB), peak = 1414.30 (MB)
#Complete Detail Routing.
#Total wire length = 10396 um.
#Total half perimeter of net bounding box = 8067 um.
#Total wire length on LAYER M1 = 1216 um.
#Total wire length on LAYER M2 = 150 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 9
#Up-Via Summary (total 9):
#
#-----------------------
# M1                  3
# M2                  3
# M3                  3
#-----------------------
#                     9
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -3.18 (MB)
#Total memory = 1173.19 (MB)
#Peak memory = 1414.30 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -3.18 (MB)
#Total memory = 1173.19 (MB)
#Peak memory = 1414.30 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:02
#Increased memory = 31.89 (MB)
#Total memory = 1184.48 (MB)
#Peak memory = 1414.30 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan  6 19:53:04 2026
#
% End globalDetailRoute (date=01/06 19:53:04, total cpu=0:00:05.9, real=0:00:03.0, peak res=1414.3M, current mem=1170.9M)
        NanoRoute done. (took cpu=0:00:06.0 real=0:00:02.4)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...


      Guided max path lengths
      =======================

      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
      7000.000     8000.000           1
      ----------------------------------------

      Deviation of routing from guided max path lengths
      =================================================

      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
       2.000      3.000            1
      -------------------------------------


    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net CLK (3 terminals)
    Guided length:  max path =  7932.500um, total =  8012.500um
    Routed length:  max path =  8116.500um, total = 10396.500um
    Deviation:      max path =     2.320%,  total =    29.754%

Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2788.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.551600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.261000e+04um, number of vias: 27
[NR-eGR]     M3  (3H) length: 1.040500e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 9.030000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.459660e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2788.77 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.1 real=0:00:02.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2788.770M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:06.2 real=0:00:02.6)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing

    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100%
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0

    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================

    Cell changes by Net Type:

    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------

    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100%
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0

    PRO Statistics: Fix DRVs (cell sizing):
    =======================================

    Cell changes by Net Type:

    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------

    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100%
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.

    PRO Statistics: Fix Skew (cell sizing):
    =======================================

    Cell changes by Net Type:

    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------

    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...

  Clock DAG stats at end of CTS:
  ==============================

  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------


  Clock DAG wire lengths at end of CTS:
  =====================================

  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk         0.000
  Leaf      10396.500
  Total     10396.500
  --------------------


  Clock DAG hp wire lengths at end of CTS:
  ========================================

  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------


  Clock DAG capacitances at end of CTS:
  =====================================

  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    0.000     0.000     0.000
  Leaf     4.782    10.220    15.002
  Total    4.782    10.220    15.002
  ----------------------------------


  Clock DAG sink capacitances at end of CTS:
  ==========================================

  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    2      4.782     2.391       0.000      2.391    2.391
  --------------------------------------------------------


  Clock DAG net violations at end of CTS:
  =======================================

  None


  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================

  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target         Count    Average      Std. Dev.    Min          Max          Distribution                                                                                        Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        1000000.000      1      29047.003      0.000      29047.003    29047.003    {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}         -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


  Primary reporting skew groups summary at end of CTS:
  ====================================================

  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  typical:setup.late    CLK/function    0.474     0.669     0.195    536000.000       0.195           0.195           0.572        0.138     100% {0.474, 0.669}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------


  Skew group summary at end of CTS:
  =================================

  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  typical:setup.late    CLK/function    0.474     0.669     0.195    536000.000       0.195           0.195           0.572        0.138     100% {0.474, 0.669}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------


  Found a total of 0 clock tree pins with a slew violation.

  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2843.05)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3018.22 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3018.22 CPU=0:00:00.1 REAL=0:00:00.0)
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 3954.19
         Executing: set_clock_latency -source -early -max -rise -3954.19 [get_pins CLK]
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 3954.19
         Executing: set_clock_latency -source -late -max -rise -3954.19 [get_pins CLK]
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 18900.5
         Executing: set_clock_latency -source -early -max -fall -18900.5 [get_pins CLK]
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 18900.5
         Executing: set_clock_latency -source -late -max -fall -18900.5 [get_pins CLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=10.220pF, total=10.220pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=10396.500um, total=10396.500um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=1000000.000ns count=1 avg=29047.003ns sd=0.000ns min=29047.003ns max=29047.003ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
Primary reporting skew groups after update timingGraph:
  skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group CLK/function: insertion delay [min=0.474, max=0.669, avg=0.572, sd=0.138], skew [0.195 vs 536000.000], 100% {0.474, 0.669} (wid=0.669 ws=0.195) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.4)
Runtime done. (took cpu=0:00:16.2 real=0:00:12.5)
Runtime Summary
===============
Clock Runtime:  (68%) Core CTS           8.44 (Init 7.52, Construction 0.30, Implementation 0.17, eGRPC 0.24, PostConditioning 0.16, Other 0.06)
Clock Runtime:  (25%) CTS services       3.12 (RefinePlace 0.30, EarlyGlobalClock 0.38, NanoRoute 2.41, ExtractRC 0.03, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          0.73 (Init 0.09, CongRepair/EGR-DP 0.23, TimingUpdate 0.41, Other 0.00)
Clock Runtime: (100%) Total             12.30

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.9M, totSessionCpu=0:01:36 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1225.7M, totSessionCpu=0:01:37 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2810.4M)
Compute RC Scale Done ...
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2888.18)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3012.73 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3012.73 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:38 mem=2980.7M)

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1316.7M, totSessionCpu=0:01:38 **
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2884.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2884.8M) ***
*** Starting optimizing excluded clock nets MEM= 2884.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2884.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:37.7/0:06:01.0 (0.3), mem = 2884.8M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** DrvOpt [finish] : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:01:39.0/0:06:02.2 (0.3), mem = 2892.8M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:39.4/0:06:02.7 (0.3), mem = 3299.2M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.02%|        -|   0.100|   0.000|   0:00:00.0| 3299.2M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3394.6M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3394.6M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3394.6M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3432.7M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3432.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.02
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:40 mem=3432.7M) ***
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3432.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3432.7MB
*** Finished refinePlace (0:01:40 mem=3432.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3432.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3432.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:40.0/0:06:03.2 (0.3), mem = 3432.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2890.35M, totSessionCpu=0:01:40).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.551600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.261000e+04um, number of vias: 27
[NR-eGR]     M3  (3H) length: 1.040500e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 9.030000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.459660e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2877.57 MB )
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2877.574M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2875.57)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3039.66 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3039.66 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -postCTS -max_fanout
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:40.8/0:06:04.0 (0.3), mem = 3007.7M
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9807145.00|     0.00|       0|       0|       0|  12.02|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9807145.00|     0.00|       0|       0|       0|  12.02| 0:00:00.0|  3446.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3446.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:41.9/0:06:05.1 (0.3), mem = 3038.2M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3024.035M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3024.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3025.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3023.51)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3039.82 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3039.82 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:43 mem=3007.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1340.8M, totSessionCpu=0:01:43 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1341.9M, totSessionCpu=0:01:43 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
ERROR     IMPSP-372            6  Found mismatched FollowPin in rows. Swit...
WARNING   IMPSP-2036          11  Ignoring -place_detail_legalization_inst...
WARNING   IMPCCOPT-2351        6  Instance '%s' has excessive cell halos h...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 63 warning(s), 6 error(s)

#% End ccopt_design (date=01/06 19:53:12, total cpu=0:00:23.0, real=0:00:21.0, peak res=1414.3M, current mem=1297.2M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1297.2M, totSessionCpu=0:01:43 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1297.7M, totSessionCpu=0:01:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2829.2M)
Compute RC Scale Done ...
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1333.8M, totSessionCpu=0:01:44 **
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2882.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2882.4M) ***
*** Starting optimizing excluded clock nets MEM= 2882.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2882.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:43.9/0:06:08.4 (0.3), mem = 2882.4M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** DrvOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:45.2/0:06:09.7 (0.3), mem = 2890.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:45.7/0:06:10.2 (0.3), mem = 3298.8M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.02%|        -|   0.100|   0.000|   0:00:00.0| 3298.8M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3406.2M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3406.2M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3406.2M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3406.2M|
|    12.02%|        0|   0.100|   0.000|   0:00:00.0| 3406.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.02
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:46 mem=3406.2M) ***
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3406.2MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.033e+04 (1.224e+04 2.809e+04) (ext = 2.302e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3406.2MB
*** Finished refinePlace (0:01:46 mem=3406.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3406.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3406.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:46.2/0:06:10.7 (0.3), mem = 3406.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2889.85M, totSessionCpu=0:01:46).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.551600e+03um, number of vias: 18
[NR-eGR]     M2  (2V) length: 2.261000e+04um, number of vias: 27
[NR-eGR]     M3  (3H) length: 1.040500e+04um, number of vias: 3
[NR-eGR]     M4  (4V) length: 9.030000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.459660e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.06 sec, Curr Mem: 2877.07 MB )
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2877.074M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2875.07)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3044.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3044.16 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -postCTS -max_fanout
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:47.2/0:06:11.6 (0.3), mem = 3012.2M
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9807145.00|     0.00|       0|       0|       0|  12.02|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9807145.00|     0.00|       0|       0|       0|  12.02| 0:00:00.0|  3450.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3450.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:48.3/0:06:12.7 (0.3), mem = 3042.7M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3028.535M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3028.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3030.02 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3028.01)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3044.32 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3044.32 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:49 mem=3012.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1349.9M, totSessionCpu=0:01:49 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1351.3M, totSessionCpu=0:01:49 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1301.3M, totSessionCpu=0:01:49 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1305.3M, totSessionCpu=0:01:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2865.7M)
Compute RC Scale Done ...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:50 mem=2941.9M ***
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)

Active hold views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.5 (1.3), mem = 0.0M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:50 mem=2909.9M ***
Restoring Auto Hold Views:  func_typical
Restoring Active Hold Views:  func_typical
Restoring Hold Target Slack: 0

*Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
*Info: worst delay setup view: func_typical

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1363.7M, totSessionCpu=0:01:51 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.5/0:06:16.9 (0.3), mem = 2916.7M
*info: Run optDesign holdfix with 16 threads.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:01:50.6/0:06:16.9 (0.3), mem = 2916.7M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2916.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 2105
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.150000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2918.21 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1363.9M, totSessionCpu=0:01:51 **
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.5/0:00:00.4 (1.3), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.025%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1364.0M, totSessionCpu=0:01:51 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
#% Begin save design ... (date=01/06 19:53:24, mem=1318.8M)
% Begin Save ccopt configuration ... (date=01/06 19:53:24, mem=1318.8M)
% End Save ccopt configuration ... (date=01/06 19:53:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1319.6M, current mem=1319.6M)
% Begin Save netlist data ... (date=01/06 19:53:24, mem=1319.6M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 19:53:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1320.7M, current mem=1320.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:53:25, mem=1321.2M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 19:53:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1321.2M, current mem=1321.2M)
% Begin Save clock tree data ... (date=01/06 19:53:25, mem=1321.3M)
% End Save clock tree data ... (date=01/06 19:53:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1321.3M, current mem=1321.3M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.pg.gz
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2914.6M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2914.6M) ***
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2914.6M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.apa ...
#
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 19:53:26, mem=1322.7M)
% End Save power constraints data ... (date=01/06 19:53:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1322.7M, current mem=1322.7M)
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=01/06 19:53:28, total cpu=0:00:02.7, real=0:00:04.0, peak res=1323.1M, current mem=1323.1M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 5> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/05_route.tcl"
#% Begin routeDesign (date=01/06 19:55:07, mem=1613.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.90 (MB), peak = 1697.66 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3192.1M, init mem=3192.2M)
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*info: Placed = 8
*info: Unplaced = 0
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3192.1M)
**WARN: (IMPCK-8086):   The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3192.1M) ***
% Begin globalDetailRoute (date=01/06 19:55:07, mem=1614.0M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jan  6 19:55:08 2026
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Using multithreading with 16 threads.
#Start routing data preparation on Tue Jan  6 19:55:08 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M3           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M4           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M5           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1624.98 (MB), peak = 1697.66 (MB)
#Merging special wires: starts on Tue Jan  6 19:55:08 2026 with memory = 1624.98 (MB), peak = 1697.66 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB --1.31 [16]--
#
#Finished routing data preparation on Tue Jan  6 19:55:08 2026
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 1624.98 (MB)
#Peak memory = 1697.66 (MB)
#
#
#Start global routing on Tue Jan  6 19:55:08 2026
#
#
#Start global routing initialization on Tue Jan  6 19:55:08 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan  6 19:55:08 2026
#
#Start routing resource analysis on Tue Jan  6 19:55:08 2026
#
#Routing resource analysis is done on Tue Jan  6 19:55:08 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         282           0         589     5.43%
#  M2             V         462           0         589     1.02%
#  M3             H         282           0         589     0.00%
#  M4             V         462           0         589     0.00%
#  M5             H         282           0         589     0.00%
#  --------------------------------------------------------------
#  Total                   1770       0.00%        2945     1.29%
#
#
#
#
#Global routing data preparation is done on Tue Jan  6 19:55:08 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.19 (MB), peak = 1697.66 (MB)
#
#
#Global routing initialization is done on Tue Jan  6 19:55:08 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.19 (MB), peak = 1697.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.30 (MB), peak = 1697.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.30 (MB), peak = 1697.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 12.
#Total number of nets in the design = 14.
#
#11 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained
#-----------------------------
#      Default              11
#-----------------------------
#        Total              11
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained
#------------------------------------------
#      Default            1              11
#------------------------------------------
#        Total            1              11
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 37217 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6617 um.
#Total wire length on LAYER M2 = 17970 um.
#Total wire length on LAYER M3 = 3600 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 35
#Up-Via Summary (total 35):
#
#-----------------------
# M1                 23
# M2                  9
# M3                  3
#-----------------------
#                    35
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.52 (MB)
#Total memory = 1633.51 (MB)
#Peak memory = 1697.66 (MB)
#
#Finished global routing on Tue Jan  6 19:55:08 2026
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.35 (MB), peak = 1697.66 (MB)
#Start Track Assignment.
#Done with 7 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)     (with obs/pg/clk)
#------------------------------------------------------------------------
# M1          6096.00     0.18%           0.00%           0.18%
# M2         17952.00     0.00%           0.00%           0.00%
# M3          3636.00     0.00%           0.00%           0.00%
# M4             0.00     0.00%           0.00%           0.00%
# M5             0.00     0.00%           0.00%           0.00%
#------------------------------------------------------------------------
# All       27684.00      0.04%           0.00%           0.00%
#Complete Track Assignment.
#Total wire length = 37936 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 7276 um.
#Total wire length on LAYER M2 = 18030 um.
#Total wire length on LAYER M3 = 3600 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 35
#Up-Via Summary (total 35):
#
#-----------------------
# M1                 23
# M2                  9
# M3                  3
#-----------------------
#                    35
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.61 (MB), peak = 1697.66 (MB)
#
#number of short segments in preferred routing layers
#
#
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 13.51 (MB)
#Total memory = 1634.63 (MB)
#Peak memory = 1697.66 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1943.13 (MB), peak = 1943.85 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1943.29 (MB), peak = 1943.85 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.48 (MB), peak = 1943.85 (MB)
#Complete Detail Routing.
#Total wire length = 41953 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6984 um.
#Total wire length on LAYER M2 = 23209 um.
#Total wire length on LAYER M3 = 2730 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#
#-----------------------
# M1                 16
# M2                  5
# M3                  3
#-----------------------
#                    24
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.30 (MB)
#Total memory = 1641.94 (MB)
#Peak memory = 1943.85 (MB)
#
#Start litho Repair
#
#Start litho driven routing to prevent litho hotspot patterns.
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1643.10 (MB), peak = 1943.85 (MB)
#Complete Detail Routing.
#Total wire length = 41953 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6984 um.
#Total wire length on LAYER M2 = 23209 um.
#Total wire length on LAYER M3 = 2730 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#
#-----------------------
# M1                 16
# M2                  5
# M3                  3
#-----------------------
#                    24
#
#Total number of DRC violations = 0
#Complete litho Repair.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1978.75 (MB), peak = 1981.73 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan  6 19:55:09 2026
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 42193 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6984 um.
#Total wire length on LAYER M2 = 23449 um.
#Total wire length on LAYER M3 = 2730 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#
#-----------------------
# M1                 16
# M2                  5
# M3                  3
#-----------------------
#                    24
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1972.86 (MB), peak = 1981.73 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1642.64 (MB), peak = 1981.73 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 42193 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6984 um.
#Total wire length on LAYER M2 = 23449 um.
#Total wire length on LAYER M3 = 2730 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#
#-----------------------
# M1                 16
# M2                  5
# M3                  3
#-----------------------
#                    24
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 6.85 (MB)
#Total memory = 1641.48 (MB)
#Peak memory = 1981.73 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 7.39 (MB)
#Total memory = 1621.36 (MB)
#Peak memory = 1981.73 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan  6 19:55:10 2026
#
% End globalDetailRoute (date=01/06 19:55:10, total cpu=0:00:04.3, real=0:00:02.0, peak res=1981.7M, current mem=1573.0M)
#Default setup view is reset to func_typical.
% Begin detailRoute (date=01/06 19:55:10, mem=1571.6M)

detailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven false
#Start detailRoute on Tue Jan  6 19:55:10 2026
#
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
#Merging special wires: starts on Tue Jan  6 19:55:10 2026 with memory = 1578.81 (MB), peak = 1981.73 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.9 GB --1.29 [16]--
#Start routing data preparation on Tue Jan  6 19:55:10 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M3           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M4           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M5           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.75 (MB), peak = 1981.73 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan  6 19:55:11 2026
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 42253 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6984 um.
#Total wire length on LAYER M2 = 23509 um.
#Total wire length on LAYER M3 = 2730 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#
#-----------------------
# M1                 16
# M2                  5
# M3                  3
#-----------------------
#                    24
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.39 (MB), peak = 1981.73 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 42253 um.
#Total half perimeter of net bounding box = 44482 um.
#Total wire length on LAYER M1 = 6984 um.
#Total wire length on LAYER M2 = 23509 um.
#Total wire length on LAYER M3 = 2730 um.
#Total wire length on LAYER M4 = 9030 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#
#-----------------------
# M1                 16
# M2                  5
# M3                  3
#-----------------------
#                    24
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.75 (MB)
#Total memory = 1583.37 (MB)
#Peak memory = 1981.73 (MB)
#Number of warnings = 1
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jan  6 19:55:11 2026
#
% End detailRoute (date=01/06 19:55:11, total cpu=0:00:00.4, real=0:00:01.0, peak res=1574.5M, current mem=1574.5M)
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1574.46 (MB), peak = 1981.73 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPSP-2036           1  Ignoring -place_detail_legalization_inst...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=01/06 19:55:11, total cpu=0:00:05.2, real=0:00:04.0, peak res=1981.7M, current mem=1574.5M)
0
innovus 6> saveDesign "${saved_dir}/route.enc"
#% Begin save design ... (date=01/06 19:57:38, mem=1574.9M)
% Begin Save ccopt configuration ... (date=01/06 19:57:38, mem=1574.9M)
% End Save ccopt configuration ... (date=01/06 19:57:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1574.9M, current mem=1574.2M)
% Begin Save netlist data ... (date=01/06 19:57:38, mem=1574.2M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 19:57:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1574.2M, current mem=1574.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 19:57:38, mem=1574.7M)
Saving AAE Data ...
AAE DB initialization (MEM=3255.21 CPU=0:00:00.3 REAL=0:00:01.0)
% End Save AAE data ... (date=01/06 19:57:39, total cpu=0:00:00.4, real=0:00:01.0, peak res=1575.1M, current mem=1575.1M)
% Begin Save clock tree data ... (date=01/06 19:57:39, mem=1575.1M)
% End Save clock tree data ... (date=01/06 19:57:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1575.1M, current mem=1575.1M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.pg.gz
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3288.2M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3288.2M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3288.2M) ***
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 19:57:40, mem=1575.4M)
% End Save power constraints data ... (date=01/06 19:57:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1575.4M, current mem=1575.4M)
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=01/06 19:57:42, total cpu=0:00:03.2, real=0:00:04.0, peak res=1575.4M, current mem=1575.4M)
*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 7> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
innovus 8> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 FILL128 -prefix FILLER -doDRC -fitGap
**WARN: (IMPSP-5217):   addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*INFO: Adding fillers to top-module.
*INFO:   Added 77 filler insts (cell FILL128 / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 14 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 126 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
126 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
innovus 9> source "${scripts_dir}/output.tcl"
Writing Netlist "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/output/half_adder.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Parse map file...
Writing GDSII file ...
        ****** db unit per micron = 100 ******
        ****** output gds2 file unit per micron = 100 ******
        ****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    100                             COMP
    101                          DIEAREA
    1                                 M1
    2                                 M1
    3                                 M1
    4                                 M1
    7                                 M1
    5                                 M1
    6                                 M1
    8                                 M1
    9                                 M1
    10                                M1
    22                                M2
    23                                M2
    24                                M2
    25                                M2
    28                                M2
    26                                M2
    27                                M2
    29                                M2
    30                                M2
    31                                M2
    43                                M3
    44                                M3
    45                                M3
    46                                M3
    49                                M3
    47                                M3
    48                                M3
    50                                M3
    51                                M3
    52                                M3
    64                                M4
    65                                M4
    66                                M4
    67                                M4
    70                                M4
    68                                M4
    69                                M4
    71                                M4
    72                                M4
    73                                M4
    85                                M5
    86                                M5
    87                                M5
    88                                M5
    91                                M5
    89                                M5
    90                                M5
    92                                M5
    93                                M5
    94                                M5
    15                              Via1
    16                              Via1
    19                              Via1
    17                              Via1
    18                              Via1
    20                              Via1
    21                              Via1
    36                              Via2
    37                              Via2
    40                              Via2
    38                              Via2
    39                              Via2
    41                              Via2
    42                              Via2
    57                              Via3
    58                              Via3
    61                              Via3
    59                              Via3
    60                              Via3
    62                              Via3
    63                              Via3
    78                              Via4
    79                              Via4
    82                              Via4
    80                              Via4
    81                              Via4
    83                              Via4
    84                              Via4
    11                                M1
    12                                M1
    13                                M1
    14                                M1
    32                                M2
    33                                M2
    34                                M2
    35                                M2
    53                                M3
    54                                M3
    55                                M3
    56                                M3
    74                                M4
    75                                M4
    76                                M4
    77                                M4
    95                                M5
    96                                M5
    97                                M5
    98                                M5


Stream Out Information Processed for GDS version 3:
Units: 100 DBU

Object                             Count
----------------------------------------
Instances                            134

Ports/Pins                             8
    metal layer M1                     6
    metal layer M5                     2

Nets                                  90
    metal layer M1                    15
    metal layer M2                    68
    metal layer M3                     2
    metal layer M4                     5

    Via Instances                     24

Special Nets                          81
    metal layer M1                    10
    metal layer M2                    10
    metal layer M3                    28
    metal layer M4                    22
    metal layer M5                    11

    Via Instances                   1012

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  22
    metal layer M1                     8
    metal layer M2                    11
    metal layer M3                     1
    metal layer M5                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
innovus 10> EXIT
invalid command name "EXIT"
innovus 11> exit

*** Memory Usage v#1 (Current mem = 3255.660M, initial mem = 275.539M) ***
*** Message Summary: 207 warning(s), 22 error(s)

--- Ending "Innovus" (totcpu=0:02:41, real=0:15:06, mem=3255.7M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 20:01:50] #
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 20:09:28] #
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 20:09:28] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 20:13:07 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_100191_cad52_zhengyj_L8Xjxn.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/run_innovus.tcl
===> Step 1: Floorplan
#% Begin Load MMMC data ... (date=01/06 20:23:33, mem=498.9M)
**ERROR: (TCLCMD-989):  cannot open SDC file './netlist/half_adder.sdc' for mode 'function'

innovus 2> source "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/01_floorplan.tcl"
% Begin Load MMMC data ... (date=01/06 20:24:39, mem=499.0M)
Extraction setup Started
**ERROR: (TCLCMD-989):  cannot open SDC file './netlist/half_adder.sdc' for mode 'function'

innovus 3>
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  6 20:25:39 2026
  Total CPU time:     0:01:14
  Total real time:    0:12:34
  Peak memory (main): 504.72MB


*** Memory Usage v#1 (Current mem = 793.199M, initial mem = 275.539M) ***
*** Message Summary: 0 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:01:13, real=0:12:32, mem=793.2M) ---

zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 20:25:40] #
zhengyj@cad1:/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder [2026-01-06 Tue 20:25:40] # innovus

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:        v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:
Date:           Tue Jan  6 20:25:48 2026
Host:           cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:             CentOS Linux release 7.9.2009 (Core)

License:
                invs    Innovus Implementation System   19.1    checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_124315_cad52_zhengyj_CnyQem.

Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84

[INFO] Loading Pegasus 23.14 fill procedures
innovus 1> source /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/run_innovus.tcl
===> Step 1: Floorplan
#% Begin Load MMMC data ... (date=01/06 20:27:41, mem=508.8M)
**ERROR: (TCLCMD-989):  cannot open SDC file './netlist/half_adder.sdc' for mode 'function'

innovus 2> source /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/run_innovus.tcl
===> Step 1: Floorplan
% Begin Load MMMC data ... (date=01/06 20:28:33, mem=509.0M)
Extraction setup Started
**ERROR: (TCLCMD-989):  cannot open SDC file './netlist/half_adder.sdc' for mode 'function'

innovus 3> source /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/run_innovus.tcl
===> Step 1: Floorplan
% Begin Load MMMC data ... (date=01/06 20:28:36, mem=509.1M)
Extraction setup Started
**ERROR: (TCLCMD-989):  cannot open SDC file './netlist/half_adder.sdc' for mode 'function'

innovus 4> cd /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
innovus 5>
innovus 5> source /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/run_innovus.tcl
===> Step 1: Floorplan
% Begin Load MMMC data ... (date=01/06 20:29:12, mem=509.2M)
Extraction setup Started
% End Load MMMC data ... (date=01/06 20:29:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=509.2M, current mem=509.2M)

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lef ...
Set DBUPerIGU to M2 pitch 30000.

viaInitial starts at Tue Jan  6 20:29:12 2026
viaInitial ends at Tue Jan  6 20:29:12 2026

##  Check design process and node:
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib'
*** End library_loading (cpu=0.00min, real=0.00min, mem=17.0M, fe_cpu=0.56min, fe_real=3.40min, fe_mem=818.2M) ***
% Begin Load netlist data ... (date=01/06 20:29:12, mem=520.8M)
*** Begin netlist parsing (mem=818.2M) ***
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):    Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):       Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 818.234M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=818.2M) ***
% End Load netlist data ... (date=01/06 20:29:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=523.6M, current mem=523.6M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 10000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 857.660M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):  The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):  The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):  The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners :

 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1   [Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1   [Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1}   [Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1}   [Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:34.7, real=0:03:26, peak res=708.4M, current mem=708.4M)
**WARN: (TCLCMD-1461):  Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):  The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):    set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=726.1M, current mem=726.1M)
Current (total cpu=0:00:34.9, real=0:03:26, peak res=726.1M, current mem=726.1M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% Begin Load MMMC data ... (date=01/06 20:29:14, mem=747.2M)
% End Load MMMC data ... (date=01/06 20:29:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.2M, current mem=747.2M)
Start generating vias ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):    ENCLOSURE is not defined on cut layer "Via4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 20 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.
##  Process: 250           (User Set)
##     Node: (not set)

##  Check design process and node:
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
        These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
        For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
        The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
        Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
8 new pwr-pin connections were made to global net 'VDD'.
8 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPFP-325):    Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
% Begin save design ... (date=01/06 20:29:14, mem=749.5M)
% Begin Save ccopt configuration ... (date=01/06 20:29:14, mem=752.5M)
% End Save ccopt configuration ... (date=01/06 20:29:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=753.2M, current mem=753.2M)
% Begin Save netlist data ... (date=01/06 20:29:14, mem=753.2M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 20:29:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=753.6M, current mem=753.6M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 20:29:15, mem=754.2M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 20:29:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=754.2M, current mem=754.2M)
% Begin Save clock tree data ... (date=01/06 20:29:15, mem=754.8M)
% End Save clock tree data ... (date=01/06 20:29:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=754.8M, current mem=754.8M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 20:29:15, mem=755.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 20:29:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=755.5M, current mem=755.5M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1074.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/06 20:29:15, mem=755.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 20:29:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=755.6M, current mem=755.6M)
% Begin Save routing data ... (date=01/06 20:29:16, mem=755.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1078.6M) ***
% End Save routing data ... (date=01/06 20:29:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=760.9M, current mem=759.9M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1082.6M) ***
% Begin Save power constraints data ... (date=01/06 20:29:16, mem=760.4M)
% End Save power constraints data ... (date=01/06 20:29:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=760.5M, current mem=760.5M)
Generated self-contained design floorplan.enc.dat.tmp
% End save design ... (date=01/06 20:29:18, total cpu=0:00:02.6, real=0:00:04.0, peak res=764.0M, current mem=764.0M)
===> Step 2: Power Grid (PG) Stripes
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
% Begin addStripe (date=01/06 20:29:18, mem=764.1M)

Initialize fgc environment(mem: 1106.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
% End addStripe (date=01/06 20:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=765.6M, current mem=765.6M)
% Begin addStripe (date=01/06 20:29:18, mem=765.6M)

Initialize fgc environment(mem: 1106.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 36 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       36       |        0       |
|   M2   |        8       |       NA       |
+--------+----------------+----------------+
% End addStripe (date=01/06 20:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=766.4M, current mem=766.4M)
% Begin addStripe (date=01/06 20:29:18, mem=766.4M)

Initialize fgc environment(mem: 1106.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Stripe generation is complete.
vias are now being generated.
addStripe created 28 wires.
ViaGen created 112 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       112      |        0       |
|   M3   |       28       |       NA       |
+--------+----------------+----------------+
% End addStripe (date=01/06 20:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=766.4M, current mem=766.4M)
% Begin addStripe (date=01/06 20:29:18, mem=766.4M)

Initialize fgc environment(mem: 1106.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (740.00, 180.00) (760.00, 8280.00)
**WARN: (IMPPP-532):    ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M2 at (6740.00, 180.00) (6760.00, 8280.00)
addStripe created 18 wires.
ViaGen created 495 vias, deleted 10 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       81       |       10       |
|  Via2  |       81       |        0       |
|  Via3  |       333      |        0       |
|   M4   |       18       |       NA       |
+--------+----------------+----------------+
% End addStripe (date=01/06 20:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=766.5M, current mem=766.5M)
% Begin addStripe (date=01/06 20:29:18, mem=766.5M)

Initialize fgc environment(mem: 1106.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1106.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 2180.00) (800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 2180.00) (3800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 2180.00) (6800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 2180.00) (9800.00, 2192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 5180.00) (800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 5180.00) (3800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 5180.00) (6800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 5180.00) (9800.00, 5192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (740.00, 8180.00) (800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (3740.00, 8180.00) (3800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (6740.00, 8180.00) (6800.00, 8192.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via3 at (9740.00, 8180.00) (9800.00, 8192.00).
addStripe created 11 wires.
ViaGen created 189 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       32       |        0       |
|  Via3  |       32       |        0       |
|  Via4  |       125      |        0       |
|   M5   |       11       |       NA       |
+--------+----------------+----------------+
% End addStripe (date=01/06 20:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=766.7M, current mem=766.7M)
% Begin sroute (date=01/06 20:29:18, mem=766.7M)
**WARN: (IMPSR-4058):   Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin.
*** Begin SPECIAL ROUTE on Tue Jan  6 20:29:19 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2091.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (700.00, 8268.00) (760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (1900.00, 8268.00) (1960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (3100.00, 8268.00) (3160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (4300.00, 8268.00) (4360.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (5500.00, 8268.00) (5560.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (6700.00, 8268.00) (6760.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (7900.00, 8268.00) (7960.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (9100.00, 8268.00) (9160.00, 8280.00).
**WARN: (IMPPP-531):    ViaGen Warning: SPACING rule violation, no via created on layer Via2 at (10300.00, 8268.00) (10360.00, 8280.00).
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2093.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ......
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        4       |        0       |
+--------+----------------+----------------+
% End sroute (date=01/06 20:29:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=776.2M, current mem=770.9M)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 20:29:19 2026

Design Name: half_adder
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (11160.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 20:29:19 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan  6 20:29:19 2026

Design Name: half_adder
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (11160.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Jan  6 20:29:19 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting VERIFY PG SHORT(MEM: 1110.1) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 80000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 57.9M)

 *** Starting Verify DRC (MEM: 1168.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 11160.000 8460.000} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 1.00  MEM: 891.0M) ***

% Begin save design ... (date=01/06 20:29:20, mem=795.4M)
% Begin Save ccopt configuration ... (date=01/06 20:29:20, mem=795.4M)
% End Save ccopt configuration ... (date=01/06 20:29:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.7M, current mem=795.7M)
% Begin Save netlist data ... (date=01/06 20:29:20, mem=795.7M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/06 20:29:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.7M, current mem=795.7M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 20:29:21, mem=795.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 20:29:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.8M, current mem=795.8M)
% Begin Save clock tree data ... (date=01/06 20:29:21, mem=795.8M)
% End Save clock tree data ... (date=01/06 20:29:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.8M, current mem=795.8M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/06 20:29:21, mem=795.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/06 20:29:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.9M, current mem=795.9M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1242.1M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/06 20:29:22, mem=795.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/06 20:29:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.9M, current mem=795.9M)
% Begin Save routing data ... (date=01/06 20:29:22, mem=795.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1242.1M) ***
% End Save routing data ... (date=01/06 20:29:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.9M, current mem=795.9M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1245.1M) ***
% Begin Save power constraints data ... (date=01/06 20:29:22, mem=795.9M)
% End Save power constraints data ... (date=01/06 20:29:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.9M, current mem=795.9M)
Generated self-contained design pg.enc.dat.tmp
% End save design ... (date=01/06 20:29:24, total cpu=0:00:02.6, real=0:00:04.0, peak res=796.7M, current mem=796.7M)
===> Step 3: Placement
Setting releaseMultiCpuLicenseMode to false.
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
**WARN: (IMPREPO-207):  There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1244.2M, init mem=1252.2M)
*info: Recommended don't use cell = 0
*info: Placed = 0
*info: Unplaced = 8
Placement Density:15.03%(13149000/87480000)
Placement Density (including fixed std cells):15.03%(13149000/87480000)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1252.1M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Jan  6 20:29:24 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 8
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13149000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 8
Number of Non-uniquified Insts : 7
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):  There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):  There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

-place_design_floorplan_mode false         # bool, default=false, user setting
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1357.2M)" ...
No user-set net weight.
Net fanout histogram:
2               : 7 (58.3%) nets
3               : 5 (41.7%) nets
4     - 14      : 0 (0.0%) nets
15    - 39      : 0 (0.0%) nets
40    - 79      : 0 (0.0%) nets
80    - 159     : 0 (0.0%) nets
160   - 319     : 0 (0.0%) nets
320   - 639     : 0 (0.0%) nets
640   - 1279    : 0 (0.0%) nets
1280  - 2559    : 0 (0.0%) nets
2560  - 5119    : 0 (0.0%) nets
5120+           : 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium
**WARN: (IMPSP-9042):   Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8 (0 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 14.6100 (mm), area = 13.1490 (mm^2)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Average module density = 0.150.
Density for the design = 0.150.
       = stdcell_area 1461 sites (13149000 um^2) / alloc_area 9720 sites (87480000 um^2).
Pin Density = 0.002984.
            = total # of pins 29 / total area 9720.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 4
**WARN: (IMPSP-9531):   Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.443e+04 (2.82e+04 2.62e+04)
              Est.  stn bbox = 5.443e+04 (2.82e+04 2.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1531.3M
Iteration  2: Total net bbox = 5.443e+04 (2.82e+04 2.62e+04)
              Est.  stn bbox = 5.443e+04 (2.82e+04 2.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1531.3M
Iteration  3: Total net bbox = 3.761e+04 (1.25e+04 2.51e+04)
              Est.  stn bbox = 3.761e+04 (1.25e+04 2.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1531.3M
Iteration  4: Total net bbox = 5.568e+04 (2.71e+04 2.86e+04)
              Est.  stn bbox = 5.568e+04 (2.71e+04 2.86e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1531.3M
Iteration  5: Total net bbox = 6.511e+04 (3.34e+04 3.17e+04)
              Est.  stn bbox = 6.511e+04 (3.34e+04 3.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1531.3M
Iteration  6: Total net bbox = 6.307e+04 (3.07e+04 3.24e+04)
              Est.  stn bbox = 6.307e+04 (3.07e+04 3.24e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1531.3M
*** cost = 6.307e+04 (3.07e+04 3.24e+04) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 16 threads.
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:00:43.2 mem=1531.3M) ***
Total net bbox length = 6.307e+04 (3.068e+04 3.239e+04) (ext = 2.868e+04)
Move report: Detail placement moves 8 insts, mean move: 272.72 um, max move: 421.24 um
        Max move on inst (U10): (1353.75, 597.49) --> (1350.00, 180.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.3MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 272.72 um
Max displacement: 421.24 um (Instance: U10) (1353.75, 597.49) -> (1350, 180)
        Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 6.325e+04 (2.980e+04 3.346e+04) (ext = 2.864e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.3MB
*** Finished refinePlace (0:00:43.2 mem=1531.3M) ***
*** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=1531.3M) ***
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 8.248%

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.300000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1531.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 6.003050e+03um, number of vias: 19
[NR-eGR]     M2  (2V) length: 3.366000e+04um, number of vias: 29
[NR-eGR]     M3  (3H) length: 2.424200e+04um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.390505e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.710000e+03um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1531.3M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:1
***** Total real time  0:0:22
**placeDesign ... cpu = 0: 0: 1, real = 0: 0:22, mem = 1531.3M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-372            3  Found mismatched FollowPin in rows. Swit...
WARNING   IMPSP-2036           1  Ignoring -place_detail_legalization_inst...
*** Message Summary: 4 warning(s), 3 error(s)

**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):    FollowPins in 8 rows did not match the supply layout of the cells
for that row orientation.  This will result in power shorting to ground
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1531.3M, init mem=1531.3M)
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Pre-route DRC Violation:        3
*info: Placed = 8
*info: Unplaced = 0
Placement Density:15.03%(13149000/87480000)
Placement Density (including fixed std cells):15.03%(13149000/87480000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1531.3M)
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204): 'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (EMS-27):       Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Warning: 1 cells are still unplaced. Forcing placement...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:00:43.6 mem=1531.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.3MB
*** Finished refinePlace (0:00:43.7 mem=1531.3M) ***
**ERROR: (IMPSP-9022):  Command 'refinePlace' completed with some error(s).
Setting releaseMultiCpuLicenseMode to false.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 888.5M, totSessionCpu=0:00:44 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 5 -place_detail_preserve_routing true -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan true -powerDriven false -timingDriven false
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 888.9M, totSessionCpu=0:00:44 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1560.23 CPU=0:00:00.3 REAL=0:00:00.0)
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 899.7M, totSessionCpu=0:00:45 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):  Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.300000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 6.003050e+03um, number of vias: 19
[NR-eGR]     M2  (2V) length: 3.366000e+04um, number of vias: 29
[NR-eGR]     M3  (3H) length: 2.424200e+04um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.390505e+04um, number of vias: 48
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.710000e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 1560.20 MB )
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1560.195M)
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=1622.66)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M3_M2_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1871.83 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1838.29 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:46.1 mem=1806.3M)

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.81e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1050.5M, totSessionCpu=0:00:46 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting optimizing excluded clock nets MEM= 1754.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1754.8M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:46.4/0:03:37.8 (0.2), mem = 1755.8M
**Info: (IMPSP-307): Design contains fractional 4 cells.

Footprint cell information for calculating maxBufDist
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells


Netlist preparation processing...
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:15.5/0:00:15.6 (1.0), totSession cpu/real = 0:01:01.9/0:03:53.4 (0.3), mem = 1838.8M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:02.0/0:03:53.5 (0.3), mem = 1820.8M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    15.03%|   0:00:00.0| 2300.7M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2300.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2300.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000
*** SetupOpt [finish] : cpu/real = 0:02:11.6/0:02:11.7 (1.0), totSession cpu/real = 0:03:13.6/0:06:05.2 (0.5), mem = 1892.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typical
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.300000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1842.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 4.264e+04 (1.73e+04 2.53e+04)
              Est.  stn bbox = 4.264e+04 (1.73e+04 2.53e+04)
              cpu = 0:00:04.3 real = 0:00:03.0 mem = 2855.4M
Iteration  5: Total net bbox = 4.304e+04 (1.85e+04 2.45e+04)
              Est.  stn bbox = 4.304e+04 (1.85e+04 2.45e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 3111.5M
Iteration  6: Total net bbox = 4.626e+04 (1.74e+04 2.88e+04)
              Est.  stn bbox = 4.626e+04 (1.74e+04 2.88e+04)
              cpu = 0:00:08.3 real = 0:00:08.0 mem = 3367.6M
Move report: Timing Driven Placement moves 8 insts, mean move: 2184.19 um, max move: 3198.09 um
        Max move on inst (sum_reg): (4160.00, 5580.00) --> (2550.00, 3991.91)

Finished Incremental Placement (cpu=0:00:15.1, real=0:00:13.0, mem=3111.4M)
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:03:29 mem=3111.5M) ***
Total net bbox length = 4.455e+04 (1.573e+04 2.882e+04) (ext = 2.641e+04)
Move report: Detail placement moves 8 insts, mean move: 335.80 um, max move: 587.50 um
        Max move on inst (U9): (1613.49, 7075.99) --> (1330.00, 7380.00)
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3111.5MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 335.80 um
Max displacement: 587.50 um (Instance: U9) (1613.49, 7075.99) -> (1330, 7380)
        Length: 61 sites, height: 1 rows, site name: CoreSite, cell type: NAND2D1
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3111.5MB
*** Finished refinePlace (0:03:29 mem=3111.5M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.230000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 3111.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.073050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.548000e+04um, number of vias: 31
[NR-eGR]     M3  (3H) length: 1.357200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.544505e+04um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.450000e+03um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 3111.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:15.5, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2583.3M)
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2583.258M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:46, real = 0:02:44, mem = 1082.9M, totSessionCpu=0:03:29 **
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2588.3)
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M4_M3_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2769.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2769.3 CPU=0:00:00.5 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:30.6/0:06:20.0 (0.6), mem = 3177.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 15.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    15.03%|        -|   0.000|   0.000|   0:00:00.0| 3177.2M|
|    15.03%|        0|   0.000|   0.000|   0:00:00.0| 3177.2M|
|    15.03%|        0|   0.000|   0.000|   0:00:00.0| 3177.2M|
|    15.03%|        0|   0.000|   0.000|   0:00:00.0| 3177.2M|
|    15.03%|        0|   0.000|   0.000|   0:00:00.0| 3177.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 15.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:15.6) (real = 0:00:15.0) **
*** Starting refinePlace (0:03:46 mem=3177.2M) ***
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3177.2MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3177.2MB
*** Finished refinePlace (0:03:46 mem=3177.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3177.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=3177.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:15.6/0:00:15.7 (1.0), totSession cpu/real = 0:03:46.3/0:06:35.7 (0.6), mem = 3177.2M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2619.88M, totSessionCpu=0:03:46).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -preCTS -max_fanout
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:46.4/0:06:35.8 (0.6), mem = 2619.9M
**Info: (IMPSP-307): Design contains fractional 4 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814357.00|     0.00|       0|       0|       0|  15.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9814357.00|     0.00|       0|       0|       0|  15.03| 0:00:00.0|  3027.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3027.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:41.3/0:00:41.3 (1.0), totSession cpu/real = 0:04:27.7/0:07:17.0 (0.6), mem = 2619.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2605.672M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.230000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2607.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2605.15)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2776.24 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2776.24 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:29 mem=2744.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:45, real = 0:03:43, mem = 1190.3M, totSessionCpu=0:04:29 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:45, real = 0:03:44, mem = 1193.5M, totSessionCpu=0:04:29 **
**WARN: (IMPOPT-3195):  Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:03:45, real = 0:03:45, mem = 2592.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
ERROR     IMPSP-372            5  Found mismatched FollowPin in rows. Swit...
WARNING   IMPSP-2036           3  Ignoring -place_detail_legalization_inst...
WARNING   IMPOPT-3195          2  Analysis mode has changed.
*** Message Summary: 12 warning(s), 5 error(s)

% Begin save design ... (date=01/06 20:33:31, mem=1149.5M)
% Begin Save ccopt configuration ... (date=01/06 20:33:31, mem=1149.5M)
% End Save ccopt configuration ... (date=01/06 20:33:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1149.7M, current mem=1149.7M)
% Begin Save netlist data ... (date=01/06 20:33:31, mem=1149.7M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 20:33:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1150.9M, current mem=1150.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 20:33:31, mem=1151.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 20:33:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1151.5M, current mem=1151.5M)
% Begin Save clock tree data ... (date=01/06 20:33:31, mem=1151.9M)
% End Save clock tree data ... (date=01/06 20:33:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1151.9M, current mem=1151.8M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
Save Adaptive View Pruing View Names to Binary file
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2626.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2626.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2626.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 20:33:32, mem=1153.0M)
% End Save power constraints data ... (date=01/06 20:33:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=1153.0M, current mem=1153.0M)
Generated self-contained design place.enc.dat.tmp
% End save design ... (date=01/06 20:33:34, total cpu=0:00:02.7, real=0:00:03.0, peak res=1153.6M, current mem=1153.6M)
*** Message Summary: 0 warning(s), 0 error(s)

===> Step 4: Clock Tree Synthesis (CTS)
Setting releaseMultiCpuLicenseMode to false.
**WARN: (IMPCK-8086):   The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Creating clock tree spec for modes (timing configs): function
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):        No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: cts.spec
Extracting original clock gating for CLK...
  clock_tree CLK contains 2 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
The skew group CLK/function was created. It contains 2 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
% Begin ccopt_design (date=01/06 20:33:35, mem=1097.2M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard'
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2572.5M, init mem=2572.5M)
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*info: Placed = 8
*info: Unplaced = 0
Placement Density:15.03%(13149000/87480000)
Placement Density (including fixed std cells):15.03%(13149000/87480000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2572.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Route type trimming info:
  The following route types were modified by the autotrimmer:
    default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M1-M4);
      Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
    leaf_rule (M1-M5) was replaced by leaf_rule_ccopt_autotrimmed (M1-M4);
      Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
    trunk_rule (M1-M5) was replaced by trunk_rule_ccopt_autotrimmed (M1-M4);
      Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
**WARN: (IMPCCOPT-1182):        The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
Original list had 4 cells:
INVD8 INVD4 INVD2 INVD1
New trimmed list has 3 cells:
INVD8 INVD4 INVD2
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  route_type (leaf): leaf_rule_ccopt_autotrimmed (default: default)
  route_type (trunk): trunk_rule_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
  source_driver: INVD1/IN INVD1/OUT (default: )
For power domain auto-default:
  Buffers:     BUFD8 BUFD4 BUFD2
  Inverters:   {INVD8 INVD4 INVD2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 87480000.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
The following issues might be contributing to this problem:
 * The wire data in the loaded LEF file(s) might be missing or broken.
 * lib_cell BUFD8 might be incorrectly characterized.
 * The SDC file and .lib files may be in different time or capacitance units.
For timing_corner typical:setup, late and power domain auto-default:
  Slew time target (leaf):    1000000.000ns
  Slew time target (trunk):   1000000.000ns
  Slew time target (top):     26400.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 536498.800ns
  Buffer max distance: 20000.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group CLK/function:
  Sources:                     pin CLK
  Total number of sinks:       2
  Delay constrained sinks:     2
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical:setup.late:
  Skew target:                 536000.000ns
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M5_M4_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M2_M1_HV    4.000    0.000    0.000    false
M2-M3    M3_M2_VH    4.000    0.000    0.000    false
M3-M4    M4_M3_HV    4.000    0.000    0.000    false
M4-M5    M5_M4_VH    4.000    0.000    0.000    false
------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:04.1 real=0:00:04.1)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:04.1 real=0:00:04.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:04.1 real=0:00:04.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.230000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.073050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.548000e+04um, number of vias: 31
[NR-eGR]     M3  (3H) length: 1.357200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.544505e+04um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.450000e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.06 sec, Curr Mem: 2610.64 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):        The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
Original list had 4 cells:
INVD8 INVD4 INVD2 INVD1
New trimmed list has 3 cells:
INVD8 INVD4 INVD2
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): leaf_rule_ccopt_autotrimmed (default: default)
  route_type (trunk): trunk_rule_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
  source_driver: INVD1/IN INVD1/OUT (default: )
For power domain auto-default:
  Buffers:     BUFD8 BUFD4 BUFD2
  Inverters:   {INVD8 INVD4 INVD2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 87480000.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M1;
  Unshielded; Mask Constraint: 0; Source: route_type.
In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
The following issues might be contributing to this problem:
 * The wire data in the loaded LEF file(s) might be missing or broken.
 * lib_cell BUFD8 might be incorrectly characterized.
 * The SDC file and .lib files may be in different time or capacitance units.
For timing_corner typical:setup, late and power domain auto-default:
  Slew time target (leaf):    1000000.000ns
  Slew time target (trunk):   1000000.000ns
  Slew time target (top):     26400.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 536498.800ns
  Buffer max distance: 20000.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group CLK/function:
  Sources:                     pin CLK
  Total number of sinks:       2
  Delay constrained sinks:     2
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical:setup.late:
  Skew target:                 536000.000ns
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M2_M1_HV    4.000    0.000    0.000    false
M2-M3    M3_M2_VH    4.000    0.000    0.000    false
M3-M4    M4_M3_HV    4.000    0.000    0.000    false
M4-M5    M5_M4_VH    4.000    0.000    0.000    false
------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.7 real=0:00:03.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.

Antenna diode management done.
Adding driver cells for primary IOs...

  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------


Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.1 real=0:00:04.0)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.

    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree CLK...
    Clustering clock_tree CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:04:41 mem=2629.8M) ***
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2629.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2629.8MB
*** Finished refinePlace (0:04:41 mem=2629.8M) ***
    Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
    The largest move was 0 microns for .
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**Info: (IMPSP-307): Design contains fractional 4 cells.
    Clock tree timing engine global stage delay update for typical:setup.late...
    Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)

    Clock tree legalization - Histogram:
    ====================================

    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------


    Clock tree legalization - There are no Movements:
    =================================================

    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location
    ---------------------------------------------
      (empty table)
    ---------------------------------------------

    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.600000e+03um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.073050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.548000e+04um, number of vias: 31
[NR-eGR]     M3  (3H) length: 1.357200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.544505e+04um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.450000e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 6.000000e+01um, number of vias: 1
[NR-eGR]     M2  (2V) length: 4.240000e+03um, number of vias: 4
[NR-eGR]     M3  (3H) length: 1.500000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.450000e+03um, number of vias: 5
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.450000e+03um, number of vias: 5
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2629.72 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_124315_cad52_zhengyj_CnyQem/.rgf4EEfWv
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 7
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2701.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.073050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.548000e+04um, number of vias: 31
[NR-eGR]     M3  (3H) length: 1.357200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.544505e+04um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2701.8M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2701.816M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100%
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100%
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7fd2e0e613a0, uid:A2092, a cid BUFD8 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.333000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7fd2e0e613a0, uid:A2092, a cid BUFD8 at (2610.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.333000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7fd2e0e613a0, uid:A2093, a cid BUFD4 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.333000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7fd2e0e613a0, uid:A2093, a cid BUFD4 at (2610.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.333000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7fd2e0e613a0, uid:A2094, a cid BUFD2 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.667000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):        Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7fd2e0e613a0, uid:A2094, a cid BUFD2 at (2610.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.667000 and halo_y = 900.000000.
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .60% ...80% ...100%
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two.
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100%
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):        The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):       Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for typical:setup.late...
    Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301], skew [0.016 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=4.782pF fall=4.782pF).
    Resizing gates: ...20% ...40% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .60% ...80% ...100%
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.271pF, total=4.271pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4345.000um, total=4345.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=1000000.000ns count=1 avg=18618.824ns sd=0.000ns min=18618.824ns max=18618.824ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/function: insertion delay [min=0.285, max=0.301, avg=0.293, sd=0.011], skew [0.016 vs 536000.000], 100% {0.285, 0.301} (wid=0.301 ws=0.016) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=9.053pF fall=9.053pF), of which (rise=4.271pF fall=4.271pF) is wire, and (rise=4.782pF fall=4.782pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:04:41 mem=2717.8M) ***
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2717.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2717.8MB
*** Finished refinePlace (0:04:41 mem=2717.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.600000e+03um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.073050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.548000e+04um, number of vias: 31
[NR-eGR]     M3  (3H) length: 1.357200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.544505e+04um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.450000e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 6.000000e+01um, number of vias: 1
[NR-eGR]     M2  (2V) length: 4.240000e+03um, number of vias: 4
[NR-eGR]     M3  (3H) length: 1.500000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.450000e+03um, number of vias: 5
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.450000e+03um, number of vias: 5
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2717.83 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_124315_cad52_zhengyj_CnyQem/.rgfWFHqjT
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2717.828M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning

        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for typical:setup.late...
        Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.374pF, total=4.374pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4450.000um, total=4450.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=1000000.000ns count=1 avg=18798.635ns sd=0.000ns min=18798.635ns max=18798.635ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.374pF, total=4.374pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4450.000um, total=4450.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=1000000.000ns count=1 avg=18798.635ns sd=0.000ns min=18798.635ns max=18798.635ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100%
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.374pF, total=4.374pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4450.000um, total=4450.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=1000000.000ns count=1 avg=18798.635ns sd=0.000ns min=18798.635ns max=18798.635ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC after downsizing:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100%
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0

        PRO Statistics: Fix DRVs (cell sizing):
        =======================================

        Cell changes by Net Type:

        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------

        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.374pF, total=4.374pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4450.000um, total=4450.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=1000000.000ns count=1 avg=18798.635ns sd=0.000ns min=18798.635ns max=18798.635ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.374pF, total=4.374pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=4450.000um, total=4450.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=1000000.000ns count=1 avg=18798.635ns sd=0.000ns min=18798.635ns max=18798.635ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group CLK/function: insertion delay [min=0.218, max=0.233, avg=0.225, sd=0.010], skew [0.015 vs 536000.000], 100% {0.218, 0.233} (wid=0.233 ws=0.015) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*** Starting refinePlace (0:04:42 mem=2629.8M) ***
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2629.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2629.8MB
*** Finished refinePlace (0:04:42 mem=2629.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.600000e+03um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.073050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.548000e+04um, number of vias: 31
[NR-eGR]     M3  (3H) length: 1.357200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.544505e+04um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.450000e+03um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 6.000000e+01um, number of vias: 1
[NR-eGR]     M2  (2V) length: 4.240000e+03um, number of vias: 4
[NR-eGR]     M3  (3H) length: 1.500000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.450000e+03um, number of vias: 5
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.450000e+03um, number of vias: 5
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2629.77 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_124315_cad52_zhengyj_CnyQem/.rgfCzCcQh
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-routeBottomRoutingLayer 0
-routeTopRoutingLayer 0
**WARN: (IMPTCM-77):    Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/06 20:33:45, mem=1107.4M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jan  6 20:33:45 2026
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#Start routing data preparation on Tue Jan  6 20:33:45 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M3           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M4           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M5           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1119.82 (MB), peak = 1569.36 (MB)
#Merging special wires: starts on Tue Jan  6 20:33:46 2026 with memory = 1119.93 (MB), peak = 1569.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB --1.30 [16]--
#reading routing guides ......
#
#Finished routing data preparation on Tue Jan  6 20:33:46 2026
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 4.98 (MB)
#Total memory = 1120.03 (MB)
#Peak memory = 1569.36 (MB)
#
#
#Start global routing on Tue Jan  6 20:33:46 2026
#
#
#Start global routing initialization on Tue Jan  6 20:33:46 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan  6 20:33:46 2026
#
#Start routing resource analysis on Tue Jan  6 20:33:46 2026
#
#Routing resource analysis is done on Tue Jan  6 20:33:46 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         282           0         475     6.32%
#  M2             V         372           0         475     1.26%
#  M3             H         282           0         475     0.00%
#  M4             V         372           0         475     0.00%
#  M5             H         282           0         475     0.00%
#  --------------------------------------------------------------
#  Total                   1590       0.00%        2375     1.52%
#
#
#
#
#Global routing data preparation is done on Tue Jan  6 20:33:46 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.59 (MB), peak = 1569.36 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Jan  6 20:33:46 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.65 (MB), peak = 1569.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.45 (MB), peak = 1569.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.53 (MB), peak = 1569.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 11 (skipped).
#Total number of nets in the design = 14.
#
#11 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained
#---------------------------------------------------------
#      Default            1              1               0
#---------------------------------------------------------
#        Total            1              1               0
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained
#---------------------------------------------------------
#      Default            1              1              11
#---------------------------------------------------------
#        Total            1              1              11
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 4050 um.
#Total half perimeter of net bounding box = 4562 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 4050 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 1
#Up-Via Summary (total 1):
#
#-----------------------
# M1                  1
#-----------------------
#                     1
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 4659.5
#Average of max src_to_sink distance for priority net 4659.5
#Average of ave src_to_sink distance for priority net 4260.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.74 (MB)
#Total memory = 1130.79 (MB)
#Peak memory = 1569.36 (MB)
#
#Finished global routing on Tue Jan  6 20:33:46 2026
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.62 (MB), peak = 1569.36 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 4050 um.
#Total half perimeter of net bounding box = 4562 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 4050 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 1
#Up-Via Summary (total 1):
#
#-----------------------
# M1                  1
#-----------------------
#                     1
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.08 (MB), peak = 1569.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 16.09 (MB)
#Total memory = 1131.09 (MB)
#Peak memory = 1569.36 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.3% of the total area was rechecked for DRC, and 16.7% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.88 (MB), peak = 1569.36 (MB)
#Complete Detail Routing.
#Total wire length = 4494 um.
#Total half perimeter of net bounding box = 4562 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 4440 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 1
#Up-Via Summary (total 1):
#
#-----------------------
# M1                  1
#-----------------------
#                     1
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.16 (MB)
#Total memory = 1131.25 (MB)
#Peak memory = 1569.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.16 (MB)
#Total memory = 1131.25 (MB)
#Peak memory = 1569.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 34.72 (MB)
#Total memory = 1142.23 (MB)
#Peak memory = 1569.36 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan  6 20:33:47 2026
#
% End globalDetailRoute (date=01/06 20:33:47, total cpu=0:00:05.5, real=0:00:02.0, peak res=1130.9M, current mem=1130.9M)
        NanoRoute done. (took cpu=0:00:05.6 real=0:00:02.3)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...


      Guided max path lengths
      =======================

      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
      4000.000     4500.000           1
      ----------------------------------------

      Deviation of routing from guided max path lengths
      =================================================

      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
       1.000      2.000            1
      -------------------------------------

Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2611.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 4
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.067050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.568000e+04um, number of vias: 27
[NR-eGR]     M3  (3H) length: 1.342200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.548905e+04um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 2611.83 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.8 real=0:00:02.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2611.832M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:05.8 real=0:00:02.6)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing

    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100%
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0

    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================

    Cell changes by Net Type:

    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------

    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100%
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0

    PRO Statistics: Fix DRVs (cell sizing):
    =======================================

    Cell changes by Net Type:

    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------

    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100%
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.

    PRO Statistics: Fix Skew (cell sizing):
    =======================================

    Cell changes by Net Type:

    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------

    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A

    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...

  Clock DAG stats at end of CTS:
  ==============================

  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------


  Clock DAG wire lengths at end of CTS:
  =====================================

  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf      4494.000
  Total     4494.000
  --------------------


  Clock DAG hp wire lengths at end of CTS:
  ========================================

  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------


  Clock DAG capacitances at end of CTS:
  =====================================

  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     4.782    4.417    9.199
  Total    4.782    4.417    9.199
  --------------------------------


  Clock DAG sink capacitances at end of CTS:
  ==========================================

  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    2      4.782     2.391       0.000      2.391    2.391
  --------------------------------------------------------


  Clock DAG net violations at end of CTS:
  =======================================

  None


  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================

  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target         Count    Average      Std. Dev.    Min          Max          Distribution                                                                                        Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        1000000.000      1      18874.312      0.000      18874.312    18874.312    {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}         -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


  Primary reporting skew groups summary at end of CTS:
  ====================================================

  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  typical:setup.late    CLK/function    0.202     0.215     0.013    536000.000       0.013           0.013           0.209        0.009     100% {0.202, 0.215}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------


  Skew group summary at end of CTS:
  =================================

  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  typical:setup.late    CLK/function    0.202     0.215     0.013    536000.000       0.013           0.013           0.209        0.009     100% {0.202, 0.215}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------


  Found a total of 0 clock tree pins with a slew violation.

  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2661.58)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2836.75 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2836.75 CPU=0:00:00.1 REAL=0:00:00.0)
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 2153.13
         Executing: set_clock_latency -source -early -max -rise -2153.13 [get_pins CLK]
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 2153.13
         Executing: set_clock_latency -source -late -max -rise -2153.13 [get_pins CLK]
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 11867
         Executing: set_clock_latency -source -early -max -fall -11867 [get_pins CLK]
        Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 11867
         Executing: set_clock_latency -source -late -max -fall -11867 [get_pins CLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=4.417pF, total=4.417pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=4494.000um, total=4494.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=1000000.000ns count=1 avg=18874.312ns sd=0.000ns min=18874.312ns max=18874.312ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
Primary reporting skew groups after update timingGraph:
  skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group CLK/function: insertion delay [min=0.202, max=0.215, avg=0.209, sd=0.009], skew [0.013 vs 536000.000], 100% {0.202, 0.215} (wid=0.215 ws=0.013) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.4)
Runtime done. (took cpu=0:00:16.4 real=0:00:12.9)
Runtime Summary
===============
Clock Runtime:  (70%) Core CTS           8.96 (Init 8.01, Construction 0.27, Implementation 0.17, eGRPC 0.27, PostConditioning 0.18, Other 0.06)
Clock Runtime:  (24%) CTS services       3.06 (RefinePlace 0.29, EarlyGlobalClock 0.38, NanoRoute 2.35, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          0.72 (Init 0.09, CongRepair/EGR-DP 0.23, TimingUpdate 0.40, Other 0.00)
Clock Runtime: (100%) Total             12.74

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):   No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1163.6M, totSessionCpu=0:04:48 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1163.7M, totSessionCpu=0:04:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2627.0M)
Compute RC Scale Done ...
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2706.28)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2823.67 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2823.67 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:04:50 mem=2791.7M)

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1242.4M, totSessionCpu=0:04:50 **
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2691.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2691.7M) ***
*** Starting optimizing excluded clock nets MEM= 2691.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2691.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:49.8/0:07:38.2 (0.6), mem = 2691.7M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** DrvOpt [finish] : cpu/real = 0:00:41.4/0:00:41.4 (1.0), totSession cpu/real = 0:05:31.1/0:08:19.6 (0.7), mem = 2699.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:31.7/0:08:20.1 (0.7), mem = 3108.1M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 15.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    15.03%|        -|   0.100|   0.000|   0:00:00.0| 3108.1M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3243.7M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3243.7M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3243.7M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3243.7M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3243.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 15.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:15.7) (real = 0:00:16.0) **
*** Starting refinePlace (0:05:47 mem=3243.7M) ***
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3243.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3243.7MB
*** Finished refinePlace (0:05:47 mem=3243.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3243.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3243.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:15.7/0:00:15.7 (1.0), totSession cpu/real = 0:05:47.4/0:08:35.8 (0.7), mem = 3243.7M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2699.29M, totSessionCpu=0:05:47).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 4
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.067050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.568000e+04um, number of vias: 27
[NR-eGR]     M3  (3H) length: 1.342200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.548905e+04um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2686.52 MB )
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2686.520M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2684.51)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2853.6 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2853.6 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -postCTS -max_fanout
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:48.3/0:08:36.7 (0.7), mem = 2821.6M
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9810325.00|     0.00|       0|       0|       0|  15.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9810325.00|     0.00|       0|       0|       0|  15.03| 0:00:00.0|  3260.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3260.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:39.7/0:00:39.7 (1.0), totSession cpu/real = 0:06:28.0/0:09:16.4 (0.7), mem = 2852.2M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2837.973M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2837.97 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 4
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2839.46 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2837.45)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2860.76 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2860.76 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:06:29 mem=2828.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1283.1M, totSessionCpu=0:06:29 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:42, mem = 1284.4M, totSessionCpu=0:06:29 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.
ERROR     IMPSP-372            6  Found mismatched FollowPin in rows. Swit...
WARNING   IMPSP-2036          11  Ignoring -place_detail_legalization_inst...
WARNING   IMPCCOPT-2351        6  Instance '%s' has excessive cell halos h...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 63 warning(s), 6 error(s)

% End ccopt_design (date=01/06 20:35:30, total cpu=0:01:57, real=0:01:55, peak res=1272.3M, current mem=1239.2M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1239.2M, totSessionCpu=0:06:29 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1260.3M, totSessionCpu=0:06:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2669.2M)
Compute RC Scale Done ...
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1296.9M, totSessionCpu=0:06:30 **
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2723.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2723.4M) ***
*** Starting optimizing excluded clock nets MEM= 2723.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2723.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:30.0/0:09:19.8 (0.7), mem = 2723.4M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** DrvOpt [finish] : cpu/real = 0:00:41.7/0:00:41.7 (1.0), totSession cpu/real = 0:07:11.7/0:10:01.5 (0.7), mem = 2731.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:12.2/0:10:02.0 (0.7), mem = 3138.8M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 15.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    15.03%|        -|   0.100|   0.000|   0:00:00.0| 3138.8M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3249.2M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3249.2M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3249.2M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3268.3M|
|    15.03%|        0|   0.100|   0.000|   0:00:00.0| 3268.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 15.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:15.8) (real = 0:00:16.0) **
*** Starting refinePlace (0:07:28 mem=3268.3M) ***
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
        Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3268.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Total net bbox length = 4.469e+04 (1.513e+04 2.956e+04) (ext = 2.675e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3268.3MB
*** Finished refinePlace (0:07:28 mem=3268.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3268.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3268.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:15.8/0:00:15.7 (1.0), totSession cpu/real = 0:07:28.0/0:10:17.7 (0.7), mem = 3268.3M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2731.88M, totSessionCpu=0:07:28).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 4
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 2.067050e+03um, number of vias: 14
[NR-eGR]     M2  (2V) length: 2.568000e+04um, number of vias: 27
[NR-eGR]     M3  (3H) length: 1.342200e+04um, number of vias: 2
[NR-eGR]     M4  (4V) length: 4.320000e+03um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.548905e+04um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2719.11 MB )
Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2719.113M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2717.11)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2894.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2894.27 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -postCTS -max_fanout
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:29.0/0:10:18.7 (0.7), mem = 2862.3M
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9810325.00|     0.00|       0|       0|       0|  15.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9810325.00|     0.00|       0|       0|       0|  15.03| 0:00:00.0|  3300.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3300.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:41.4/0:00:41.4 (1.0), totSession cpu/real = 0:08:10.4/0:11:00.1 (0.7), mem = 2892.8M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=8 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2878.645M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2878.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 4
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2880.13 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2878.12)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2904.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2904.43 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:08:11 mem=2872.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 1326.3M, totSessionCpu=0:08:11 **

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:43, mem = 1327.7M, totSessionCpu=0:08:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1282.2M, totSessionCpu=0:08:12 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1286.6M, totSessionCpu=0:08:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2726.8M)
Compute RC Scale Done ...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:12 mem=2805.0M ***
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)

Active hold views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:00.5 (1.5), mem = 0.0M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:08:13 mem=2773.0M ***
Restoring Auto Hold Views:  func_typical
Restoring Active Hold Views:  func_typical
Restoring Hold Target Slack: 0

*Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 1065600000000 (118.4)
*Info: worst delay setup view: func_typical

------------------------------------------------------------
             Initial Summary
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1331.9M, totSessionCpu=0:08:13 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:12.7/0:11:04.4 (0.7), mem = 2765.7M
*info: Run optDesign holdfix with 16 threads.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:08:12.8/0:11:04.4 (0.7), mem = 2765.7M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2765.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 75
[NR-eGR] #PG Blockages       : 1727
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 4
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] ========================================
[NR-eGR]
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.870000e+04um
[NR-eGR]
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2767.17 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1332.2M, totSessionCpu=0:08:13 **
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.4 (1.4), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.031%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1332.1M, totSessionCpu=0:08:13 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
% Begin save design ... (date=01/06 20:37:18, mem=1286.6M)
% Begin Save ccopt configuration ... (date=01/06 20:37:18, mem=1286.6M)
% End Save ccopt configuration ... (date=01/06 20:37:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1287.4M, current mem=1287.4M)
% Begin Save netlist data ... (date=01/06 20:37:18, mem=1287.4M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 20:37:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1288.5M, current mem=1288.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 20:37:18, mem=1289.0M)
Saving AAE Data ...
% End Save AAE data ... (date=01/06 20:37:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1289.0M, current mem=1289.0M)
% Begin Save clock tree data ... (date=01/06 20:37:18, mem=1289.1M)
% End Save clock tree data ... (date=01/06 20:37:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1289.1M, current mem=1289.1M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.pg.gz
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2764.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2764.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2764.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.apa ...
#
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 20:37:20, mem=1290.4M)
% End Save power constraints data ... (date=01/06 20:37:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1290.4M, current mem=1290.4M)
Generated self-contained design cts.enc.dat.tmp
% End save design ... (date=01/06 20:37:22, total cpu=0:00:02.8, real=0:00:04.0, peak res=1292.9M, current mem=1290.8M)
*** Message Summary: 0 warning(s), 0 error(s)

===> Step 5: Routing
% Begin routeDesign (date=01/06 20:37:22, mem=1290.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.86 (MB), peak = 1569.36 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2731.6M, init mem=2731.6M)
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*info: Placed = 8
*info: Unplaced = 0
Placement Density:15.03%(13149000/87480000)
Placement Density (including fixed std cells):15.03%(13149000/87480000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2731.6M)
**WARN: (IMPCK-8086):   The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2731.6M) ***
% Begin globalDetailRoute (date=01/06 20:37:22, mem=1290.9M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jan  6 20:37:22 2026
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Using multithreading with 16 threads.
#Start routing data preparation on Tue Jan  6 20:37:22 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M3           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M4           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M5           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.89 (MB), peak = 1569.36 (MB)
#Merging special wires: starts on Tue Jan  6 20:37:22 2026 with memory = 1301.89 (MB), peak = 1569.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB --1.08 [16]--
#
#Finished routing data preparation on Tue Jan  6 20:37:22 2026
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.84 (MB)
#Total memory = 1301.89 (MB)
#Peak memory = 1569.36 (MB)
#
#
#Start global routing on Tue Jan  6 20:37:22 2026
#
#
#Start global routing initialization on Tue Jan  6 20:37:22 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan  6 20:37:22 2026
#
#Start routing resource analysis on Tue Jan  6 20:37:22 2026
#
#Routing resource analysis is done on Tue Jan  6 20:37:22 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         282           0         475     6.32%
#  M2             V         372           0         475     1.26%
#  M3             H         282           0         475     0.00%
#  M4             V         372           0         475     0.00%
#  M5             H         282           0         475     0.00%
#  --------------------------------------------------------------
#  Total                   1590       0.00%        2375     1.52%
#
#
#
#
#Global routing data preparation is done on Tue Jan  6 20:37:22 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.10 (MB), peak = 1569.36 (MB)
#
#
#Global routing initialization is done on Tue Jan  6 20:37:22 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.10 (MB), peak = 1569.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.11 (MB), peak = 1569.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.11 (MB), peak = 1569.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 12.
#Total number of nets in the design = 14.
#
#11 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained
#-----------------------------
#      Default              11
#-----------------------------
#        Total              11
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained
#------------------------------------------
#      Default            1              11
#------------------------------------------
#        Total            1              11
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 41214 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 9954 um.
#Total wire length on LAYER M2 = 27660 um.
#Total wire length on LAYER M3 = 3600 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 31
#Up-Via Summary (total 31):
#
#-----------------------
# M1                 20
# M2                 11
#-----------------------
#                    31
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.40 (MB)
#Total memory = 1310.30 (MB)
#Peak memory = 1569.36 (MB)
#
#Finished global routing on Tue Jan  6 20:37:22 2026
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.12 (MB), peak = 1569.36 (MB)
#Start Track Assignment.
#Done with 8 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)     (with obs/pg/clk)
#------------------------------------------------------------------------
# M1          9786.00     0.00%           0.00%           0.00%
# M2         23502.00     0.00%           0.00%           0.00%
# M3          3840.05     0.00%           0.00%           0.00%
# M4             0.00     0.00%           0.00%           0.00%
# M5             0.00     0.00%           0.00%           0.00%
#------------------------------------------------------------------------
# All       37128.05      0.00%           0.00%           0.00%
#Complete Track Assignment.
#Total wire length = 42264 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 9984 um.
#Total wire length on LAYER M2 = 27990 um.
#Total wire length on LAYER M3 = 4290 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 31
#Up-Via Summary (total 31):
#
#-----------------------
# M1                 20
# M2                 11
#-----------------------
#                    31
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.20 (MB), peak = 1569.36 (MB)
#
#number of short segments in preferred routing layers
#
#
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 13.37 (MB)
#Total memory = 1311.43 (MB)
#Peak memory = 1569.36 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1471.75 (MB), peak = 1569.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.02 (MB), peak = 1569.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.65 (MB), peak = 1569.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.80 (MB), peak = 1569.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.46 (MB), peak = 1569.36 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.04 (MB), peak = 1569.36 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.06 (MB), peak = 1569.36 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.30 (MB), peak = 1569.36 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.78 (MB), peak = 1569.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.64 (MB), peak = 1569.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.84 (MB), peak = 1569.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.85 (MB), peak = 1569.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.85 (MB), peak = 1569.36 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.85 (MB), peak = 1569.36 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.85 (MB), peak = 1569.36 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.93 (MB), peak = 1569.36 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.93 (MB), peak = 1569.36 (MB)
#Complete Detail Routing.
#Total wire length = 45035 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 14019 um.
#Total wire length on LAYER M2 = 31016 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 15
#Up-Via Summary (total 15):
#
#-----------------------
# M1                 15
#-----------------------
#                    15
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.30 (MB)
#Total memory = 1318.73 (MB)
#Peak memory = 1569.36 (MB)
#
#Start litho Repair
#WARNING (NRDR-222) When litho repair was started, DRC violations were found. Litho repair is applied only for DRC clean designs. Before the litho repair process, please make sure the design is routed and has no DRC violations.
#
#Start litho driven routing to prevent litho hotspot patterns.
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#                 Short   Totals
#       M1            0        0
#       M2            1        1
#       Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1344.15 (MB), peak = 1569.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1344.66 (MB), peak = 1569.36 (MB)
#Complete Detail Routing.
#Total wire length = 44915 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 14109 um.
#Total wire length on LAYER M2 = 30806 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#
#-----------------------
# M1                 16
#-----------------------
#                    16
#
#Total number of DRC violations = 0
#Complete litho Repair.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1488.73 (MB), peak = 1569.36 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan  6 20:37:25 2026
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 45155 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 14169 um.
#Total wire length on LAYER M2 = 30986 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#
#-----------------------
# M1                 16
#-----------------------
#                    16
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1484.48 (MB), peak = 1569.36 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1324.31 (MB), peak = 1569.36 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 45155 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 14169 um.
#Total wire length on LAYER M2 = 30986 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#
#-----------------------
# M1                 16
#-----------------------
#                    16
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.72 (MB)
#Total memory = 1323.15 (MB)
#Peak memory = 1569.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 14.05 (MB)
#Total memory = 1304.98 (MB)
#Peak memory = 1569.36 (MB)
#Number of warnings = 2
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan  6 20:37:26 2026
#
% End globalDetailRoute (date=01/06 20:37:26, total cpu=0:00:04.8, real=0:00:04.0, peak res=1290.9M, current mem=1231.2M)
#Default setup view is reset to func_typical.
% Begin detailRoute (date=01/06 20:37:26, mem=1229.8M)

detailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven false
#Start detailRoute on Tue Jan  6 20:37:26 2026
#
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
#Merging special wires: starts on Tue Jan  6 20:37:26 2026 with memory = 1237.01 (MB), peak = 1569.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.25 [16]--
#Start routing data preparation on Tue Jan  6 20:37:26 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M3           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M4           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
# M5           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 21.5000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.88 (MB), peak = 1569.36 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan  6 20:37:26 2026
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 45275 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 14229 um.
#Total wire length on LAYER M2 = 31046 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#
#-----------------------
# M1                 16
#-----------------------
#                    16
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.19 (MB), peak = 1569.36 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 45275 um.
#Total half perimeter of net bounding box = 49600 um.
#Total wire length on LAYER M1 = 14229 um.
#Total wire length on LAYER M2 = 31046 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#
#-----------------------
# M1                 16
#-----------------------
#                    16
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.00 (MB)
#Total memory = 1241.82 (MB)
#Peak memory = 1569.36 (MB)
#Number of warnings = 1
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jan  6 20:37:26 2026
#
% End detailRoute (date=01/06 20:37:26, total cpu=0:00:00.3, real=0:00:00.0, peak res=1232.7M, current mem=1232.7M)
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1232.70 (MB), peak = 1569.36 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPSP-2036           1  Ignoring -place_detail_legalization_inst...
*** Message Summary: 2 warning(s), 0 error(s)

% End routeDesign (date=01/06 20:37:26, total cpu=0:00:05.6, real=0:00:05.0, peak res=1290.9M, current mem=1232.7M)
===> Step 6: Save Post-Route Design
% Begin save design ... (date=01/06 20:37:27, mem=1232.7M)
% Begin Save ccopt configuration ... (date=01/06 20:37:27, mem=1232.7M)
% End Save ccopt configuration ... (date=01/06 20:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.0M, current mem=1233.0M)
% Begin Save netlist data ... (date=01/06 20:37:27, mem=1233.0M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/06 20:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.0M, current mem=1232.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/06 20:37:27, mem=1232.8M)
Saving AAE Data ...
AAE DB initialization (MEM=2765.81 CPU=0:00:00.3 REAL=0:00:00.0)
% End Save AAE data ... (date=01/06 20:37:27, total cpu=0:00:00.3, real=0:00:00.0, peak res=1233.3M, current mem=1233.3M)
% Begin Save clock tree data ... (date=01/06 20:37:27, mem=1233.3M)
% End Save clock tree data ... (date=01/06 20:37:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.3M, current mem=1233.3M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2798.8M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2798.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2798.8M) ***
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat.tmp/half_adder.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/06 20:37:28, mem=1233.5M)
% End Save power constraints data ... (date=01/06 20:37:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.5M, current mem=1233.5M)
Generated self-contained design route.enc.dat.tmp
% End save design ... (date=01/06 20:37:30, total cpu=0:00:02.9, real=0:00:03.0, peak res=1233.5M, current mem=1233.0M)
*** Message Summary: 0 warning(s), 0 error(s)

===> Step 7: Post-Route Optimization & Filling
Setting releaseMultiCpuLicenseMode to false.
**WARN: (IMPSP-5217):   addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):   Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement.
Type 'man IMPSP-372' for more detail.
**WARN: (IMPSP-2036):   Ignoring -place_detail_legalization_inst_gap value of 5 in detail Place as the value is too large.
*INFO: Adding fillers to top-module.
*INFO:   Added 57 filler insts (cell FILL128 / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 111 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 111 new insts, 111 new pwr-pin connections were made to global net 'VDD'.
111 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
===> Step 8: Final Outputs
Writing Netlist "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/output/half_adder.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Parse map file...
Writing GDSII file ...
        ****** db unit per micron = 1000 ******
        ****** output gds2 file unit per micron = 1000 ******
        ****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    100                             COMP
    101                          DIEAREA
    1                                 M1
    2                                 M1
    3                                 M1
    4                                 M1
    7                                 M1
    5                                 M1
    6                                 M1
    8                                 M1
    9                                 M1
    10                                M1
    22                                M2
    23                                M2
    24                                M2
    25                                M2
    28                                M2
    26                                M2
    27                                M2
    29                                M2
    30                                M2
    31                                M2
    43                                M3
    44                                M3
    45                                M3
    46                                M3
    49                                M3
    47                                M3
    48                                M3
    50                                M3
    51                                M3
    52                                M3
    64                                M4
    65                                M4
    66                                M4
    67                                M4
    70                                M4
    68                                M4
    69                                M4
    71                                M4
    72                                M4
    73                                M4
    85                                M5
    86                                M5
    87                                M5
    88                                M5
    91                                M5
    89                                M5
    90                                M5
    92                                M5
    93                                M5
    94                                M5
    15                              Via1
    16                              Via1
    19                              Via1
    17                              Via1
    18                              Via1
    20                              Via1
    21                              Via1
    36                              Via2
    37                              Via2
    40                              Via2
    38                              Via2
    39                              Via2
    41                              Via2
    42                              Via2
    57                              Via3
    58                              Via3
    61                              Via3
    59                              Via3
    60                              Via3
    62                              Via3
    63                              Via3
    78                              Via4
    79                              Via4
    82                              Via4
    80                              Via4
    81                              Via4
    83                              Via4
    84                              Via4
    11                                M1
    12                                M1
    13                                M1
    14                                M1
    32                                M2
    33                                M2
    34                                M2
    35                                M2
    53                                M3
    54                                M3
    55                                M3
    56                                M3
    74                                M4
    75                                M4
    76                                M4
    77                                M4
    95                                M5
    96                                M5
    97                                M5
    98                                M5


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            119

Ports/Pins                             8
    metal layer M1                     6
    metal layer M5                     2

Nets                                  83
    metal layer M1                    24
    metal layer M2                    59

    Via Instances                     16

Special Nets                          75
    metal layer M1                    10
    metal layer M2                     8
    metal layer M3                    28
    metal layer M4                    18
    metal layer M5                    11

    Via Instances                    826

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  22
    metal layer M1                    12
    metal layer M2                     8
    metal layer M5                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
===> Innovus flow finished successfully
innovus 6>
