#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb  5 04:11:14 2024
# Process ID: 17828
# Current directory: E:/Projects/FaradAndish/FFT_4Point/fft_4point
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11604 E:\Projects\FaradAndish\FFT_4Point\fft_4point\fft_4point.xpr
# Log file: E:/Projects/FaradAndish/FFT_4Point/fft_4point/vivado.log
# Journal file: E:/Projects/FaradAndish/FFT_4Point/fft_4point\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 885.160 ; gain = 217.012
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: fft4point
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1234.094 ; gain = 159.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft4point' [E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.srcs/sources_1/new/fft4point.vhd:55]
INFO: [Synth 8-638] synthesizing module 'butterfly' [E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.srcs/sources_1/new/butterfly.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'butterfly' (1#1) [E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.srcs/sources_1/new/butterfly.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fft4point' (2#1) [E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.srcs/sources_1/new/fft4point.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.480 ; gain = 223.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.480 ; gain = 223.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.480 ; gain = 223.246
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.559 ; gain = 405.324
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1479.559 ; gain = 573.711
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fft4point_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fft4point_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.srcs/sim_1/new/fft4point_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft4point_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.sim/sim_1/behav/xsim'
"xelab -wto e62ab187fbd94bc48612ffae50d98b73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fft4point_tb_behav xil_defaultlib.fft4point_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e62ab187fbd94bc48612ffae50d98b73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fft4point_tb_behav xil_defaultlib.fft4point_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.butterfly [butterfly_default]
Compiling architecture behavioral of entity xil_defaultlib.fft4point [fft4point_default]
Compiling architecture behavior of entity xil_defaultlib.fft4point_tb
Built simulation snapshot fft4point_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.sim/sim_1/behav/xsim/xsim.dir/fft4point_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  5 07:31:27 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/FaradAndish/FFT_4Point/fft_4point/fft_4point.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft4point_tb_behav -key {Behavioral:sim_1:Functional:fft4point_tb} -tclbatch {fft4point_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fft4point_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft4point_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1550.301 ; gain = 8.750
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 07:36:02 2024...
